{
  "creator": "Yosys 0.51 (git sha1 c4b519022, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
  "modules": {
    "atbs_core_fixed_window_board": {
      "attributes": {
        "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8956.1-9073.10",
        "top": "00000000000000000000000000000001",
        "hdlname": "atbs_core_fixed_window_board"
      },
      "ports": {
        "clock_i": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "reset_n_i": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "comp_upper_i": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "comp_lower_i": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "trigger_start_sampling_i": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "trigger_start_mode_i": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "adaptive_mode_i": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "control_mode_i": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "signal_select_in_i": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "enable_i": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "select_tbs_delta_steps_i": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "uart_rx_i": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "phi_comp_o": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "phi_dac_upper_o": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "dac_upper_o": {
          "direction": "output",
          "bits": [ 16, 17, 18, 19 ]
        },
        "phi_dac_lower_o": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "dac_lower_o": {
          "direction": "output",
          "bits": [ 21, 22, 23, 24 ]
        },
        "phi_vcm_generator_1_o": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "phi_vcm_generator_2_o": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "phi_bias_1_o": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "phi_bias_2_o": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "phi_cmfb_1_o": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "phi_cmfb_2_o": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "phi_res_1_o": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "phi_res_2_o": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "bio_amp_en_o": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "select_cap_o": {
          "direction": "output",
          "bits": [ 34, 35, 36 ]
        },
        "select_spdt_o": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "idle_led_o": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "overflow_led_o": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "underflow_led_o": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "spike_o": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "uart_tx_o": {
          "direction": "output",
          "bits": [ 42 ]
        }
      },
      "cells": {
        "$auto$alumacc.cc:365:replace_macc$4017": {
          "hide_name": 1,
          "type": "$macc",
          "parameters": {
            "A_WIDTH": "00000000000000000000000000010111",
            "B_WIDTH": "00000000000000000000000000000000",
            "CONFIG": "0000100000000001110000001000000100",
            "CONFIG_WIDTH": "00000000000000000000000000100010",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3645.20-3645.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, "1", "1", "1", "1", "1", "1", "1", "1" ],
            "B": [ ],
            "Y": [ 58, 59, 60, 61, 62, 63, 64, 65 ]
          }
        },
        "$auto$alumacc.cc:365:replace_macc$4018": {
          "hide_name": 1,
          "type": "$macc",
          "parameters": {
            "A_WIDTH": "00000000000000000000000000010111",
            "B_WIDTH": "00000000000000000000000000000000",
            "CONFIG": "0000100000000001110000001000000100",
            "CONFIG_WIDTH": "00000000000000000000000000100010",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3645.20-3645.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, "1", "1", "1", "1", "1", "1", "1", "1" ],
            "B": [ ],
            "Y": [ 81, 82, 83, 84, 85, 86, 87, 88 ]
          }
        },
        "$auto$alumacc.cc:365:replace_macc$4019": {
          "hide_name": 1,
          "type": "$macc",
          "parameters": {
            "A_WIDTH": "00000000000000000000000000100000",
            "B_WIDTH": "00000000000000000000000000000000",
            "CONFIG": "0000101100000010100000001011000100",
            "CONFIG_WIDTH": "00000000000000000000000000100010",
            "Y_WIDTH": "00000000000000000000000000001011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3559.20-3559.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "B": [ ],
            "Y": [ 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120 ]
          }
        },
        "$auto$alumacc.cc:365:replace_macc$4020": {
          "hide_name": 1,
          "type": "$macc",
          "parameters": {
            "A_WIDTH": "00000000000000000000000000010111",
            "B_WIDTH": "00000000000000000000000000000000",
            "CONFIG": "0000100000000001110000001000000100",
            "CONFIG_WIDTH": "00000000000000000000000000100010",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3645.20-3645.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, "1", "1", "1", "1", "1", "1", "1", "1" ],
            "B": [ ],
            "Y": [ 136, 137, 138, 139, 140, 141, 142, 143 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4062": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:532.20-532.77"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
            "B": [ 153, 154, 155, 156, 157, 158, 159, 160, 161 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 162, 163, 164, 165, 166, 167, 168, 169, 170 ],
            "X": [ 171, 172, 173, 174, 175, 176, 177, 178, 179 ],
            "Y": [ 180, 181, 182, 183, 184, 185, 186, 187, 188 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4069": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:560.20-560.74"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 189, 190, 191 ],
            "B": [ "1", "1", "1" ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 192, 193, 194 ],
            "X": [ 195, 196, 197 ],
            "Y": [ 198, 199, 200 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4078": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:258.20-258.77"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 201, 202, 203, 204, 205, 206, 207, 208, 209 ],
            "B": [ 153, 154, 155, 156, 157, 158, 159, 160, 161 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 210, 211, 212, 213, 214, 215, 216, 217, 218 ],
            "X": [ 219, 220, 221, 222, 223, 224, 225, 226, 227 ],
            "Y": [ 228, 229, 230, 231, 232, 233, 234, 235, 236 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4085": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2862.20-2862.70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 237, 238, 239, 240, 241, 242 ],
            "B": [ "1", "1", "1", "1", "1", "1" ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 243, 244, 245, 246, 247, 248 ],
            "X": [ 249, 250, 251, 252, 253, 254 ],
            "Y": [ 255, 256, 257, 258, 259, 260 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4098": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000001011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3539.20-3539.74"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271 ],
            "B": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282 ],
            "X": [ 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293 ],
            "Y": [ 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4103": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001011",
            "Y_WIDTH": "00000000000000000000000000001011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3561.20-3561.66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271 ],
            "B": [ 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315 ],
            "X": [ 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326 ],
            "Y": [ 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4112": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001011",
            "Y_WIDTH": "00000000000000000000000000001011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3555.20-3555.71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271 ],
            "B": [ 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348 ],
            "X": [ 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359 ],
            "Y": [ 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4123": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3625.20-3625.74"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 371, 372, 373, 374, 375, 376, 377, 378 ],
            "B": [ 129, 130, 131, 132, 133, 134, 135 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 379, 380, 381, 382, 383, 384, 385, 386 ],
            "X": [ 387, 388, 389, 390, 391, 392, 393, 394 ],
            "Y": [ 395, 396, 397, 398, 399, 400, 401, 402 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4128": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3647.20-3647.66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 371, 372, 373, 374, 375, 376, 377, 378 ],
            "B": [ 136, 137, 138, 139, 140, 141, 142, 143 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 403, 404, 405, 406, 407, 408, 409, 410 ],
            "X": [ 411, 412, 413, 414, 415, 416, 417, 418 ],
            "Y": [ 419, 420, 421, 422, 423, 424, 425, 426 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4137": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3641.20-3641.71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 371, 372, 373, 374, 375, 376, 377, 378 ],
            "B": [ 121, 122, 123, 124, 125, 126, 127, 128 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 427, 428, 429, 430, 431, 432, 433, 434 ],
            "X": [ 435, 436, 437, 438, 439, 440, 441, 442 ],
            "Y": [ 443, 444, 445, 446, 447, 448, 449, 450 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4148": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3625.20-3625.74"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 451, 452, 453, 454, 455, 456, 457, 458 ],
            "B": [ 74, 75, 76, 77, 78, 79, 80 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 459, 460, 461, 462, 463, 464, 465, 466 ],
            "X": [ 467, 468, 469, 470, 471, 472, 473, 474 ],
            "Y": [ 475, 476, 477, 478, 479, 480, 481, 482 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4153": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3647.20-3647.66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 451, 452, 453, 454, 455, 456, 457, 458 ],
            "B": [ 81, 82, 83, 84, 85, 86, 87, 88 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 483, 484, 485, 486, 487, 488, 489, 490 ],
            "X": [ 491, 492, 493, 494, 495, 496, 497, 498 ],
            "Y": [ 499, 500, 501, 502, 503, 504, 505, 506 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4162": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3641.20-3641.71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 451, 452, 453, 454, 455, 456, 457, 458 ],
            "B": [ 66, 67, 68, 69, 70, 71, 72, 73 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 507, 508, 509, 510, 511, 512, 513, 514 ],
            "X": [ 515, 516, 517, 518, 519, 520, 521, 522 ],
            "Y": [ 523, 524, 525, 526, 527, 528, 529, 530 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4173": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3625.20-3625.74"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 531, 532, 533, 534, 535, 536, 537, 538 ],
            "B": [ 51, 52, 53, 54, 55, 56, 57 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 539, 540, 541, 542, 543, 544, 545, 546 ],
            "X": [ 547, 548, 549, 550, 551, 552, 553, 554 ],
            "Y": [ 555, 556, 557, 558, 559, 560, 561, 562 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4178": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3647.20-3647.66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 531, 532, 533, 534, 535, 536, 537, 538 ],
            "B": [ 58, 59, 60, 61, 62, 63, 64, 65 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 563, 564, 565, 566, 567, 568, 569, 570 ],
            "X": [ 571, 572, 573, 574, 575, 576, 577, 578 ],
            "Y": [ 579, 580, 581, 582, 583, 584, 585, 586 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4187": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3641.20-3641.71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 531, 532, 533, 534, 535, 536, 537, 538 ],
            "B": [ 43, 44, 45, 46, 47, 48, 49, 50 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 587, 588, 589, 590, 591, 592, 593, 594 ],
            "X": [ 595, 596, 597, 598, 599, 600, 601, 602 ],
            "Y": [ 603, 604, 605, 606, 607, 608, 609, 610 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4198": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2471.20-2471.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 611, 612 ],
            "B": [ "0", "1" ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 613, 614 ],
            "X": [ 615, 616 ],
            "Y": [ 617, 618 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4205": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3912.20-3912.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 619, 620, 621, 622, 623, 624, 625, 626 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1" ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 627, 628, 629, 630, 631, 632, 633, 634 ],
            "X": [ 635, 636, 637, 638, 639, 640, 641, 642 ],
            "Y": [ 643, 644, 645, 646, 647, 648, 649, 650 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4212": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4262.20-4262.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 651, 652, 653, 654, 655, 656, 657, 658 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1" ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 659, 660, 661, 662, 663, 664, 665, 666 ],
            "X": [ 667, 668, 669, 670, 671, 672, 673, 674 ],
            "Y": [ 675, 676, 677, 678, 679, 680, 681, 682 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4219": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3700.20-3700.74"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 683, 684, 685, 686, 687, 688, 689 ],
            "B": [ "1" ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 690, 691, 692, 693, 694, 695, 696 ],
            "X": [ 697, 698, 699, 700, 701, 702, 703 ],
            "Y": [ 704, 705, 706, 707, 708, 709, 710 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4224": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1954.20-1954.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
            "B": [ 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766 ],
            "X": [ 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785 ],
            "Y": [ 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4237": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1945.20-1945.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
            "B": [ 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842 ],
            "X": [ 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861 ],
            "Y": [ 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4250": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1936.20-1936.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
            "B": [ 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918 ],
            "X": [ 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937 ],
            "Y": [ 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4263": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1927.20-1927.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
            "B": [ 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994 ],
            "X": [ 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013 ],
            "Y": [ 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4276": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1918.20-1918.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
            "B": [ 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070 ],
            "X": [ 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089 ],
            "Y": [ 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4289": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1909.20-1909.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
            "B": [ 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146 ],
            "X": [ 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165 ],
            "Y": [ 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4302": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1900.20-1900.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
            "B": [ 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222 ],
            "X": [ 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241 ],
            "Y": [ 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4315": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1891.20-1891.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
            "B": [ 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298 ],
            "X": [ 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317 ],
            "Y": [ 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4328": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1882.20-1882.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
            "B": [ 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374 ],
            "X": [ 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393 ],
            "Y": [ 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4341": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1873.20-1873.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
            "B": [ 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450 ],
            "X": [ 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469 ],
            "Y": [ 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4354": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1864.20-1864.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
            "B": [ 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526 ],
            "X": [ 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545 ],
            "Y": [ 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4367": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1855.20-1855.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
            "B": [ 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602 ],
            "X": [ 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621 ],
            "Y": [ 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4380": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1846.20-1846.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
            "B": [ 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678 ],
            "X": [ 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697 ],
            "Y": [ 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4393": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1837.20-1837.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
            "B": [ 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754 ],
            "X": [ 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773 ],
            "Y": [ 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4406": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1828.20-1828.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
            "B": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830 ],
            "X": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ],
            "Y": [ 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4419": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4734.20-4734.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876 ],
            "B": [ 1877, 1878, 1879, 1880, 1881, 1882, 1883 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891 ],
            "X": [ 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899 ],
            "Y": [ 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4424": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4726.20-4726.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915 ],
            "B": [ 1877, 1878, 1879, 1880, 1881, 1882, 1883 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923 ],
            "X": [ 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931 ],
            "Y": [ 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4429": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4680.20-4680.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 1877, 1878, 1879, 1880, 1881, 1882, 1883 ],
            "B": [ 1940, 1941, 1942, 1943, 1944, 1945, 1946 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1947, 1948, 1949, 1950, 1951, 1952, 1953 ],
            "X": [ 1954, 1955, 1956, 1957, 1958, 1959, 1960 ],
            "Y": [ 1961, 1962, 1963, 1964, 1965, 1966, 1967 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4434": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4688.20-4688.66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 1877, 1878, 1879, 1880, 1881, 1882, 1883 ],
            "B": [ "1" ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1968, 1969, 1970, 1971, 1972, 1973, 1974 ],
            "X": [ 1975, 1976, 1977, 1978, 1979, 1980, 1981 ],
            "Y": [ 1982, 1983, 1984, 1985, 1986, 1987, 1988 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4445": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4678.20-4678.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 1989, 1990, 1991 ],
            "B": [ "0", "1" ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1992, 1993, 1994 ],
            "X": [ 1995, 1996, 1997 ],
            "Y": [ 1998, 1999, 2000 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4456": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6973.19-6973.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2001, 2002, 2003, 2004, 2005, 2006, 2007 ],
            "B": [ 2008, 2009, 2010, 2011, 2012, 2013, 2014 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 2015, 2016, 2017, 2018, 2019, 2020, 2021 ],
            "X": [ 2022, 2023, 2024, 2025, 2026, 2027, 2028 ],
            "Y": [ 2029, 2030, 2031, 2032, 2033, 2034, 2035 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4467": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7021.19-7021.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 51, 52, 53, 54, 55, 56, 57 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043 ],
            "X": [ 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051 ],
            "Y": [ 43, 44, 45, 46, 47, 48, 49, 50 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4470": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7037.19-7037.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 74, 75, 76, 77, 78, 79, 80 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059 ],
            "X": [ 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067 ],
            "Y": [ 66, 67, 68, 69, 70, 71, 72, 73 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4473": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7053.19-7053.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 129, 130, 131, 132, 133, 134, 135 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075 ],
            "X": [ 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083 ],
            "Y": [ 121, 122, 123, 124, 125, 126, 127, 128 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4476": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000001011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7069.19-7069.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094 ],
            "X": [ 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105 ],
            "Y": [ 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4479": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010100",
            "Y_WIDTH": "00000000000000000000000000010100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7140.19-7140.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145 ],
            "X": [ 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165 ],
            "Y": [ 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4482": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6971.19-6971.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1", "1", "1", "1", "1", "1" ],
            "B": [ 2186, 2187, 2188, 2189, 2190, 2191, 2192 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 2193, 2194, 2195, 2196, 2197, 2198, 2199 ],
            "X": [ 2200, 2201, 2202, 2203, 2204, 2205, 2206 ],
            "Y": [ 2008, 2009, 2010, 2011, 2012, 2013, 2014 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4485": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4720.20-4720.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2207, 2208, 2209, 2210, 2211, 2212, 2213 ],
            "B": [ 1877, 1878, 1879, 1880, 1881, 1882, 1883 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2214, 2215, 2216, 2217, 2218, 2219, 2220 ],
            "X": [ 2221, 2222, 2223, 2224, 2225, 2226, 2227 ],
            "Y": [ 2228, 2229, 2230, 2231, 2232, 2233, 2234 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4488": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4802.20-4802.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2235, 2236, 2237, 2238, 2239, 2240, 2241 ],
            "B": [ 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249 ],
            "X": [ 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257 ],
            "Y": [ 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4491": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4818.20-4818.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2266, 2267, 2268, 2269, 2270, 2271, 2272 ],
            "B": [ 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280 ],
            "X": [ 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288 ],
            "Y": [ 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4494": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4806.20-4806.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876 ],
            "B": [ 2235, 2236, 2237, 2238, 2239, 2240, 2241 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304 ],
            "X": [ 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312 ],
            "Y": [ 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4497": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4814.20-4814.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915 ],
            "B": [ 2266, 2267, 2268, 2269, 2270, 2271, 2272 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328 ],
            "X": [ 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336 ],
            "Y": [ 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4500": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1985.20-1985.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362 ],
            "B": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400 ],
            "X": [ 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419 ],
            "Y": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4503": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2009.20-2009.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438 ],
            "B": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457 ],
            "X": [ 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476 ],
            "Y": [ 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4506": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2033.20-2033.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495 ],
            "B": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514 ],
            "X": [ 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533 ],
            "Y": [ 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4509": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2057.20-2057.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552 ],
            "B": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571 ],
            "X": [ 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590 ],
            "Y": [ 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4512": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2081.20-2081.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609 ],
            "B": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628 ],
            "X": [ 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647 ],
            "Y": [ 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4515": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2105.20-2105.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666 ],
            "B": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682, 2683, 2684, 2685 ],
            "X": [ 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699, 2700, 2701, 2702, 2703, 2704 ],
            "Y": [ 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4518": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2129.20-2129.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723 ],
            "B": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742 ],
            "X": [ 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761 ],
            "Y": [ 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4521": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2153.20-2153.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780 ],
            "B": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793, 2794, 2795, 2796, 2797, 2798, 2799 ],
            "X": [ 2800, 2801, 2802, 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818 ],
            "Y": [ 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4524": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2177.20-2177.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2820, 2821, 2822, 2823, 2824, 2825, 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837 ],
            "B": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2838, 2839, 2840, 2841, 2842, 2843, 2844, 2845, 2846, 2847, 2848, 2849, 2850, 2851, 2852, 2853, 2854, 2855, 2856 ],
            "X": [ 2857, 2858, 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875 ],
            "Y": [ 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4527": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2201.20-2201.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894 ],
            "B": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2895, 2896, 2897, 2898, 2899, 2900, 2901, 2902, 2903, 2904, 2905, 2906, 2907, 2908, 2909, 2910, 2911, 2912, 2913 ],
            "X": [ 2914, 2915, 2916, 2917, 2918, 2919, 2920, 2921, 2922, 2923, 2924, 2925, 2926, 2927, 2928, 2929, 2930, 2931, 2932 ],
            "Y": [ 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4530": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2225.20-2225.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951 ],
            "B": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2952, 2953, 2954, 2955, 2956, 2957, 2958, 2959, 2960, 2961, 2962, 2963, 2964, 2965, 2966, 2967, 2968, 2969, 2970 ],
            "X": [ 2971, 2972, 2973, 2974, 2975, 2976, 2977, 2978, 2979, 2980, 2981, 2982, 2983, 2984, 2985, 2986, 2987, 2988, 2989 ],
            "Y": [ 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4533": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2249.20-2249.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008 ],
            "B": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3009, 3010, 3011, 3012, 3013, 3014, 3015, 3016, 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026, 3027 ],
            "X": [ 3028, 3029, 3030, 3031, 3032, 3033, 3034, 3035, 3036, 3037, 3038, 3039, 3040, 3041, 3042, 3043, 3044, 3045, 3046 ],
            "Y": [ 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4536": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2273.20-2273.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 3048, 3049, 3050, 3051, 3052, 3053, 3054, 3055, 3056, 3057, 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065 ],
            "B": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3066, 3067, 3068, 3069, 3070, 3071, 3072, 3073, 3074, 3075, 3076, 3077, 3078, 3079, 3080, 3081, 3082, 3083, 3084 ],
            "X": [ 3085, 3086, 3087, 3088, 3089, 3090, 3091, 3092, 3093, 3094, 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102, 3103 ],
            "Y": [ 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4539": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2297.20-2297.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121, 3122 ],
            "B": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3123, 3124, 3125, 3126, 3127, 3128, 3129, 3130, 3131, 3132, 3133, 3134, 3135, 3136, 3137, 3138, 3139, 3140, 3141 ],
            "X": [ 3142, 3143, 3144, 3145, 3146, 3147, 3148, 3149, 3150, 3151, 3152, 3153, 3154, 3155, 3156, 3157, 3158, 3159, 3160 ],
            "Y": [ 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4542": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2321.20-2321.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 3162, 3163, 3164, 3165, 3166, 3167, 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175, 3176, 3177, 3178, 3179 ],
            "B": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3180, 3181, 3182, 3183, 3184, 3185, 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3196, 3197, 3198 ],
            "X": [ 3199, 3200, 3201, 3202, 3203, 3204, 3205, 3206, 3207, 3208, 3209, 3210, 3211, 3212, 3213, 3214, 3215, 3216, 3217 ],
            "Y": [ 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4545": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1309.20-1309.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 3219, 3220, 3221 ],
            "B": [ 3222, 3223, 3224 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3225, 3226, 3227 ],
            "X": [ 3228, 3229, 3230 ],
            "Y": [ 3231, 3232, 3233 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4548": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3696.20-3696.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 683, 684, 685, 686, 687, 688, 689 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3234, 3235, 3236, 3237, 3238, 3239, 3240 ],
            "X": [ 3241, 3242, 3243, 3244, 3245, 3246, 3247 ],
            "Y": [ 3248, 3249, 3250, 3251, 3252, 3253, 3254 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4551": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4212.20-4212.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "1" ],
            "B": [ "0", 3255, 3256, 3257, 3258, 3259, 3260 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3261, 3262, 3263, 3264, 3265, 3266, 3267, 3268 ],
            "X": [ 3269, 3270, 3271, 3272, 3273, 3274, 3275, 3276 ],
            "Y": [ 3277, 3278, 3279, 3280, 3281, 3282, 3283, 3284 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4554": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4254.20-4254.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 3255, 3256, 3257, 3258, 3259, 3260, 3285 ],
            "B": [ 2001, 2002, 2003, 2004, 2005, 2006, 2007, 3286 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3287, 3288, 3289, 3290, 3291, 3292, 3293, 3294 ],
            "X": [ 3295, 3296, 3297, 3298, 3299, 3300, 3301, 3302 ],
            "Y": [ 651, 652, 653, 654, 655, 656, 657, 658 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4557": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4326.20-4326.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 3303, 3304, 3305 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3306, 3307, 3308 ],
            "X": [ 3309, 3310, 3311 ],
            "Y": [ 3312, 3313, 3314 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4560": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4286.20-4286.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2001, 2002, 2003, 2004, 2005, 2006, 2007, 3286 ],
            "B": [ 3255, 3256, 3257, 3258, 3259, 3260, 3285 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 3315, 3316, 3317, 3318, 3319, 3320, 3321, 3322 ],
            "X": [ 3323, 3324, 3325, 3326, 3327, 3328, 3329, 3330 ],
            "Y": [ 3331, 3332, 3333, 3334, 3335, 3336, 3337, 3338 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4573": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3904.20-3904.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 3339, 3340, 3341, 3342, 3343, 3344, 3345 ],
            "B": [ 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361 ],
            "X": [ 3362, 3363, 3364, 3365, 3366, 3367, 3368, 3369 ],
            "Y": [ 619, 620, 621, 622, 623, 624, 625, 626 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4576": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3976.20-3976.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 3370, 3371, 3372 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3373, 3374, 3375 ],
            "X": [ 3376, 3377, 3378 ],
            "Y": [ 3379, 3380, 3381 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4579": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3936.20-3936.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353 ],
            "B": [ 3339, 3340, 3341, 3342, 3343, 3344, 3345 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389 ],
            "X": [ 3390, 3391, 3392, 3393, 3394, 3395, 3396, 3397 ],
            "Y": [ 3398, 3399, 3400, 3401, 3402, 3403, 3404, 3405 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4592": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5171.20-5171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 3406, 3407, 3408, 3409, 3410, 3411, 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3422, 3423, 3424, 3425, 3426, 3427, 3428, 3429, 3430, 3431, 3432, 3433, 3434, 3435, 3436, 3437 ],
            "X": [ 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451, 3452, 3453 ],
            "Y": [ 3454, 3455, 3456, 3457, 3458, 3459, 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4595": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5171.20-5171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477, 3478, 3479, 3480, 3481, 3482, 3483, 3484, 3485 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3486, 3487, 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 3496, 3497, 3498, 3499, 3500, 3501 ],
            "X": [ 3502, 3503, 3504, 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517 ],
            "Y": [ 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4598": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5171.20-5171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543, 3544, 3545, 3546, 3547, 3548, 3549 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3550, 3551, 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3563, 3564, 3565 ],
            "X": [ 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578, 3579, 3580, 3581 ],
            "Y": [ 3582, 3583, 3584, 3585, 3586, 3587, 3588, 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596, 3597 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4601": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5171.20-5171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 3598, 3599, 3600, 3601, 3602, 3603, 3604, 3605, 3606, 3607, 3608, 3609, 3610, 3611, 3612, 3613 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3614, 3615, 3616, 3617, 3618, 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627, 3628, 3629 ],
            "X": [ 3630, 3631, 3632, 3633, 3634, 3635, 3636, 3637, 3638, 3639, 3640, 3641, 3642, 3643, 3644, 3645 ],
            "Y": [ 3646, 3647, 3648, 3649, 3650, 3651, 3652, 3653, 3654, 3655, 3656, 3657, 3658, 3659, 3660, 3661 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4604": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5171.20-5171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 3662, 3663, 3664, 3665, 3666, 3667, 3668, 3669, 3670, 3671, 3672, 3673, 3674, 3675, 3676, 3677 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3678, 3679, 3680, 3681, 3682, 3683, 3684, 3685, 3686, 3687, 3688, 3689, 3690, 3691, 3692, 3693 ],
            "X": [ 3694, 3695, 3696, 3697, 3698, 3699, 3700, 3701, 3702, 3703, 3704, 3705, 3706, 3707, 3708, 3709 ],
            "Y": [ 3710, 3711, 3712, 3713, 3714, 3715, 3716, 3717, 3718, 3719, 3720, 3721, 3722, 3723, 3724, 3725 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4607": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5171.20-5171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 3726, 3727, 3728, 3729, 3730, 3731, 3732, 3733, 3734, 3735, 3736, 3737, 3738, 3739, 3740, 3741 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3742, 3743, 3744, 3745, 3746, 3747, 3748, 3749, 3750, 3751, 3752, 3753, 3754, 3755, 3756, 3757 ],
            "X": [ 3758, 3759, 3760, 3761, 3762, 3763, 3764, 3765, 3766, 3767, 3768, 3769, 3770, 3771, 3772, 3773 ],
            "Y": [ 3774, 3775, 3776, 3777, 3778, 3779, 3780, 3781, 3782, 3783, 3784, 3785, 3786, 3787, 3788, 3789 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4610": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2494.20-2494.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 611, 612 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3790, 3791 ],
            "X": [ 3792, 3793 ],
            "Y": [ 3794, 3795 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4613": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3621.20-3621.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 531, 532, 533, 534, 535, 536, 537, 538 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3796, 3797, 3798, 3799, 3800, 3801, 3802, 3803 ],
            "X": [ 3804, 3805, 3806, 3807, 3808, 3809, 3810, 3811 ],
            "Y": [ 3812, 3813, 3814, 3815, 3816, 3817, 3818, 3819 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4616": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:534.20-534.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3820, 3821, 3822, 3823, 3824, 3825, 3826, 3827, 3828 ],
            "X": [ 3829, 3830, 3831, 3832, 3833, 3834, 3835, 3836, 3837 ],
            "Y": [ 3838, 3839, 3840, 3841, 3842, 3843, 3844, 3845, 3846 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4619": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3621.20-3621.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 451, 452, 453, 454, 455, 456, 457, 458 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3847, 3848, 3849, 3850, 3851, 3852, 3853, 3854 ],
            "X": [ 3855, 3856, 3857, 3858, 3859, 3860, 3861, 3862 ],
            "Y": [ 3863, 3864, 3865, 3866, 3867, 3868, 3869, 3870 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4622": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:526.20-526.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 189, 190, 191 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3871, 3872, 3873 ],
            "X": [ 3874, 3875, 3876 ],
            "Y": [ 3877, 3878, 3879 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4625": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3621.20-3621.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 371, 372, 373, 374, 375, 376, 377, 378 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3880, 3881, 3882, 3883, 3884, 3885, 3886, 3887 ],
            "X": [ 3888, 3889, 3890, 3891, 3892, 3893, 3894, 3895 ],
            "Y": [ 3896, 3897, 3898, 3899, 3900, 3901, 3902, 3903 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4628": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:260.20-260.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 201, 202, 203, 204, 205, 206, 207, 208, 209 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3904, 3905, 3906, 3907, 3908, 3909, 3910, 3911, 3912 ],
            "X": [ 3913, 3914, 3915, 3916, 3917, 3918, 3919, 3920, 3921 ],
            "Y": [ 3922, 3923, 3924, 3925, 3926, 3927, 3928, 3929, 3930 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4631": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001011",
            "Y_WIDTH": "00000000000000000000000000001011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3535.20-3535.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3931, 3932, 3933, 3934, 3935, 3936, 3937, 3938, 3939, 3940, 3941 ],
            "X": [ 3942, 3943, 3944, 3945, 3946, 3947, 3948, 3949, 3950, 3951, 3952 ],
            "Y": [ 3953, 3954, 3955, 3956, 3957, 3958, 3959, 3960, 3961, 3962, 3963 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4634": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:252.20-252.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 3964, 3965, 3966 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3967, 3968, 3969 ],
            "X": [ 3970, 3971, 3972 ],
            "Y": [ 3973, 3974, 3975 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4637": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010010",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3410.20-3410.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ ],
            "B": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 3976, 3977, 3978, 3979, 3980, 3981, 3982, 3983, 3984, 3985, 3986, 3987, 3988, 3989, 3990, 3991, 3992, 3993, 3994 ],
            "X": [ 3995, 3996, 3997, 3998, 3999, 4000, 4001, 4002, 4003, 4004, 4005, 4006, 4007, 4008, 4009, 4010, 4011, 4012, 4013 ],
            "Y": [ 4014, 4015, 4016, 4017, 4018, 4019, 4020, 4021, 4022, 4023, 4024, 4025, 4026, 4027, 4028, 4029, 4030, 4031, 4032 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4640": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2815.20-2815.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 4033, 4034, 4035, 4036, 4037, 4038 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 4039, 4040, 4041, 4042, 4043, 4044 ],
            "X": [ 4045, 4046, 4047, 4048, 4049, 4050 ],
            "Y": [ 4051, 4052, 4053, 4054, 4055, 4056 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4643": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2833.20-2833.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 4057, 4058, 4059, 4060, 4061, 4062 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 4063, 4064, 4065, 4066, 4067, 4068 ],
            "X": [ 4069, 4070, 4071, 4072, 4073, 4074 ],
            "Y": [ 4075, 4076, 4077, 4078, 4079, 4080 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4646": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2848.20-2848.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 4033, 4034, 4035, 4036, 4037, 4038 ],
            "B": [ 4057, 4058, 4059, 4060, 4061, 4062 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 4081, 4082, 4083, 4084, 4085, 4086 ],
            "X": [ 4087, 4088, 4089, 4090, 4091, 4092 ],
            "Y": [ 237, 238, 239, 240, 241, 242 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$4649": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010010",
            "Y_WIDTH": "00000000000000000000000000010010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3475.20-3475.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 4093, 4094, 4095, 4096, 4097, 4098, 4099, 4100, 4101, 4102, 4103, 4104, 4105, 4106, 4107, 4108, 4109, 4110 ],
            "X": [ 4111, 4112, 4113, 4114, 4115, 4116, 4117, 4118, 4119, 4120, 4121, 4122, 4123, 4124, 4125, 4126, 4127, 4128 ],
            "Y": [ 4129, 4130, 4131, 4132, 4133, 4134, 4135, 4136, 4137, 4138, 4139, 4140, 4141, 4142, 4143, 4144, 4145, 4146 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4076": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4147, 4148 ],
            "Y": [ 4149 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4096": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4150, 4151 ],
            "Y": [ 4152 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4110": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4153, 4154 ],
            "Y": [ 4155 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4135": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4156, 4157 ],
            "Y": [ 4158 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4160": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4159, 4160 ],
            "Y": [ 4161 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4185": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4162, 4163 ],
            "Y": [ 4164 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4235": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4165, 4166 ],
            "Y": [ 4167 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4248": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4168, 4169 ],
            "Y": [ 4170 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4261": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4171, 4172 ],
            "Y": [ 4173 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4274": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4174, 4175 ],
            "Y": [ 4176 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4287": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4177, 4178 ],
            "Y": [ 4179 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4300": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4180, 4181 ],
            "Y": [ 4182 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4313": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4183, 4184 ],
            "Y": [ 4185 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4326": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4186, 4187 ],
            "Y": [ 4188 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4339": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4189, 4190 ],
            "Y": [ 4191 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4352": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4192, 4193 ],
            "Y": [ 4194 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4365": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4195, 4196 ],
            "Y": [ 4197 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4378": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4198, 4199 ],
            "Y": [ 4200 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4391": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4201, 4202 ],
            "Y": [ 4203 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4404": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4204, 4205 ],
            "Y": [ 4206 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4417": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4207, 4208 ],
            "Y": [ 4209 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4571": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4210, 4211 ],
            "Y": [ 4212 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$4590": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4213, 4214 ],
            "Y": [ 4215 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4092": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4216 ],
            "B": [ 4151 ],
            "Y": [ 4217 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4119": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4218 ],
            "B": [ 4219 ],
            "Y": [ 4220 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4144": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4221 ],
            "B": [ 4222 ],
            "Y": [ 4223 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4169": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4224 ],
            "B": [ 4225 ],
            "Y": [ 4226 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4194": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4227 ],
            "B": [ 4228 ],
            "Y": [ 4229 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4231": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4230 ],
            "B": [ 4165 ],
            "Y": [ 4231 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4244": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4232 ],
            "B": [ 4168 ],
            "Y": [ 4233 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4257": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4234 ],
            "B": [ 4171 ],
            "Y": [ 4235 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4270": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4236 ],
            "B": [ 4174 ],
            "Y": [ 4237 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4283": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4238 ],
            "B": [ 4177 ],
            "Y": [ 4239 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4296": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4240 ],
            "B": [ 4180 ],
            "Y": [ 4241 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4309": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4242 ],
            "B": [ 4183 ],
            "Y": [ 4243 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4322": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4244 ],
            "B": [ 4186 ],
            "Y": [ 4245 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4335": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4246 ],
            "B": [ 4189 ],
            "Y": [ 4247 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4348": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4248 ],
            "B": [ 4192 ],
            "Y": [ 4249 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4361": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4250 ],
            "B": [ 4195 ],
            "Y": [ 4251 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4374": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4252 ],
            "B": [ 4199 ],
            "Y": [ 4253 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4387": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4254 ],
            "B": [ 4202 ],
            "Y": [ 4255 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4400": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4256 ],
            "B": [ 4204 ],
            "Y": [ 4257 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4413": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4258 ],
            "B": [ 4208 ],
            "Y": [ 4259 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4441": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4260 ],
            "B": [ 4261 ],
            "Y": [ 4262 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4452": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4263 ],
            "B": [ 4264 ],
            "Y": [ 4265 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4463": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4266 ],
            "B": [ 4267 ],
            "Y": [ 4268 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4567": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4211 ],
            "B": [ 4210 ],
            "Y": [ 4269 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$4586": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4214 ],
            "B": [ 4213 ],
            "Y": [ 4270 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4094": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2862.20-2862.70"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4217 ],
            "Y": [ 4150 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4121": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3555.20-3555.71"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4220 ],
            "Y": [ 4271 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4146": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3641.20-3641.71"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4223 ],
            "Y": [ 4272 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4171": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3641.20-3641.71"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4226 ],
            "Y": [ 4273 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4196": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3641.20-3641.71"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4229 ],
            "Y": [ 4274 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4233": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1954.20-1954.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4231 ],
            "Y": [ 4166 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4246": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1945.20-1945.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4233 ],
            "Y": [ 4169 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4259": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1936.20-1936.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4235 ],
            "Y": [ 4172 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4272": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1927.20-1927.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4237 ],
            "Y": [ 4175 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4285": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1918.20-1918.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4239 ],
            "Y": [ 4178 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4298": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1909.20-1909.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4241 ],
            "Y": [ 4181 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4311": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1900.20-1900.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4243 ],
            "Y": [ 4184 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4324": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1891.20-1891.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4245 ],
            "Y": [ 4187 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4337": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1882.20-1882.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4247 ],
            "Y": [ 4190 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4350": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1873.20-1873.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4249 ],
            "Y": [ 4193 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4363": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1864.20-1864.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4251 ],
            "Y": [ 4196 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4376": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1855.20-1855.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4253 ],
            "Y": [ 4198 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4389": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1846.20-1846.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4255 ],
            "Y": [ 4201 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4402": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1837.20-1837.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4257 ],
            "Y": [ 4205 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4415": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1828.20-1828.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4259 ],
            "Y": [ 4207 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4443": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4688.20-4688.66"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4262 ],
            "Y": [ 4275 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4454": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4678.20-4678.58"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4265 ],
            "Y": [ 4276 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4465": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6973.19-6973.73"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4268 ],
            "Y": [ 4277 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4569": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4286.20-4286.47"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4269 ],
            "Y": [ 4278 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$4588": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3936.20-3936.47"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4270 ],
            "Y": [ 4279 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4067": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:532.20-532.77"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 171, 172, 173, 174, 175, 176, 177, 178, 179 ],
            "Y": [ 4280 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4074": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:560.20-560.74"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 195, 196, 197 ],
            "Y": [ 4147 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4083": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:258.20-258.77"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219, 220, 221, 222, 223, 224, 225, 226, 227 ],
            "Y": [ 4281 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4090": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2862.20-2862.70"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 249, 250, 251, 252, 253, 254 ],
            "Y": [ 4151 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4108": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3561.20-3561.66"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326 ],
            "Y": [ 4153 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4117": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3555.20-3555.71"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359 ],
            "Y": [ 4219 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4133": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3647.20-3647.66"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 411, 412, 413, 414, 415, 416, 417, 418 ],
            "Y": [ 4156 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4142": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3641.20-3641.71"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 435, 436, 437, 438, 439, 440, 441, 442 ],
            "Y": [ 4222 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4158": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3647.20-3647.66"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 491, 492, 493, 494, 495, 496, 497, 498 ],
            "Y": [ 4159 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4167": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3641.20-3641.71"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 515, 516, 517, 518, 519, 520, 521, 522 ],
            "Y": [ 4225 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4183": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3647.20-3647.66"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 571, 572, 573, 574, 575, 576, 577, 578 ],
            "Y": [ 4162 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4192": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3641.20-3641.71"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 595, 596, 597, 598, 599, 600, 601, 602 ],
            "Y": [ 4228 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4203": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2471.20-2471.57"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 615, 616 ],
            "Y": [ 4282 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4210": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3912.20-3912.63"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 635, 636, 637, 638, 639, 640, 641, 642 ],
            "Y": [ 4283 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4217": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4262.20-4262.63"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 667, 668, 669, 670, 671, 672, 673, 674 ],
            "Y": [ 4284 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4229": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1954.20-1954.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785 ],
            "Y": [ 4165 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4242": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1945.20-1945.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861 ],
            "Y": [ 4168 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4255": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1936.20-1936.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937 ],
            "Y": [ 4171 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4268": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1927.20-1927.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013 ],
            "Y": [ 4174 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4281": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1918.20-1918.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089 ],
            "Y": [ 4177 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4294": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1909.20-1909.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165 ],
            "Y": [ 4180 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4307": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1900.20-1900.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241 ],
            "Y": [ 4183 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4320": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1891.20-1891.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317 ],
            "Y": [ 4186 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4333": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1882.20-1882.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393 ],
            "Y": [ 4189 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4346": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1873.20-1873.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469 ],
            "Y": [ 4192 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4359": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1864.20-1864.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545 ],
            "Y": [ 4195 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4372": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1855.20-1855.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621 ],
            "Y": [ 4199 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4385": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1846.20-1846.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697 ],
            "Y": [ 4202 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4398": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1837.20-1837.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773 ],
            "Y": [ 4204 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4411": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1828.20-1828.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ],
            "Y": [ 4208 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4439": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4688.20-4688.66"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1975, 1976, 1977, 1978, 1979, 1980, 1981 ],
            "Y": [ 4261 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4450": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4678.20-4678.58"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1995, 1996, 1997 ],
            "Y": [ 4264 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4461": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6973.19-6973.73"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2022, 2023, 2024, 2025, 2026, 2027, 2028 ],
            "Y": [ 4267 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4565": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4286.20-4286.47"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3323, 3324, 3325, 3326, 3327, 3328, 3329, 3330 ],
            "Y": [ 4210 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$4584": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3936.20-3936.47"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3390, 3391, 3392, 3393, 3394, 3395, 3396, 3397 ],
            "Y": [ 4213 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4072": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:560.20-560.74"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 194 ],
            "Y": [ 4148 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4088": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2862.20-2862.70"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 248 ],
            "Y": [ 4216 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4101": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3539.20-3539.74"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 282 ],
            "Y": [ 4285 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4106": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3561.20-3561.66"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 315 ],
            "Y": [ 4154 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4115": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3555.20-3555.71"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 348 ],
            "Y": [ 4218 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4126": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3625.20-3625.74"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 386 ],
            "Y": [ 4286 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4131": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3647.20-3647.66"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 410 ],
            "Y": [ 4157 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4140": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3641.20-3641.71"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 434 ],
            "Y": [ 4221 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4151": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3625.20-3625.74"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 466 ],
            "Y": [ 4287 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4156": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3647.20-3647.66"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 490 ],
            "Y": [ 4160 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4165": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3641.20-3641.71"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 514 ],
            "Y": [ 4224 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4176": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3625.20-3625.74"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 546 ],
            "Y": [ 4288 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4181": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3647.20-3647.66"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 570 ],
            "Y": [ 4163 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4190": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3641.20-3641.71"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 594 ],
            "Y": [ 4227 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4201": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2471.20-2471.57"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 614 ],
            "Y": [ 4289 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4208": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3912.20-3912.63"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 634 ],
            "Y": [ 4290 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4215": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4262.20-4262.63"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 666 ],
            "Y": [ 4291 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4222": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3700.20-3700.74"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 696 ],
            "Y": [ 4292 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4227": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1954.20-1954.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 766 ],
            "Y": [ 4230 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4240": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1945.20-1945.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 842 ],
            "Y": [ 4232 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4253": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1936.20-1936.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 918 ],
            "Y": [ 4234 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4266": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1927.20-1927.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 994 ],
            "Y": [ 4236 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4279": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1918.20-1918.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1070 ],
            "Y": [ 4238 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4292": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1909.20-1909.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1146 ],
            "Y": [ 4240 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4305": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1900.20-1900.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1222 ],
            "Y": [ 4242 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4318": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1891.20-1891.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1298 ],
            "Y": [ 4244 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4331": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1882.20-1882.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1374 ],
            "Y": [ 4246 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4344": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1873.20-1873.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1450 ],
            "Y": [ 4248 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4357": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1864.20-1864.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1526 ],
            "Y": [ 4250 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4370": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1855.20-1855.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1602 ],
            "Y": [ 4252 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4383": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1846.20-1846.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1678 ],
            "Y": [ 4254 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4396": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1837.20-1837.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1754 ],
            "Y": [ 4256 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4409": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1828.20-1828.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1830 ],
            "Y": [ 4258 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4422": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4734.20-4734.68"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1891 ],
            "Y": [ 4293 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4427": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4726.20-4726.68"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1923 ],
            "Y": [ 4294 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4432": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4680.20-4680.73"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1953 ],
            "Y": [ 4295 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4437": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4688.20-4688.66"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1974 ],
            "Y": [ 4260 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4448": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4678.20-4678.58"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1994 ],
            "Y": [ 4263 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4459": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6973.19-6973.73"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2021 ],
            "Y": [ 4266 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4563": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4286.20-4286.47"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3322 ],
            "Y": [ 4211 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$4582": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3936.20-3936.47"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3389 ],
            "Y": [ 4214 ]
          }
        },
        "$auto$ff.cc:266:slice$3268": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:623.3-627.46"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 4297, 4298, 4299 ],
            "EN": [ 4300 ],
            "Q": [ 189, 190, 191 ]
          }
        },
        "$auto$ff.cc:266:slice$3271": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:334.3-338.45"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 4301, 4302, 4303 ],
            "EN": [ 4304 ],
            "Q": [ 3964, 3965, 3966 ]
          }
        },
        "$auto$ff.cc:266:slice$3274": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:346.3-350.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 4305 ],
            "EN": [ 4306 ],
            "Q": [ 4307 ]
          }
        },
        "$auto$ff.cc:266:slice$3283": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:346.3-350.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 4308 ],
            "EN": [ 4309 ],
            "Q": [ 4310 ]
          }
        },
        "$auto$ff.cc:266:slice$3292": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:346.3-350.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 4311 ],
            "EN": [ 4312 ],
            "Q": [ 4313 ]
          }
        },
        "$auto$ff.cc:266:slice$3301": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:346.3-350.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 4314 ],
            "EN": [ 4315 ],
            "Q": [ 4316 ]
          }
        },
        "$auto$ff.cc:266:slice$3310": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:346.3-350.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 4317 ],
            "EN": [ 4318 ],
            "Q": [ 4319 ]
          }
        },
        "$auto$ff.cc:266:slice$3319": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:346.3-350.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 4320 ],
            "EN": [ 4321 ],
            "Q": [ 4322 ]
          }
        },
        "$auto$ff.cc:266:slice$3328": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:346.3-350.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 4323 ],
            "EN": [ 4324 ],
            "Q": [ 4325 ]
          }
        },
        "$auto$ff.cc:266:slice$3337": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:346.3-350.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 4326 ],
            "EN": [ 4327 ],
            "Q": [ 4328 ]
          }
        },
        "$auto$ff.cc:266:slice$3346": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000010011000000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3003.3-3007.27"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342, 4343, 4344, 4345, 4346, 4347, 4348, 4349, 4350, 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358, 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378, 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395, 4396, 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424, 4425, 4426, 4427, 4428, 4429, 4430, 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443, 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453, 4454, 4455, 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470, 4471, 4472, 4473, 4474, 4475, 4476, 4477, 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485, 4486, 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499, 4500, 4501, 4502, 4503, 4504, 4505, 4506, 4507, 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518, 4519, 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534, 4535, 4536, 4537, 4538, 4539, 4540, 4541, 4542, 4543, 4544, 4545, 4546, 4547, 4548, 4549, 4550, 4551, 4552, 4553, 4554, 4555, 4556, 4557, 4558, 4559, 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567, 4568, 4569, 4570, 4571, 4572, 4573, 4574, 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583, 4584, 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604, 4605, 4606, 4607, 4608, 4609, 4610, 4611, 4612, 4613, 4614, 4615, 4616, 4617, 4618, 4619, 4620, 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4632, 4633, 4634, 4635, 4636, 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648, 4649, 4650, 4651, 4652, 4653, 4654, 4655, 4656, 4657, 4658, 4659, 4660, 4661, 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669, 4670, 4671, 4672, 4673, 4674, 4675, 4676, 4677, 4678, 4679, 4680, 4681, 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689, 4690, 4691, 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699, 4700, 4701, 4702, 4703, 4704, 4705, 4706, 4707, 4708, 4709, 4710, 4711, 4712, 4713, 4714, 4715, 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729, 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756, 4757, 4758, 4759, 4760, 4761, 4762, 4763, 4764, 4765, 4766, 4767, 4768, 4769, 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777, 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785, 4786, 4787, 4788, 4789, 4790, 4791, 4792, 4793, 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801, 4802, 4803, 4804, 4805, 4806, 4807, 4808, 4809, 4810, 4811, 4812, 4813, 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821, 4822, 4823, 4824, 4825, 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4839, 4840, 4841, 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857, 4858, 4859, 4860, 4861, 4862, 4863, 4864, 4865, 4866, 4867, 4868, 4869, 4870, 4871, 4872, 4873, 4874, 4875, 4876, 4877, 4878, 4879, 4880, 4881, 4882, 4883, 4884, 4885, 4886, 4887, 4888, 4889, 4890, 4891, 4892, 4893, 4894, 4895, 4896, 4897, 4898, 4899, 4900, 4901, 4902, 4903, 4904, 4905, 4906, 4907, 4908, 4909, 4910, 4911, 4912, 4913, 4914, 4915, 4916, 4917, 4918, 4919, 4920, 4921, 4922, 4923, 4924, 4925, 4926, 4927, 4928, 4929, 4930, 4931, 4932, 4933, 4934, 4935, 4936, 4937, 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951, 4952, 4953, 4954, 4955, 4956, 4957, 4958, 4959, 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969, 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4986, 4987, 4988, 4989, 4990, 4991, 4992, 4993, 4994, 4995, 4996, 4997, 4998, 4999, 5000, 5001, 5002, 5003, 5004, 5005, 5006, 5007, 5008, 5009, 5010, 5011, 5012, 5013, 5014, 5015, 5016, 5017, 5018, 5019, 5020, 5021, 5022, 5023, 5024, 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032, 5033, 5034, 5035, 5036, 5037, 5038, 5039, 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055, 5056, 5057, 5058, 5059, 5060, 5061, 5062, 5063, 5064, 5065, 5066, 5067, 5068, 5069, 5070, 5071, 5072, 5073, 5074, 5075, 5076, 5077, 5078, 5079, 5080, 5081, 5082, 5083, 5084, 5085, 5086, 5087, 5088, 5089, 5090, 5091, 5092, 5093, 5094, 5095, 5096, 5097, 5098, 5099, 5100, 5101, 5102, 5103, 5104, 5105, 5106, 5107, 5108, 5109, 5110, 5111, 5112, 5113, 5114, 5115, 5116, 5117, 5118, 5119, 5120, 5121, 5122, 5123, 5124, 5125, 5126, 5127, 5128, 5129, 5130, 5131, 5132, 5133, 5134, 5135, 5136, 5137, 5138, 5139, 5140, 5141, 5142, 5143, 5144, 5145, 5146, 5147, 5148, 5149, 5150, 5151, 5152, 5153, 5154, 5155, 5156, 5157, 5158, 5159, 5160, 5161, 5162, 5163, 5164, 5165, 5166, 5167, 5168, 5169, 5170, 5171, 5172, 5173, 5174, 5175, 5176, 5177, 5178, 5179, 5180, 5181, 5182, 5183, 5184, 5185, 5186, 5187, 5188, 5189, 5190, 5191, 5192, 5193, 5194, 5195, 5196, 5197, 5198, 5199, 5200, 5201, 5202, 5203, 5204, 5205, 5206, 5207, 5208, 5209, 5210, 5211, 5212, 5213, 5214, 5215, 5216, 5217, 5218, 5219, 5220, 5221, 5222, 5223, 5224, 5225, 5226, 5227, 5228, 5229, 5230, 5231, 5232, 5233, 5234, 5235, 5236, 5237, 5238, 5239, 5240, 5241, 5242, 5243, 5244, 5245, 5246, 5247, 5248, 5249, 5250, 5251, 5252, 5253, 5254, 5255, 5256, 5257, 5258, 5259, 5260, 5261, 5262, 5263, 5264, 5265, 5266, 5267, 5268, 5269, 5270, 5271, 5272, 5273, 5274, 5275, 5276, 5277, 5278, 5279, 5280, 5281, 5282, 5283, 5284, 5285, 5286, 5287, 5288, 5289, 5290, 5291, 5292, 5293, 5294, 5295, 5296, 5297, 5298, 5299, 5300, 5301, 5302, 5303, 5304, 5305, 5306, 5307, 5308, 5309, 5310, 5311, 5312, 5313, 5314, 5315, 5316, 5317, 5318, 5319, 5320, 5321, 5322, 5323, 5324, 5325, 5326, 5327, 5328, 5329, 5330, 5331, 5332, 5333, 5334, 5335, 5336, 5337, 5338, 5339, 5340, 5341, 5342, 5343, 5344, 5345, 5346, 5347, 5348, 5349, 5350, 5351, 5352, 5353, 5354, 5355, 5356, 5357, 5358, 5359, 5360, 5361, 5362, 5363, 5364, 5365, 5366, 5367, 5368, 5369, 5370, 5371, 5372, 5373, 5374, 5375, 5376, 5377, 5378, 5379, 5380, 5381, 5382, 5383, 5384, 5385, 5386, 5387, 5388, 5389, 5390, 5391, 5392, 5393, 5394, 5395, 5396, 5397, 5398, 5399, 5400, 5401, 5402, 5403, 5404, 5405, 5406, 5407, 5408, 5409, 5410, 5411, 5412, 5413, 5414, 5415, 5416, 5417, 5418, 5419, 5420, 5421, 5422, 5423, 5424, 5425, 5426, 5427, 5428, 5429, 5430, 5431, 5432, 5433, 5434, 5435, 5436, 5437, 5438, 5439, 5440, 5441, 5442, 5443, 5444, 5445, 5446, 5447, 5448, 5449, 5450, 5451, 5452, 5453, 5454, 5455, 5456, 5457, 5458, 5459, 5460, 5461, 5462, 5463, 5464, 5465, 5466, 5467, 5468, 5469, 5470, 5471, 5472, 5473, 5474, 5475, 5476, 5477, 5478, 5479, 5480, 5481, 5482, 5483, 5484, 5485, 5486, 5487, 5488, 5489, 5490, 5491, 5492, 5493, 5494, 5495, 5496, 5497, 5498, 5499, 5500, 5501, 5502, 5503, 5504, 5505, 5506, 5507, 5508, 5509, 5510, 5511, 5512, 5513, 5514, 5515, 5516, 5517, 5518, 5519, 5520, 5521, 5522, 5523, 5524, 5525, 5526, 5527, 5528, 5529, 5530, 5531, 5532, 5533, 5534, 5535, 5536, 5537, 5538, 5539, 5540, 5541, 5542, 5543, 5544, 5545 ],
            "EN": [ 5546 ],
            "Q": [ 4349, 4350, 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358, 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378, 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395, 4396, 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424, 4425, 4426, 4427, 4428, 4429, 4430, 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443, 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453, 4454, 4455, 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470, 4471, 4472, 4473, 4474, 4475, 4476, 4477, 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485, 4486, 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499, 4500, 4501, 4502, 4503, 4504, 4505, 4506, 4507, 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518, 4519, 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534, 4535, 4536, 4537, 4538, 4539, 4540, 4541, 4542, 4543, 4544, 4545, 4546, 4547, 4548, 4549, 4550, 4551, 4552, 4553, 4554, 4555, 4556, 4557, 4558, 4559, 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567, 4568, 4569, 4570, 4571, 4572, 4573, 4574, 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583, 4584, 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604, 4605, 4606, 4607, 4608, 4609, 4610, 4611, 4612, 4613, 4614, 4615, 4616, 4617, 4618, 4619, 4620, 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4632, 4633, 4634, 4635, 4636, 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648, 4649, 4650, 4651, 4652, 4653, 4654, 4655, 4656, 4657, 4658, 4659, 4660, 4661, 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669, 4670, 4671, 4672, 4673, 4674, 4675, 4676, 4677, 4678, 4679, 4680, 4681, 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689, 4690, 4691, 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699, 4700, 4701, 4702, 4703, 4704, 4705, 4706, 4707, 4708, 4709, 4710, 4711, 4712, 4713, 4714, 4715, 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729, 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756, 4757, 4758, 4759, 4760, 4761, 4762, 4763, 4764, 4765, 4766, 4767, 4768, 4769, 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777, 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785, 4786, 4787, 4788, 4789, 4790, 4791, 4792, 4793, 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801, 4802, 4803, 4804, 4805, 4806, 4807, 4808, 4809, 4810, 4811, 4812, 4813, 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821, 4822, 4823, 4824, 4825, 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4839, 4840, 4841, 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857, 4858, 4859, 4860, 4861, 4862, 4863, 4864, 4865, 4866, 4867, 4868, 4869, 4870, 4871, 4872, 4873, 4874, 4875, 4876, 4877, 4878, 4879, 4880, 4881, 4882, 4883, 4884, 4885, 4886, 4887, 4888, 4889, 4890, 4891, 4892, 4893, 4894, 4895, 4896, 4897, 4898, 4899, 4900, 4901, 4902, 4903, 4904, 4905, 4906, 4907, 4908, 4909, 4910, 4911, 4912, 4913, 4914, 4915, 4916, 4917, 4918, 4919, 4920, 4921, 4922, 4923, 4924, 4925, 4926, 4927, 4928, 4929, 4930, 4931, 4932, 4933, 4934, 4935, 4936, 4937, 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951, 4952, 4953, 4954, 4955, 4956, 4957, 4958, 4959, 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969, 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4986, 4987, 4988, 4989, 4990, 4991, 4992, 4993, 4994, 4995, 4996, 4997, 4998, 4999, 5000, 5001, 5002, 5003, 5004, 5005, 5006, 5007, 5008, 5009, 5010, 5011, 5012, 5013, 5014, 5015, 5016, 5017, 5018, 5019, 5020, 5021, 5022, 5023, 5024, 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032, 5033, 5034, 5035, 5036, 5037, 5038, 5039, 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055, 5056, 5057, 5058, 5059, 5060, 5061, 5062, 5063, 5064, 5065, 5066, 5067, 5068, 5069, 5070, 5071, 5072, 5073, 5074, 5075, 5076, 5077, 5078, 5079, 5080, 5081, 5082, 5083, 5084, 5085, 5086, 5087, 5088, 5089, 5090, 5091, 5092, 5093, 5094, 5095, 5096, 5097, 5098, 5099, 5100, 5101, 5102, 5103, 5104, 5105, 5106, 5107, 5108, 5109, 5110, 5111, 5112, 5113, 5114, 5115, 5116, 5117, 5118, 5119, 5120, 5121, 5122, 5123, 5124, 5125, 5126, 5127, 5128, 5129, 5130, 5131, 5132, 5133, 5134, 5135, 5136, 5137, 5138, 5139, 5140, 5141, 5142, 5143, 5144, 5145, 5146, 5147, 5148, 5149, 5150, 5151, 5152, 5153, 5154, 5155, 5156, 5157, 5158, 5159, 5160, 5161, 5162, 5163, 5164, 5165, 5166, 5167, 5168, 5169, 5170, 5171, 5172, 5173, 5174, 5175, 5176, 5177, 5178, 5179, 5180, 5181, 5182, 5183, 5184, 5185, 5186, 5187, 5188, 5189, 5190, 5191, 5192, 5193, 5194, 5195, 5196, 5197, 5198, 5199, 5200, 5201, 5202, 5203, 5204, 5205, 5206, 5207, 5208, 5209, 5210, 5211, 5212, 5213, 5214, 5215, 5216, 5217, 5218, 5219, 5220, 5221, 5222, 5223, 5224, 5225, 5226, 5227, 5228, 5229, 5230, 5231, 5232, 5233, 5234, 5235, 5236, 5237, 5238, 5239, 5240, 5241, 5242, 5243, 5244, 5245, 5246, 5247, 5248, 5249, 5250, 5251, 5252, 5253, 5254, 5255, 5256, 5257, 5258, 5259, 5260, 5261, 5262, 5263, 5264, 5265, 5266, 5267, 5268, 5269, 5270, 5271, 5272, 5273, 5274, 5275, 5276, 5277, 5278, 5279, 5280, 5281, 5282, 5283, 5284, 5285, 5286, 5287, 5288, 5289, 5290, 5291, 5292, 5293, 5294, 5295, 5296, 5297, 5298, 5299, 5300, 5301, 5302, 5303, 5304, 5305, 5306, 5307, 5308, 5309, 5310, 5311, 5312, 5313, 5314, 5315, 5316, 5317, 5318, 5319, 5320, 5321, 5322, 5323, 5324, 5325, 5326, 5327, 5328, 5329, 5330, 5331, 5332, 5333, 5334, 5335, 5336, 5337, 5338, 5339, 5340, 5341, 5342, 5343, 5344, 5345, 5346, 5347, 5348, 5349, 5350, 5351, 5352, 5353, 5354, 5355, 5356, 5357, 5358, 5359, 5360, 5361, 5362, 5363, 5364, 5365, 5366, 5367, 5368, 5369, 5370, 5371, 5372, 5373, 5374, 5375, 5376, 5377, 5378, 5379, 5380, 5381, 5382, 5383, 5384, 5385, 5386, 5387, 5388, 5389, 5390, 5391, 5392, 5393, 5394, 5395, 5396, 5397, 5398, 5399, 5400, 5401, 5402, 5403, 5404, 5405, 5406, 5407, 5408, 5409, 5410, 5411, 5412, 5413, 5414, 5415, 5416, 5417, 5418, 5419, 5420, 5421, 5422, 5423, 5424, 5425, 5426, 5427, 5428, 5429, 5430, 5431, 5432, 5433, 5434, 5435, 5436, 5437, 5438, 5439, 5440, 5441, 5442, 5443, 5444, 5445, 5446, 5447, 5448, 5449, 5450, 5451, 5452, 5453, 5454, 5455, 5456, 5457, 5458, 5459, 5460, 5461, 5462, 5463, 5464, 5465, 5466, 5467, 5468, 5469, 5470, 5471, 5472, 5473, 5474, 5475, 5476, 5477, 5478, 5479, 5480, 5481, 5482, 5483, 5484, 5485, 5486, 5487, 5488, 5489, 5490, 5491, 5492, 5493, 5494, 5495, 5496, 5497, 5498, 5499, 5500, 5501, 5502, 5503, 5504, 5505, 5506, 5507, 5508, 5509, 5510, 5511, 5512, 5513, 5514, 5515, 5516, 5517, 5518, 5519, 5520, 5521, 5522, 5523, 5524, 5525, 5526, 5527, 5528, 5529, 5530, 5531, 5532, 5533, 5534, 5535, 5536, 5537, 5538, 5539, 5540, 5541, 5542, 5543, 5544, 5545, 5547, 5548, 5549, 5550, 5551, 5552, 5553, 5554, 5555, 5556, 5557, 5558, 5559, 5560, 5561, 5562, 5563, 5564, 5565 ]
          }
        },
        "$auto$ff.cc:266:slice$3347": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3009.3-3013.28"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 4051, 4052, 4053, 4054, 4055, 4056 ],
            "EN": [ 5566 ],
            "Q": [ 4033, 4034, 4035, 4036, 4037, 4038 ]
          }
        },
        "$auto$ff.cc:266:slice$3348": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3015.3-3019.28"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 4075, 4076, 4077, 4078, 4079, 4080 ],
            "EN": [ 5567 ],
            "Q": [ 4057, 4058, 4059, 4060, 4061, 4062 ]
          }
        },
        "$auto$ff.cc:266:slice$3349": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3027.3-3031.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5568, 5569, 5570, 5571, 5572, 5573, 5574, 5575, 5576, 5577, 5578, 5579, 5580, 5581, 5582, 5583, 5584, 5585, 5586 ],
            "EN": [ 5566 ],
            "Q": [ 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342, 4343, 4344, 4345, 4346, 4347, 4348 ]
          }
        },
        "$auto$ff.cc:266:slice$3350": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3047.3-3051.33"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5587, 5588, 5589 ],
            "EN": [ 5590 ],
            "Q": [ 5591, 5592, 5593 ]
          }
        },
        "$auto$ff.cc:266:slice$3353": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3422.3-3426.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5594, 5595, 5596, 5597, 5598, 5599, 5600, 5601, 5602, 5603, 5604, 5605, 5606, 5607, 5608, 5609, 5610, 5611, 5612 ],
            "EN": [ 5613 ],
            "Q": [ 5568, 5569, 5570, 5571, 5572, 5573, 5574, 5575, 5576, 5577, 5578, 5579, 5580, 5581, 5582, 5583, 5584, 5585, 5586 ]
          }
        },
        "$auto$ff.cc:266:slice$3356": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5022.3-5026.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5614 ],
            "EN": [ 5615 ],
            "Q": [ 5616 ]
          }
        },
        "$auto$ff.cc:266:slice$3359": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5028.3-5032.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5617 ],
            "EN": [ 5618 ],
            "Q": [ 5619 ]
          }
        },
        "$auto$ff.cc:266:slice$3362": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5034.3-5038.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5620 ],
            "EN": [ 5621 ],
            "Q": [ 5622 ]
          }
        },
        "$auto$ff.cc:266:slice$3365": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3573.3-3577.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5623, 5624, 5625, 5626, 5627, 5628, 5629, 5630, 5631, 5632, 5633 ],
            "EN": [ 33 ],
            "Q": [ 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271 ]
          }
        },
        "$auto$ff.cc:266:slice$3366": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3659.3-3663.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5634, 5635, 5636, 5637, 5638, 5639, 5640, 5641 ],
            "EN": [ 33 ],
            "Q": [ 371, 372, 373, 374, 375, 376, 377, 378 ]
          }
        },
        "$auto$ff.cc:266:slice$3367": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3659.3-3663.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5642, 5643, 5644, 5645, 5646, 5647, 5648, 5649 ],
            "EN": [ 33 ],
            "Q": [ 451, 452, 453, 454, 455, 456, 457, 458 ]
          }
        },
        "$auto$ff.cc:266:slice$3368": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3659.3-3663.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5650, 5651, 5652, 5653, 5654, 5655, 5656, 5657 ],
            "EN": [ 33 ],
            "Q": [ 531, 532, 533, 534, 535, 536, 537, 538 ]
          }
        },
        "$auto$ff.cc:266:slice$3369": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2502.3-2506.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5658, 5659, 5660, 5661, 5662, 5663, 5664, 5665 ],
            "EN": [ 5666 ],
            "Q": [ 5667, 5668, 5669, 5670, 5671, 5672, 5673, 5674 ]
          }
        },
        "$auto$ff.cc:266:slice$3370": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2502.3-2506.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5675, 5676, 5677, 5678, 5679, 5680, 5681, 5682, 5683, 5684, 5685, 5686, 5687, 5688, 5689, 5690 ],
            "EN": [ 5691 ],
            "Q": [ 5692, 5693, 5694, 5695, 5696, 5697, 5698, 5699, 5700, 5701, 5702, 5703, 5704, 5705, 5706, 5707 ]
          }
        },
        "$auto$ff.cc:266:slice$3373": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2516.3-2520.31"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5708, 5709 ],
            "EN": [ 5710 ],
            "Q": [ 611, 612 ]
          }
        },
        "$auto$ff.cc:266:slice$3374": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5245.3-5249.29"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5711, 5712 ],
            "EN": [ 5713 ],
            "Q": [ 5714, 5715 ]
          }
        },
        "$auto$ff.cc:266:slice$3381": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5251.3-5255.33"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5716 ],
            "EN": [ 5717 ],
            "Q": [ 5718 ]
          }
        },
        "$auto$ff.cc:266:slice$3384": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5245.3-5249.29"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5719, 5720 ],
            "EN": [ 5721 ],
            "Q": [ 5722, 5723 ]
          }
        },
        "$auto$ff.cc:266:slice$3391": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5251.3-5255.33"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5724 ],
            "EN": [ 5725 ],
            "Q": [ 5726 ]
          }
        },
        "$auto$ff.cc:266:slice$3394": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5245.3-5249.29"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5727, 5728 ],
            "EN": [ 5729 ],
            "Q": [ 5730, 5731 ]
          }
        },
        "$auto$ff.cc:266:slice$3401": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5251.3-5255.33"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5732 ],
            "EN": [ 5733 ],
            "Q": [ 5734 ]
          }
        },
        "$auto$ff.cc:266:slice$3404": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5245.3-5249.29"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5735, 5736 ],
            "EN": [ 5737 ],
            "Q": [ 5738, 5739 ]
          }
        },
        "$auto$ff.cc:266:slice$3411": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5251.3-5255.33"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5740 ],
            "EN": [ 5741 ],
            "Q": [ 5742 ]
          }
        },
        "$auto$ff.cc:266:slice$3414": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5245.3-5249.29"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5743, 5744 ],
            "EN": [ 5745 ],
            "Q": [ 5746, 5747 ]
          }
        },
        "$auto$ff.cc:266:slice$3421": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5251.3-5255.33"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5748 ],
            "EN": [ 5749 ],
            "Q": [ 5750 ]
          }
        },
        "$auto$ff.cc:266:slice$3424": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5245.3-5249.29"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5751, 5752 ],
            "EN": [ 5753 ],
            "Q": [ 5754, 5755 ]
          }
        },
        "$auto$ff.cc:266:slice$3431": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5251.3-5255.33"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5756 ],
            "EN": [ 5757 ],
            "Q": [ 5758 ]
          }
        },
        "$auto$ff.cc:266:slice$3434": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4023.3-4027.40"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5759 ],
            "EN": [ 5760 ],
            "Q": [ 5761 ]
          }
        },
        "$auto$ff.cc:266:slice$3438": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4035.3-4039.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5762, 5763, 5764, 5765, 5766, 5767, 5768, 5769 ],
            "EN": [ 5770 ],
            "Q": [ 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353 ]
          }
        },
        "$auto$ff.cc:266:slice$3447": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4041.3-4045.46"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5771 ],
            "EN": [ 5772 ],
            "Q": [ 5773 ]
          }
        },
        "$auto$ff.cc:266:slice$3450": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4053.3-4057.46"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5774, 5775, 5776, 5777 ],
            "EN": [ 5778 ],
            "Q": [ 21, 22, 23, 24 ]
          }
        },
        "$auto$ff.cc:266:slice$3451": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4373.3-4377.40"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5779 ],
            "EN": [ 5780 ],
            "Q": [ 5781 ]
          }
        },
        "$auto$ff.cc:266:slice$3454": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4379.3-4383.38"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5782, 5783, 5784, 5785, 5786, 5787, 5788, 5789 ],
            "EN": [ 5790 ],
            "Q": [ 5791, 5792, 5793, 5794, 5795, 5796, 5797, 5798 ]
          }
        },
        "$auto$ff.cc:266:slice$3455": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4385.3-4389.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5799, 5800, 5801, 5802, 5803, 5804, 5805, 5806 ],
            "EN": [ 5807 ],
            "Q": [ 2001, 2002, 2003, 2004, 2005, 2006, 2007, 3286 ]
          }
        },
        "$auto$ff.cc:266:slice$3464": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4391.3-4395.46"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5808 ],
            "EN": [ 5809 ],
            "Q": [ 5810 ]
          }
        },
        "$auto$ff.cc:266:slice$3467": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4403.3-4407.46"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5811, 5812, 5813, 5814 ],
            "EN": [ 5815 ],
            "Q": [ 16, 17, 18, 19 ]
          }
        },
        "$auto$ff.cc:266:slice$3468": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3718.3-3722.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5816, 5817, 5818, 5819, 5820, 5821, 5822 ],
            "EN": [ 33 ],
            "Q": [ 683, 684, 685, 686, 687, 688, 689 ]
          }
        },
        "$auto$ff.cc:266:slice$3469": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000100001110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2340.3-2344.34"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2820, 2821, 2822, 2823, 2824, 2825, 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3048, 3049, 3050, 3051, 3052, 3053, 3054, 3055, 3056, 3057, 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121, 3122 ],
            "EN": [ 5823 ],
            "Q": [ 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2820, 2821, 2822, 2823, 2824, 2825, 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3048, 3049, 3050, 3051, 3052, 3053, 3054, 3055, 3056, 3057, 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121, 3122, 3162, 3163, 3164, 3165, 3166, 3167, 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175, 3176, 3177, 3178, 3179 ]
          }
        },
        "$auto$ff.cc:266:slice$3470": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5824, 5825 ],
            "EN": [ 5826 ],
            "Q": [ 5827, 5828 ]
          }
        },
        "$auto$ff.cc:266:slice$3473": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5829, 5830 ],
            "EN": [ 5831 ],
            "Q": [ 5832, 5833 ]
          }
        },
        "$auto$ff.cc:266:slice$3476": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5834, 5835 ],
            "EN": [ 5836 ],
            "Q": [ 5837, 5838 ]
          }
        },
        "$auto$ff.cc:266:slice$3479": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5839, 5840 ],
            "EN": [ 5841 ],
            "Q": [ 5842, 5843 ]
          }
        },
        "$auto$ff.cc:266:slice$3482": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5844, 5845 ],
            "EN": [ 5846 ],
            "Q": [ 5847, 5848 ]
          }
        },
        "$auto$ff.cc:266:slice$3485": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5849, 5850 ],
            "EN": [ 5851 ],
            "Q": [ 5852, 5853 ]
          }
        },
        "$auto$ff.cc:266:slice$3488": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5854, 5855 ],
            "EN": [ 5856 ],
            "Q": [ 5857, 5858 ]
          }
        },
        "$auto$ff.cc:266:slice$3491": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5859, 5860 ],
            "EN": [ 5861 ],
            "Q": [ 5862, 5863 ]
          }
        },
        "$auto$ff.cc:266:slice$3494": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5864, 5865 ],
            "EN": [ 5866 ],
            "Q": [ 5867, 5868 ]
          }
        },
        "$auto$ff.cc:266:slice$3497": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5869, 5870 ],
            "EN": [ 5871 ],
            "Q": [ 5872, 5873 ]
          }
        },
        "$auto$ff.cc:266:slice$3500": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5874, 5875 ],
            "EN": [ 5876 ],
            "Q": [ 5877, 5878 ]
          }
        },
        "$auto$ff.cc:266:slice$3503": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5879, 5880 ],
            "EN": [ 5881 ],
            "Q": [ 5882, 5883 ]
          }
        },
        "$auto$ff.cc:266:slice$3506": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5884, 5885 ],
            "EN": [ 5886 ],
            "Q": [ 5887, 5888 ]
          }
        },
        "$auto$ff.cc:266:slice$3509": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5889, 5890 ],
            "EN": [ 5891 ],
            "Q": [ 5892, 5893 ]
          }
        },
        "$auto$ff.cc:266:slice$3512": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5894, 5895 ],
            "EN": [ 5896 ],
            "Q": [ 5897, 5898 ]
          }
        },
        "$auto$ff.cc:266:slice$3515": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2354.3-2358.39"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5899, 5900, 5901, 5902, 5903, 5904, 5905, 5906, 5907, 5908, 5909, 5910, 5911, 5912, 5913 ],
            "EN": [ 5914 ],
            "Q": [ 5915, 5916, 5917, 5918, 5919, 5920, 5921, 5922, 5923, 5924, 5925, 5926, 5927, 5928, 5929 ]
          }
        },
        "$auto$ff.cc:266:slice$3518": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4836.3-4840.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5930 ],
            "EN": [ 5931 ],
            "Q": [ 5932 ]
          }
        },
        "$auto$ff.cc:266:slice$3521": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4842.3-4846.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5933 ],
            "EN": [ 5914 ],
            "Q": [ 5934 ]
          }
        },
        "$auto$ff.cc:266:slice$3524": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0000001",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4866.3-4870.35"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5935, 5936, 5937, 5938, 5939, 5940, 5941 ],
            "EN": [ 5942 ],
            "Q": [ 1877, 1878, 1879, 1880, 1881, 1882, 1883 ]
          }
        },
        "$auto$ff.cc:266:slice$3531": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0000001",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4872.3-4876.40"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5943, 5944, 5945, 5946, 5947, 5948, 5949 ],
            "EN": [ 5950 ],
            "Q": [ 2207, 2208, 2209, 2210, 2211, 2212, 2213 ]
          }
        },
        "$auto$ff.cc:266:slice$3534": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00111101",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4878.3-4882.40"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5951, 5952, 5953, 5954, 5955, 5956, 5957, 5958 ],
            "EN": [ 5959 ],
            "Q": [ 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915 ]
          }
        },
        "$auto$ff.cc:266:slice$3537": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00111111",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4884.3-4888.40"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5960, 5961, 5962, 5963, 5964, 5965, 5966, 5967 ],
            "EN": [ 5968 ],
            "Q": [ 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876 ]
          }
        },
        "$auto$ff.cc:266:slice$3540": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8739.3-8743.36"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5969 ],
            "EN": [ 5970 ],
            "Q": [ 5971 ]
          }
        },
        "$auto$ff.cc:266:slice$3547": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8757.3-8761.33"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5972 ],
            "EN": [ 5973 ],
            "Q": [ 5974 ]
          }
        },
        "$auto$ff.cc:266:slice$3554": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8763.3-8767.43"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5975 ],
            "EN": [ 5976 ],
            "Q": [ 5977 ]
          }
        },
        "$auto$ff.cc:266:slice$3561": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8769.3-8773.35"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5978 ],
            "EN": [ 5979 ],
            "Q": [ 5980 ]
          }
        },
        "$auto$ff.cc:266:slice$3568": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8775.3-8779.43"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5981 ],
            "EN": [ 5982 ],
            "Q": [ 5983 ]
          }
        },
        "$auto$ff.cc:266:slice$3569": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0000111",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8781.3-8785.54"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5984, 5985, 5986, 5987, 5988, 5989, 5990 ],
            "EN": [ 5991 ],
            "Q": [ 5992, 5993, 5994, 5995, 5996, 5997, 5998 ]
          }
        },
        "$auto$ff.cc:266:slice$3574": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8787.3-8791.49"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5999 ],
            "EN": [ 6000 ],
            "Q": [ 6001 ]
          }
        },
        "$auto$ff.cc:266:slice$3579": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "01111111",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8793.3-8797.60"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6002, 6003, 6004, 6005, 6006, 6007, 6008, 6009 ],
            "EN": [ 6010 ],
            "Q": [ 6011, 51, 52, 53, 54, 55, 56, 57 ]
          }
        },
        "$auto$ff.cc:266:slice$3586": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8799.3-8803.40"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6012 ],
            "EN": [ 6013 ],
            "Q": [ 6014 ]
          }
        },
        "$auto$ff.cc:266:slice$3593": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "01111111",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8805.3-8809.51"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6002, 6003, 6004, 6005, 6006, 6007, 6008, 6009 ],
            "EN": [ 6015 ],
            "Q": [ 6016, 74, 75, 76, 77, 78, 79, 80 ]
          }
        },
        "$auto$ff.cc:266:slice$3602": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8811.3-8815.40"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6017 ],
            "EN": [ 6018 ],
            "Q": [ 6019 ]
          }
        },
        "$auto$ff.cc:266:slice$3611": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "01111111",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8817.3-8821.51"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6002, 6003, 6004, 6005, 6006, 6007, 6008, 6009 ],
            "EN": [ 6020 ],
            "Q": [ 6021, 129, 130, 131, 132, 133, 134, 135 ]
          }
        },
        "$auto$ff.cc:266:slice$3622": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8823.3-8827.39"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6022 ],
            "EN": [ 6023 ],
            "Q": [ 6024 ]
          }
        },
        "$auto$ff.cc:266:slice$3633": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "01111111111",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8829.3-8833.50"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6025, 6026, 6027, 6028, 6029, 6030, 6031, 6032, 6033, 6034, 6035 ],
            "EN": [ 6036 ],
            "Q": [ 6037, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ]
          }
        },
        "$auto$ff.cc:266:slice$3646": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8835.3-8839.39"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6038 ],
            "EN": [ 6039 ],
            "Q": [ 6040 ]
          }
        },
        "$auto$ff.cc:266:slice$3659": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "111",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8841.3-8845.43"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6041, 6042, 6043 ],
            "EN": [ 6044 ],
            "Q": [ 6045, 6046, 6047 ]
          }
        },
        "$auto$ff.cc:266:slice$3674": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8847.3-8851.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6048 ],
            "EN": [ 6049 ],
            "Q": [ 6050 ]
          }
        },
        "$auto$ff.cc:266:slice$3689": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "001000101",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8853.3-8857.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6051, 6052, 6053, 6054, 6055, 6056, 6057, 6058, 6059 ],
            "EN": [ 6060 ],
            "Q": [ 153, 154, 155, 156, 157, 158, 159, 160, 161 ]
          }
        },
        "$auto$ff.cc:266:slice$3706": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8859.3-8863.52"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6061 ],
            "EN": [ 6062 ],
            "Q": [ 6063 ]
          }
        },
        "$auto$ff.cc:266:slice$3723": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0000100",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8865.3-8869.56"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6064, 6065, 6066, 6067, 6068, 6069, 6070 ],
            "EN": [ 6071 ],
            "Q": [ 6072, 6073, 6074, 6075, 6076, 6077, 6078 ]
          }
        },
        "$auto$ff.cc:266:slice$3742": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8871.3-8875.44"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6079 ],
            "EN": [ 6080 ],
            "Q": [ 6081 ]
          }
        },
        "$auto$ff.cc:266:slice$3761": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0000111110100000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8877.3-8881.48"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6082, 6083, 6084, 6085, 6086, 6087, 6088, 6089, 6090, 6091, 6092, 6093, 6094, 6095, 6096, 6097, 6098, 6099, 6100 ],
            "EN": [ 6101 ],
            "Q": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381 ]
          }
        },
        "$auto$ff.cc:266:slice$3782": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8883.3-8887.49"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6102 ],
            "EN": [ 6103 ],
            "Q": [ 6104 ]
          }
        },
        "$auto$ff.cc:266:slice$3803": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0010000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8889.3-8893.53"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6064, 6065, 6066, 6067, 6068, 6069, 6070 ],
            "EN": [ 6105 ],
            "Q": [ 1940, 1941, 1942, 1943, 1944, 1945, 1946 ]
          }
        },
        "$auto$ff.cc:266:slice$3826": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8907.3-8911.32"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6106 ],
            "EN": [ 6107 ],
            "Q": [ 38 ]
          }
        },
        "$auto$ff.cc:266:slice$3837": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8913.3-8917.36"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6108 ],
            "EN": [ 6109 ],
            "Q": [ 39 ]
          }
        },
        "$auto$ff.cc:266:slice$3844": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8919.3-8923.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6110 ],
            "EN": [ 6111 ],
            "Q": [ 40 ]
          }
        },
        "$auto$ff.cc:266:slice$3851": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8925.3-8929.47"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6112 ],
            "EN": [ 6113 ],
            "Q": [ 6114 ]
          }
        },
        "$auto$ff.cc:266:slice$3876": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8931.3-8935.42"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6115 ],
            "EN": [ 6116 ],
            "Q": [ 6117 ]
          }
        },
        "$auto$ff.cc:266:slice$3905": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8937.3-8941.45"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6118 ],
            "EN": [ 6119 ],
            "Q": [ 6120 ]
          }
        },
        "$auto$ff.cc:266:slice$3938": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8943.3-8947.42"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6121 ],
            "EN": [ 6122 ],
            "Q": [ 6123 ]
          }
        },
        "$auto$ff.cc:266:slice$3975": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8949.3-8953.51"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6124 ],
            "EN": [ 6125 ],
            "Q": [ 6126 ]
          }
        },
        "$auto$ff.cc:266:slice$4016": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4029.3-4033.38"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ "1" ],
            "EN": [ 6127 ],
            "Q": [ 6128 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$3135": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6129 ],
            "B": [ 6130 ],
            "Y": [ 6131 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$3139": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6132 ],
            "B": [ 6133 ],
            "Y": [ 6134 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$3144": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6135 ],
            "B": [ 6136 ],
            "Y": [ 6137 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$3148": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6138 ],
            "B": [ 6139 ],
            "Y": [ 6140 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$3153": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6141 ],
            "B": [ 6130 ],
            "Y": [ 6142 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$3157": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6143 ],
            "B": [ 6136 ],
            "Y": [ 6144 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$3162": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6145 ],
            "B": [ 6139 ],
            "Y": [ 6146 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$3166": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6147 ],
            "B": [ 6133 ],
            "Y": [ 6148 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$3175": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6149 ],
            "B": [ 6150 ],
            "Y": [ 6151 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$3179": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6152 ],
            "B": [ 6153 ],
            "Y": [ 6154 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$3188": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6155 ],
            "B": [ 6153 ],
            "Y": [ 6156 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$3197": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6157 ],
            "B": [ 6158 ],
            "Y": [ 6159 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$3201": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6160 ],
            "B": [ 6161 ],
            "Y": [ 6162 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$3228": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6163 ],
            "B": [ 6150 ],
            "Y": [ 6164 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$3232": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6165 ],
            "B": [ 6158 ],
            "Y": [ 6166 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$3236": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6167 ],
            "B": [ 6161 ],
            "Y": [ 6168 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$3240": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6169 ],
            "B": [ 6170 ],
            "Y": [ 6171 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$3245": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6172 ],
            "B": [ 6150 ],
            "Y": [ 6173 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$3257": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6174 ],
            "B": [ 6153 ],
            "Y": [ 6175 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$3262": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6176 ],
            "B": [ 6170 ],
            "Y": [ 6177 ]
          }
        },
        "$auto$fsm_map.cc:144:implement_pattern_cache$3140": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6134, 6131 ],
            "Y": [ 6178 ]
          }
        },
        "$auto$fsm_map.cc:144:implement_pattern_cache$3149": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6137, 6140 ],
            "Y": [ 6179 ]
          }
        },
        "$auto$fsm_map.cc:144:implement_pattern_cache$3158": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6142, 6144 ],
            "Y": [ 6180 ]
          }
        },
        "$auto$fsm_map.cc:144:implement_pattern_cache$3167": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6148, 6146 ],
            "Y": [ 6181 ]
          }
        },
        "$auto$fsm_map.cc:144:implement_pattern_cache$3180": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6154, 6151 ],
            "Y": [ 6182 ]
          }
        },
        "$auto$fsm_map.cc:144:implement_pattern_cache$3189": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6156, 6177 ],
            "Y": [ 6183 ]
          }
        },
        "$auto$fsm_map.cc:144:implement_pattern_cache$3206": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6175, 6162, 6159, 6173 ],
            "Y": [ 6184 ]
          }
        },
        "$auto$fsm_map.cc:144:implement_pattern_cache$3215": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6164, 6166 ],
            "Y": [ 6185 ]
          }
        },
        "$auto$fsm_map.cc:144:implement_pattern_cache$3224": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6168, 6171 ],
            "Y": [ 6186 ]
          }
        },
        "$auto$fsm_map.cc:144:implement_pattern_cache$3241": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6164, 6166, 6168, 6171 ],
            "Y": [ 6187 ]
          }
        },
        "$auto$fsm_map.cc:144:implement_pattern_cache$3258": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6171, 6175, 6159, 6173, 6161 ],
            "Y": [ 6188 ]
          }
        },
        "$auto$fsm_map.cc:172:map_fsm$3129": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0001",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6178, 6179, 6180, 6181 ],
            "Q": [ 6130, 6139, 6136, 6133 ]
          }
        },
        "$auto$fsm_map.cc:172:map_fsm$3169": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00001",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6182, 6183, 6184, 6185, 6186 ],
            "Q": [ 6150, 6153, 6161, 6158, 6170 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$3133": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13, 6189, 6190, 6191 ],
            "B": [ "1" ],
            "Y": [ 6129 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$3142": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6189, 6191, 4281 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 6135 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$3146": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6191, 6192 ],
            "Y": [ 6138 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$3151": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13, 6189, 6190, 6191 ],
            "Y": [ 6141 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$3155": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6189, 6191, 4281 ],
            "Y": [ 6143 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$3160": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6191, 6192 ],
            "B": [ "0", "1" ],
            "Y": [ 6145 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$3164": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6132 ],
            "Y": [ 6147 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$3173": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6193, 6194, 6195, 6196, 6197 ],
            "Y": [ 6149 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$3177": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4280, 6197 ],
            "B": [ "1" ],
            "Y": [ 6152 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$3199": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6193, 6194, 4280 ],
            "Y": [ 6160 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$3226": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6193, 6194, 6195, 6196, 4280, 6197 ],
            "B": [ "0", "0", "0", "0", "0", "1" ],
            "Y": [ 6163 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$3230": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6193, 6194, 6195, 4280 ],
            "Y": [ 6165 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$3234": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6193, 6194, 4280 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 6167 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$3243": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6193, 6194, 6195, 6196, 4280, 6197 ],
            "B": [ "0", "0", "0", "0", "1", "1" ],
            "Y": [ 6172 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$3247": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6193, 6194, 6195, 4280 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 6157 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$3251": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6193, 6198 ],
            "Y": [ 6169 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$3255": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4280, 6197 ],
            "B": [ "1", "1" ],
            "Y": [ 6174 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$3260": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6193, 6198 ],
            "B": [ "0", "1" ],
            "Y": [ 6176 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$3264": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4280 ],
            "Y": [ 6155 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3270": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4280, 6170 ],
            "B": [ "0", "1" ],
            "Y": [ 4300 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3273": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4281, 6139 ],
            "B": [ "0", "1" ],
            "Y": [ 4304 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3276": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6189, 6199, 6132 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 6200 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3278": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6189, 6132 ],
            "B": [ "1" ],
            "Y": [ 6201 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3280": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6202 ],
            "Y": [ 6203 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3285": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6189, 6204, 6132 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 6205 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3294": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6189, 6206, 6132 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 6207 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3303": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6189, 6208, 6132 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 6209 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3312": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6189, 6210, 6132 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 6211 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3321": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6189, 6212, 6132 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 6213 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3330": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6189, 6214, 6132 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 6215 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3339": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6189, 6216, 6132 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 6217 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3352": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5710, 5567 ],
            "Y": [ 5590 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3355": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6218, 6219 ],
            "Y": [ 5613 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3358": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6220, 6221 ],
            "Y": [ 5615 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3361": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6222, 6223 ],
            "Y": [ 5618 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3364": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6224, 6225 ],
            "Y": [ 5621 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3372": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5666, 6226 ],
            "Y": [ 5691 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3376": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6227, 6228, 6229 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 6230 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3378": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6231, 6232 ],
            "B": [ "0", "1" ],
            "Y": [ 6233 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3386": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6234, 6235, 6236 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 6237 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3388": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6238, 6239 ],
            "B": [ "0", "1" ],
            "Y": [ 6240 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3396": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6241, 6242, 6243 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 6244 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3398": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6245, 6246 ],
            "B": [ "0", "1" ],
            "Y": [ 6247 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3406": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6248, 6249, 6250 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 6251 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3408": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6252, 6253 ],
            "B": [ "0", "1" ],
            "Y": [ 6254 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3416": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6255, 6256, 6257 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 6258 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3418": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6259, 6260 ],
            "B": [ "0", "1" ],
            "Y": [ 6261 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3426": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6262, 6263, 6264 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 6265 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3428": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6266, 6267 ],
            "B": [ "0", "1" ],
            "Y": [ 6268 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3436": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6127, 6269 ],
            "Y": [ 5760 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3440": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6270, 6271, 5761 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 6272 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3442": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6270, 6271, 4215, 4279, 5761 ],
            "B": [ "0", "1", "0", "0", "1" ],
            "Y": [ 6273 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3444": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6270, 4283, 4290, 5761 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 6274 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3449": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6275, 6276 ],
            "Y": [ 5772 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3453": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5790, 6277 ],
            "Y": [ 5780 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3457": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6278, 6279, 5781 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 6280 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3459": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6278, 6279, 4212, 4278, 5781 ],
            "B": [ "0", "1", "0", "0", "1" ],
            "Y": [ 6281 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3461": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6278, 4284, 4291, 5781 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 6282 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3466": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6283, 6284 ],
            "Y": [ 5809 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3472": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5823, 4167 ],
            "Y": [ 5826 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3475": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5823, 4170 ],
            "Y": [ 5831 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3478": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5823, 4173 ],
            "Y": [ 5836 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3481": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5823, 4176 ],
            "Y": [ 5841 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3484": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5823, 4179 ],
            "Y": [ 5846 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3487": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5823, 4182 ],
            "Y": [ 5851 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3490": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5823, 4185 ],
            "Y": [ 5856 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3493": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5823, 4188 ],
            "Y": [ 5861 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3496": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5823, 4191 ],
            "Y": [ 5866 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3499": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5823, 4194 ],
            "Y": [ 5871 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3502": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5823, 4197 ],
            "Y": [ 5876 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3505": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5823, 4200 ],
            "Y": [ 5881 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3508": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5823, 4203 ],
            "Y": [ 5886 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3511": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5823, 4206 ],
            "Y": [ 5891 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3514": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5823, 4209 ],
            "Y": [ 5896 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3517": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6218, 5823 ],
            "Y": [ 5914 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3520": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6285, 6286 ],
            "Y": [ 5931 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3526": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6287, 6288, 6289, 6290, 6291 ],
            "B": [ "0", "0", "0", "0", "1" ],
            "Y": [ 6292 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3528": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6289, 6290, 6291 ],
            "Y": [ 6293 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3533": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6290, 6291 ],
            "Y": [ 5950 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3536": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6294, 6290 ],
            "Y": [ 5959 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3539": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6295, 6290 ],
            "Y": [ 5968 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3542": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6296, 6297 ],
            "Y": [ 6298 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3544": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6296, 6299 ],
            "B": [ "1" ],
            "Y": [ 6300 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3549": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6301, 6302 ],
            "Y": [ 6303 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3551": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6301, 6304 ],
            "B": [ "1" ],
            "Y": [ 6305 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3556": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6306, 6296, 6297 ],
            "Y": [ 6307 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3563": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6306, 6308 ],
            "Y": [ 6309 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3565": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6308, 6310 ],
            "B": [ "1" ],
            "Y": [ 6311 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3571": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6312, 6313, 6314, 6315, 6316 ],
            "Y": [ 6317 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3581": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6314, 6315, 6316 ],
            "Y": [ 6318 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3635": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6315, 6316 ],
            "Y": [ 6319 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3661": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6313, 6314, 6315, 6316 ],
            "Y": [ 6320 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3763": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6321, 6312, 6313, 6314, 6315, 6316 ],
            "Y": [ 6322 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3828": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 33, 6323 ],
            "B": [ "0", "1" ],
            "Y": [ 6324 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3830": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 33, 6325, 6326 ],
            "B": [ "1", "1" ],
            "Y": [ 6327 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3832": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6325, 6323 ],
            "Y": [ 6328 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3834": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6325, 6326 ],
            "B": [ "1", "1" ],
            "Y": [ 6329 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3839": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6306, 6302 ],
            "Y": [ 6330 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3841": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6306, 6331 ],
            "B": [ "1" ],
            "Y": [ 6332 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3848": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6306, 6331 ],
            "B": [ "1", "1" ],
            "Y": [ 6333 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3853": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6334, 6335 ],
            "Y": [ 6336 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3878": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6337, 6338 ],
            "Y": [ 6339 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3907": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6340, 6341 ],
            "Y": [ 6342 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3940": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6343, 6344 ],
            "Y": [ 6345 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3977": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6346, 6347 ],
            "Y": [ 6348 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3575": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5983 ],
            "Y": [ 6349 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3587": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6001 ],
            "Y": [ 6350 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3603": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6014 ],
            "Y": [ 6351 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3623": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6019 ],
            "Y": [ 6352 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3647": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6024 ],
            "Y": [ 6353 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3675": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6040 ],
            "Y": [ 6354 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3707": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6050 ],
            "Y": [ 6355 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3743": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6063 ],
            "Y": [ 6356 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3783": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6081 ],
            "Y": [ 6357 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3854": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6104 ],
            "Y": [ 6358 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3879": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6334 ],
            "Y": [ 6359 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3881": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6335 ],
            "Y": [ 6360 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3908": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6337 ],
            "Y": [ 6361 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3910": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6338 ],
            "Y": [ 6362 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3941": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6340 ],
            "Y": [ 6363 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3943": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6341 ],
            "Y": [ 6364 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3978": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6343 ],
            "Y": [ 6365 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3980": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6344 ],
            "Y": [ 6366 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3282": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6201, 6203, 6200 ],
            "Y": [ 4306 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3291": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6201, 6203, 6205 ],
            "Y": [ 4309 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3300": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6201, 6203, 6207 ],
            "Y": [ 4312 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3309": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6201, 6203, 6209 ],
            "Y": [ 4315 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3318": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6211, 6201, 6203 ],
            "Y": [ 4318 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3327": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6201, 6203, 6213 ],
            "Y": [ 4321 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3336": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6201, 6203, 6215 ],
            "Y": [ 4324 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3345": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6201, 6203, 6217 ],
            "Y": [ 4327 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3380": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6230, 6233 ],
            "Y": [ 5713 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3383": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6231, 6232 ],
            "Y": [ 5717 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3390": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6237, 6240 ],
            "Y": [ 5721 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3393": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6238, 6239 ],
            "Y": [ 5725 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3400": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6244, 6247 ],
            "Y": [ 5729 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3403": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6245, 6246 ],
            "Y": [ 5733 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3410": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6254, 6251 ],
            "Y": [ 5737 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3413": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6252, 6253 ],
            "Y": [ 5741 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3420": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6261, 6258 ],
            "Y": [ 5745 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3423": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6259, 6260 ],
            "Y": [ 5749 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3430": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6268, 6265 ],
            "Y": [ 5753 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3433": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6266, 6267 ],
            "Y": [ 5757 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3446": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6274, 6273, 6272 ],
            "Y": [ 5770 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3463": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6282, 6281, 6280 ],
            "Y": [ 5807 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3530": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6292, 6293 ],
            "Y": [ 5942 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3546": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6300, 6298 ],
            "Y": [ 5970 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3553": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6303, 6305 ],
            "Y": [ 5973 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3560": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6300, 6307 ],
            "Y": [ 5976 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3567": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6309, 6311 ],
            "Y": [ 5979 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3573": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6367, 6317 ],
            "Y": [ 5991 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3578": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6349 ],
            "Y": [ 6000 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3585": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6001, 6349, 6318 ],
            "Y": [ 6010 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3592": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6349, 6350 ],
            "Y": [ 6013 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3601": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6014, 6349, 6318, 6350 ],
            "Y": [ 6015 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3610": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6349, 6350, 6351 ],
            "Y": [ 6018 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3621": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6019, 6349, 6318, 6350, 6351 ],
            "Y": [ 6020 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3632": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6349, 6350, 6351, 6352 ],
            "Y": [ 6023 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3645": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6024, 6349, 6350, 6351, 6352, 6319 ],
            "Y": [ 6036 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3658": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6353, 6349, 6350, 6351, 6352 ],
            "Y": [ 6039 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3673": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6040, 6320, 6353, 6349, 6350, 6351, 6352 ],
            "Y": [ 6044 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3688": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6354, 6353, 6349, 6350, 6351, 6352 ],
            "Y": [ 6049 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3705": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6050, 6354, 6320, 6353, 6349, 6350, 6351, 6352 ],
            "Y": [ 6060 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3722": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6355, 6354, 6353, 6349, 6350, 6351, 6352 ],
            "Y": [ 6062 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3741": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6063, 6355, 6354, 6320, 6353, 6349, 6350, 6351, 6352 ],
            "Y": [ 6071 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3760": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6356, 6355, 6354, 6353, 6349, 6350, 6351, 6352 ],
            "Y": [ 6080 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3781": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6081, 6322, 6356, 6355, 6354, 6353, 6349, 6350, 6351, 6352 ],
            "Y": [ 6101 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3802": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6357, 6356, 6355, 6354, 6353, 6349, 6350, 6351, 6352 ],
            "Y": [ 6103 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3825": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6104, 6357, 6356, 6355, 6354, 6320, 6353, 6349, 6350, 6351, 6352 ],
            "Y": [ 6105 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3836": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6329, 6328, 6327, 6324 ],
            "Y": [ 6107 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3843": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6332, 6330 ],
            "Y": [ 6109 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3850": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6333, 6330 ],
            "Y": [ 6111 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3875": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6358, 6336, 6357, 6356, 6355, 6354, 6353, 6349, 6350, 6351, 6352 ],
            "Y": [ 6113 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3904": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6360, 6359, 6339, 6358, 6357, 6356, 6355, 6354, 6353, 6349, 6350, 6351, 6352 ],
            "Y": [ 6116 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3937": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6362, 6361, 6342, 6360, 6359, 6358, 6357, 6356, 6355, 6354, 6353, 6349, 6350, 6351, 6352 ],
            "Y": [ 6119 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3974": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6364, 6363, 6345, 6362, 6361, 6360, 6359, 6358, 6357, 6356, 6355, 6354, 6353, 6349, 6350, 6351, 6352 ],
            "Y": [ 6122 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$4015": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5982, 6366, 6365, 6348, 6364, 6363, 6362, 6361, 6360, 6359, 6358, 6357, 6356, 6355, 6354, 6353, 6349, 6350, 6351, 6352 ],
            "Y": [ 6125 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$3077": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6323, 6302 ],
            "Y": [ 6297 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$3081": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6190, 6368, 6191 ],
            "Y": [ 6202 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$3083": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6193, 6369 ],
            "Y": [ 6370 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$3085": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6371, 6372, 6373, 6296, 6323, 6301 ],
            "Y": [ 6308 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$3089": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6306, 6372 ],
            "Y": [ 6325 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$3093": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6374, 6375 ],
            "Y": [ 6267 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$3097": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6376, 6377 ],
            "Y": [ 6260 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$3101": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6378, 6379 ],
            "Y": [ 6253 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$3105": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6380, 6381 ],
            "Y": [ 6246 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$3109": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6382, 6383 ],
            "Y": [ 6239 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$3113": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6384, 6385 ],
            "Y": [ 6232 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6828$474": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6828.19-6828.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6386 ],
            "B": [ 6387 ],
            "Y": [ 6388 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6832$476": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6832.19-6832.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6389 ],
            "B": [ 6390 ],
            "Y": [ 6391 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6836$478": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6836.19-6836.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6392 ],
            "B": [ 5758 ],
            "Y": [ 6393 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6840$480": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6840.19-6840.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6394 ],
            "B": [ 6395 ],
            "Y": [ 6396 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6844$482": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6844.19-6844.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6397 ],
            "B": [ 5750 ],
            "Y": [ 6398 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6848$484": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6848.19-6848.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6399 ],
            "B": [ 6400 ],
            "Y": [ 6401 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6852$486": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6852.19-6852.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6402 ],
            "B": [ 5742 ],
            "Y": [ 6403 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6856$488": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6856.19-6856.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6404 ],
            "B": [ 6405 ],
            "Y": [ 6406 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6860$490": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6860.19-6860.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6407 ],
            "B": [ 5734 ],
            "Y": [ 6408 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6864$492": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6864.19-6864.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6409 ],
            "B": [ 6410 ],
            "Y": [ 6411 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6868$494": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6868.19-6868.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6412 ],
            "B": [ 5718 ],
            "Y": [ 6413 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7081$538": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7081.19-7081.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6290 ],
            "B": [ 6414 ],
            "Y": [ 6415 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8629$1210": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8629.20-8629.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5983 ],
            "B": [ 5982 ],
            "Y": [ 6367 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6975$509": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6975.19-6975.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2001, 2002, 2003, 2004, 2005, 2006, 2007 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1" ],
            "Y": [ 6416 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6981$512": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6981.19-6981.56"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3346, 3347, 3348, 3349, 3350, 3351, 3352 ],
            "Y": [ 6417 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7136$541": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7136.19-7136.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "0", "0", "1", "0", "1", "1", "0", "0", "0", "0", "1", "1" ],
            "Y": [ 6418 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7150$548": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7150.19-7150.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6419, 6420, 6421 ],
            "Y": [ 6422 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7152$549": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7152.19-7152.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6419, 6420, 6421 ],
            "B": [ "1" ],
            "Y": [ 6423 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7156$551": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7156.19-7156.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125 ],
            "B": [ "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 6304 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7166$556": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7166.19-7166.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6419, 6420, 6421 ],
            "B": [ "0", "1" ],
            "Y": [ 6424 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7170$558": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7170.19-7170.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 6425 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7174$560": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7174.19-7174.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6419, 6420, 6421 ],
            "B": [ "1", "1" ],
            "Y": [ 6426 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7208$577": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7208.19-7208.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6419, 6420, 6421 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 6427 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7212$579": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7212.19-7212.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 6428 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7216$581": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7216.19-7216.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6419, 6420, 6421 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 6429 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7238$592": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7238.19-7238.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6419, 6420, 6421 ],
            "B": [ "0", "1", "1" ],
            "Y": [ 6430 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7268$607": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7268.19-7268.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6419, 6420, 6421 ],
            "B": [ "1", "1", "1" ],
            "Y": [ 6431 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7453$622": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7453.19-7453.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "1", "0", "0", "0", "0", "1", "1" ],
            "Y": [ 6316 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7455$623": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7455.19-7455.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "0", "1", "0", "0", "0", "1", "1" ],
            "Y": [ 6315 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7457$624": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7457.19-7457.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "1", "1", "0", "0", "0", "1", "1" ],
            "Y": [ 6314 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7459$625": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7459.19-7459.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "0", "0", "1", "0", "0", "1", "1" ],
            "Y": [ 6313 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7461$626": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7461.19-7461.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "1", "0", "1", "0", "0", "1", "1" ],
            "Y": [ 6312 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7575$683": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7575.19-7575.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "0", "1", "1", "0", "0", "1", "1" ],
            "Y": [ 6321 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7605$698": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7605.19-7605.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "0", "0", "0", "0", "1", "1" ],
            "Y": [ 6335 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7607$699": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7607.19-7607.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "1", "0", "0", "0", "1", "1" ],
            "Y": [ 6334 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7609$700": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7609.19-7609.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "0", "1", "0", "0", "1", "1" ],
            "Y": [ 6338 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7611$701": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7611.19-7611.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "1", "1", "0", "0", "1", "1" ],
            "Y": [ 6337 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7613$702": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7613.19-7613.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "0", "0", "1", "0", "1", "1" ],
            "Y": [ 6341 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7615$703": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7615.19-7615.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "1", "0", "1", "0", "1", "1" ],
            "Y": [ 6340 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7617$704": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7617.19-7617.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "0", "1", "1", "0", "1", "1" ],
            "Y": [ 6344 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7619$705": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7619.19-7619.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "1", "1", "1", "0", "1", "1" ],
            "Y": [ 6343 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7621$706": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7621.19-7621.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "0", "0", "0", "1", "1", "1" ],
            "Y": [ 6347 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7623$707": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7623.19-7623.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "1", "0", "0", "1", "1", "1" ],
            "Y": [ 6346 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7625$708": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7625.19-7625.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "1", "0", "1", "0", "1", "0", "1" ],
            "Y": [ 6432 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7627$709": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7627.19-7627.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "1", "1", "0", "0", "1", "0", "1" ],
            "Y": [ 6433 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7629$710": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7629.19-7629.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "0", "1", "0", "0", "1", "0", "1" ],
            "Y": [ 6434 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7631$711": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7631.19-7631.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "0", "0", "1", "0", "1", "0", "1" ],
            "Y": [ 6435 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7633$712": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7633.19-7633.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "1", "1", "1", "0", "0", "0", "1" ],
            "Y": [ 6436 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7635$713": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7635.19-7635.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "1", "0", "0", "1", "0", "0", "1" ],
            "Y": [ 6437 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7637$714": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7637.19-7637.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "1", "1", "0", "0", "0", "0", "1" ],
            "Y": [ 6438 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7639$715": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7639.19-7639.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "0", "1", "1", "0", "0", "0", "1" ],
            "Y": [ 6439 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7641$716": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7641.19-7641.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "0", "0", "0", "0", "1", "0", "1" ],
            "Y": [ 6440 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7643$717": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7643.19-7643.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "0", "1", "0", "0", "0", "0", "1" ],
            "Y": [ 6441 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7645$718": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7645.19-7645.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "0", "1", "1", "0", "1", "0", "1" ],
            "Y": [ 6442 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7647$719": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7647.19-7647.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "1", "1", "1", "0", "1", "0", "1" ],
            "Y": [ 6443 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7649$720": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7649.19-7649.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
            "B": [ "0", "0", "1", "0", "0", "0", "1" ],
            "Y": [ 6444 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6775$469": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6775.18-6775.29"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6445 ],
            "Y": [ 6446 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6826$473": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6826.19-6826.44"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6447 ],
            "Y": [ 6386 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6830$475": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6830.19-6830.48"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5758 ],
            "Y": [ 6390 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6834$477": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6834.19-6834.40"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6389 ],
            "Y": [ 6392 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6838$479": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6838.19-6838.43"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5750 ],
            "Y": [ 6395 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6842$481": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6842.19-6842.35"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6394 ],
            "Y": [ 6397 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6846$483": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6846.19-6846.42"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5742 ],
            "Y": [ 6400 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6850$485": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6850.19-6850.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6399 ],
            "Y": [ 6402 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6854$487": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6854.19-6854.46"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5734 ],
            "Y": [ 6405 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6858$489": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6858.19-6858.38"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6404 ],
            "Y": [ 6407 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6862$491": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6862.19-6862.52"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5718 ],
            "Y": [ 6410 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6866$493": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6866.19-6866.44"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6409 ],
            "Y": [ 6412 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7182$564": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7182.19-7182.38"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6414 ],
            "Y": [ 6448 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8701$1246": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8701.20-8701.37"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6449 ],
            "Y": [ 37 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6777$470": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6777.18-6777.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6446 ],
            "B": [ 6450 ],
            "Y": [ 4296 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6779$471": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6779.18-6779.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4296 ],
            "B": [ 6451 ],
            "Y": [ 6452 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6781$472": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6781.18-6781.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6452 ],
            "B": [ 6451 ],
            "Y": [ 4329 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6870$495": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6870.19-6870.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6391 ],
            "B": [ 6393 ],
            "Y": [ 6453 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6872$496": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6872.19-6872.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6453 ],
            "B": [ 6396 ],
            "Y": [ 6454 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6874$497": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6874.19-6874.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6454 ],
            "B": [ 6398 ],
            "Y": [ 6455 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6876$498": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6876.19-6876.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6455 ],
            "B": [ 6401 ],
            "Y": [ 6456 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6878$499": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6878.19-6878.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6456 ],
            "B": [ 6403 ],
            "Y": [ 6457 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6880$500": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6880.19-6880.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6457 ],
            "B": [ 6406 ],
            "Y": [ 6458 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6882$501": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6882.19-6882.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6458 ],
            "B": [ 6408 ],
            "Y": [ 6459 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6884$502": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6884.19-6884.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6459 ],
            "B": [ 6411 ],
            "Y": [ 6460 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6886$503": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6886.19-6886.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6460 ],
            "B": [ 6413 ],
            "Y": [ 6461 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6952$505": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6952.19-6952.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6223 ],
            "B": [ 6462 ],
            "Y": [ 5815 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6969$506": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6969.19-6969.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6225 ],
            "B": [ 6462 ],
            "Y": [ 5778 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6977$510": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6977.19-6977.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4277 ],
            "B": [ 6416 ],
            "Y": [ 6463 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7083$539": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7083.19-7083.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4329 ],
            "B": [ 6415 ],
            "Y": [ 6464 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7138$542": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7138.19-7138.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6418 ],
            "B": [ 6465 ],
            "Y": [ 6466 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7178$562": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7178.19-7178.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6467 ],
            "B": [ 6468 ],
            "Y": [ 6326 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7184$565": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7184.19-7184.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6448 ],
            "B": [ 6388 ],
            "Y": [ 6469 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7186$566": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7186.19-7186.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6469 ],
            "B": [ 6470 ],
            "Y": [ 6299 ]
          }
        },
        "$flatten\\atbs_core_0.$procdff$2899": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "001",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8901.3-8905.29"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6471, 6472, 6473 ],
            "Q": [ 6419, 6420, 6421 ]
          }
        },
        "$flatten\\atbs_core_0.$procdff$2902": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8895.3-8899.42"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 6474, 6475, 6476, 6477, 6478, 6479, 6480, 6481, 6482, 6483, 6484, 6485, 6486, 6487, 6488, 6489, 6490, 6491, 6492, 6493 ],
            "Q": [ 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125 ]
          }
        },
        "$flatten\\atbs_core_0.$procdff$2974": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8751.3-8755.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 6494 ],
            "Q": [ 6495 ]
          }
        },
        "$flatten\\atbs_core_0.$procdff$2977": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8745.3-8749.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 6496 ],
            "Q": [ 6497 ]
          }
        },
        "$flatten\\atbs_core_0.$procdff$2983": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8733.3-8737.46"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6387 ],
            "Q": [ 6447 ]
          }
        },
        "$flatten\\atbs_core_0.$procdff$2986": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8727.3-8731.47"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5758 ],
            "Q": [ 6389 ]
          }
        },
        "$flatten\\atbs_core_0.$procdff$2989": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8721.3-8725.51"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5718 ],
            "Q": [ 6409 ]
          }
        },
        "$flatten\\atbs_core_0.$procdff$2992": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8715.3-8719.45"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5734 ],
            "Q": [ 6404 ]
          }
        },
        "$flatten\\atbs_core_0.$procdff$2995": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8709.3-8713.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5742 ],
            "Q": [ 6399 ]
          }
        },
        "$flatten\\atbs_core_0.$procdff$2998": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8703.3-8707.42"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 5750 ],
            "Q": [ 6394 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2599": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7441.5-7451.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0", 6498 ],
            "S": [ 6302, 6301 ],
            "Y": [ 5972 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2600_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7441.5-7451.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6422, 6423, 6424, 6426, 6427, 6429, 6430, 6431 ],
            "B": [ "0", "1" ],
            "Y": [ 6302 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2601_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7441.5-7451.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6422, 6423, 6424, 6426, 6427, 6429, 6430, 6431 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 6301 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2603": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7428.5-7438.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0", 6499 ],
            "S": [ 6297, 6296 ],
            "Y": [ 5969 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2604_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7428.5-7438.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6422, 6423, 6424, 6426, 6427, 6429, 6430, 6431 ],
            "B": [ "1" ],
            "Y": [ 6323 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2606_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7428.5-7438.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6422, 6423, 6424, 6426, 6427, 6429, 6430, 6431 ],
            "B": [ "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 6296 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2608": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7415.5-7425.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 6500, 6501 ],
            "S": [ 6308, 6306 ],
            "Y": [ 5978 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2611_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7415.5-7425.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6422, 6423, 6424, 6426, 6427, 6429, 6430, 6431 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 6373 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2612_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7415.5-7425.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6422, 6423, 6424, 6426, 6427, 6429, 6430, 6431 ],
            "B": [ "0", "0", "0", "0", "1" ],
            "Y": [ 6372 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2613_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7415.5-7425.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6422, 6423, 6424, 6426, 6427, 6429, 6430, 6431 ],
            "B": [ "0", "0", "0", "0", "0", "1" ],
            "Y": [ 6371 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2615_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7415.5-7425.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6422, 6423, 6424, 6426, 6427, 6429, 6430, 6431 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 6306 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2617": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7402.5-7412.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0", 6499, 6502 ],
            "S": [ 6297, 6296, 6306 ],
            "Y": [ 5975 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2624": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7389.5-7399.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0", 6503 ],
            "S": [ 6302, 6306 ],
            "Y": [ 6110 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2629": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7376.5-7386.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0", 6504 ],
            "S": [ 6302, 6306 ],
            "Y": [ 6108 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2633": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7363.5-7373.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 6505, 6506 ],
            "S": [ 6323, 6325 ],
            "Y": [ 6106 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2638": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000001000",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7350.5-7360.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0" ],
            "B": [ 6507, "0", "0", "0", "1", "0", 6508, "1", "0", 6509, 6510, 6511, 6512, 6513, 6514, 6515, 6516, "1", 6517, "1", "1", 6518, 6519, 6520 ],
            "S": [ 6323, 6302, 6301, 6373, 6372, 6371, 6296, 6306 ],
            "Y": [ 6471, 6472, 6473 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2649": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7337.5-7347.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1", 6508, 6521, 6517 ],
            "S": [ 6302, 6301, 6372, 6296 ],
            "Y": [ 6465 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2661": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7324.5-7334.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 6517 ],
            "S": [ 6296 ],
            "Y": [ 6290 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2666": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7311.5-7321.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 6508 ],
            "S": [ 6301 ],
            "Y": [ 6462 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2690": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7272.5-7282.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 6522 ],
            "S": [ 6325 ],
            "Y": [ 6451 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6888$504": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6888.19-6888.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6461 ],
            "Y": [ 6467 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6979$511": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6979.19-6979.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0" ],
            "S": [ 6463 ],
            "Y": [ 6496 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6985$514": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6985.19-6985.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0" ],
            "S": [ 6417 ],
            "Y": [ 6494 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6987$515": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6987.19-6987.89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0", "0", "0", "0", "0", "0" ],
            "B": [ 6072, 6073, 6074, 6075, 6076, 6077, 6078 ],
            "S": [ 6523 ],
            "Y": [ 2186, 2187, 2188, 2189, 2190, 2191, 2192 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6991$517": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6991.19-6991.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2186, 2187, 2188, 2189, 2190, 2191, 2192 ],
            "B": [ 2266, 2267, 2268, 2269, 2270, 2271, 2272 ],
            "S": [ 6524 ],
            "Y": [ 3255, 3256, 3257, 3258, 3259, 3260, 3285 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6993$518": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6993.19-6993.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2186, 2187, 2188, 2189, 2190, 2191, 2192 ],
            "B": [ 2235, 2236, 2237, 2238, 2239, 2240, 2241 ],
            "S": [ 6524 ],
            "Y": [ 3339, 3340, 3341, 3342, 3343, 3344, 3345 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6995$519": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6995.19-6995.75"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5823 ],
            "B": [ 6294 ],
            "S": [ 6524 ],
            "Y": [ 6223 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6997$520": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6997.19-6997.75"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5823 ],
            "B": [ 6295 ],
            "S": [ 6524 ],
            "Y": [ 6225 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6999$521": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6999.19-6999.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 41 ],
            "B": [ 6525 ],
            "S": [ 6524 ],
            "Y": [ 6526 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7001$522": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7001.19-7001.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 41 ],
            "B": [ 6527 ],
            "S": [ 6524 ],
            "Y": [ 6528 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7003$523": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7003.19-7003.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 6286 ],
            "S": [ 6524 ],
            "Y": [ 6529 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7005$524": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7005.19-7005.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6497 ],
            "B": [ 6530 ],
            "S": [ 6524 ],
            "Y": [ 6531 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7007$525": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7007.19-7007.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6495 ],
            "B": [ 6532 ],
            "S": [ 6524 ],
            "Y": [ 6533 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7101$540": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7101.19-7101.66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 6534 ],
            "S": [ 5977 ],
            "Y": [ 6535 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7142$544": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7142.19-7142.61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 6466 ],
            "Y": [ 6474, 6475, 6476, 6477, 6478, 6479, 6480, 6481, 6482, 6483, 6484, 6485, 6486, 6487, 6488, 6489, 6490, 6491, 6492, 6493 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7144$545": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7144.19-7144.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0" ],
            "S": [ 6310 ],
            "Y": [ 6500 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7146$546": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7146.19-7146.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 33 ],
            "Y": [ 6507 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7148$547": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7148.19-7148.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0" ],
            "S": [ 33 ],
            "Y": [ 6505 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7158$552": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7158.19-7158.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6304 ],
            "Y": [ 6508 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7164$555": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7164.19-7164.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "1" ],
            "S": [ 6304 ],
            "Y": [ 6498 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7172$559": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7172.19-7172.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1", "0" ],
            "B": [ "0", "0", "1" ],
            "S": [ 6425 ],
            "Y": [ 6509, 6510, 6511 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7188$567": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7188.19-7188.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6299 ],
            "Y": [ 6517 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7192$569": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7192.19-7192.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 6517 ],
            "S": [ 33 ],
            "Y": [ 6536 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7194$570": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7194.19-7194.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0" ],
            "B": [ 6517, "0", "1" ],
            "S": [ 33 ],
            "Y": [ 6537, 6538, 6539 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7196$571": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7196.19-7196.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "x" ],
            "S": [ 33 ],
            "Y": [ 6540 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7198$572": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7198.19-7198.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6326 ],
            "Y": [ 6522 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7202$574": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7202.19-7202.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6536 ],
            "B": [ "0" ],
            "S": [ 6326 ],
            "Y": [ 6521 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7204$575": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7204.19-7204.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6537, 6538, 6539 ],
            "B": [ "1", "0", "0" ],
            "S": [ 6326 ],
            "Y": [ 6512, 6513, 6514 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7206$576": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7206.19-7206.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6540 ],
            "B": [ "x" ],
            "S": [ 6326 ],
            "Y": [ 6506 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7214$580": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7214.19-7214.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0" ],
            "B": [ "0", "1" ],
            "S": [ 6428 ],
            "Y": [ 6515, 6516 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7234$590": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7234.19-7234.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "1" ],
            "S": [ 6299 ],
            "Y": [ 6499 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7240$593": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7240.19-7240.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6310 ],
            "Y": [ 6541 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7242$594": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7242.19-7242.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0" ],
            "S": [ 6310 ],
            "Y": [ 6542 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7244$595": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7244.19-7244.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "1" ],
            "S": [ 6331 ],
            "Y": [ 6504 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7246$596": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7246.19-7246.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6541 ],
            "B": [ "x" ],
            "S": [ 6331 ],
            "Y": [ 6503 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7248$597": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7248.19-7248.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0" ],
            "S": [ 6331 ],
            "Y": [ 6502 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7250$598": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7250.19-7250.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6542 ],
            "B": [ "1" ],
            "S": [ 6331 ],
            "Y": [ 6501 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7256$601": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7256.19-7256.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0" ],
            "B": [ "1", "1", "1" ],
            "S": [ 33 ],
            "Y": [ 6543, 6544, 6545 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7264$605": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7264.19-7264.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6543, 6544, 6545 ],
            "B": [ "1", "0", "0" ],
            "S": [ 6326 ],
            "Y": [ 6518, 6519, 6520 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7463$627": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7463.19-7463.71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ "1", "1", "1", "0", "0", "0", "0" ],
            "S": [ 6312 ],
            "Y": [ 6546, 6547, 6548, 6549, 6550, 6551, 6552 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7465$628": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7465.19-7465.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6546, 6547, 6548, 6549, 6550, 6551, 6552 ],
            "B": [ "1", "1", "1", "1", "0", "0", "0" ],
            "S": [ 6313 ],
            "Y": [ 6553, 6554, 6555, 6556, 6557, 6558, 6559 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7467$629": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7467.19-7467.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6553, 6554, 6555, 6556, 6557, 6558, 6559 ],
            "B": [ "1", "1", "1", "1", "1", "0", "0" ],
            "S": [ 6314 ],
            "Y": [ 6560, 6561, 6562, 6563, 6564, 6565, 6566 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7469$630": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7469.19-7469.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6560, 6561, 6562, 6563, 6564, 6565, 6566 ],
            "B": [ "1", "1", "1", "1", "1", "1", "0" ],
            "S": [ 6315 ],
            "Y": [ 6567, 6568, 6569, 6570, 6571, 6572, 6573 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7471$631": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7471.19-7471.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6567, 6568, 6569, 6570, 6571, 6572, 6573 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 6316 ],
            "Y": [ 5984, 5985, 5986, 5987, 5988, 5989, 5990 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7479$635": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7479.19-7479.78"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ "1", "1", "1", "1", "1", "1", "0", "0" ],
            "S": [ 6314 ],
            "Y": [ 6574, 6575, 6576, 6577, 6578, 6579, 6580, 6581 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7481$636": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7481.19-7481.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6574, 6575, 6576, 6577, 6578, 6579, 6580, 6581 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "0" ],
            "S": [ 6315 ],
            "Y": [ 6582, 6583, 6584, 6585, 6586, 6587, 6588, 6589 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7483$637": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7483.19-7483.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6582, 6583, 6584, 6585, 6586, 6587, 6588, 6589 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 6316 ],
            "Y": [ 6002, 6003, 6004, 6005, 6006, 6007, 6008, 6009 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7513$652": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7513.19-7513.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "0" ],
            "S": [ 6315 ],
            "Y": [ 6590, 6591, 6592, 6593, 6594, 6595, 6596, 6597, 6598, 6599, 6600 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7515$653": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7515.19-7515.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6590, 6591, 6592, 6593, 6594, 6595, 6596, 6597, 6598, 6599, 6600 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 6316 ],
            "Y": [ 6025, 6026, 6027, 6028, 6029, 6030, 6031, 6032, 6033, 6034, 6035 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7525$658": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7525.19-7525.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x" ],
            "B": [ "0", "0", "0" ],
            "S": [ 6313 ],
            "Y": [ 6601, 6602, 6603 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7527$659": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7527.19-7527.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6601, 6602, 6603 ],
            "B": [ "1", "0", "0" ],
            "S": [ 6314 ],
            "Y": [ 6604, 6605, 6606 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7529$660": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7529.19-7529.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6604, 6605, 6606 ],
            "B": [ "1", "1", "0" ],
            "S": [ 6315 ],
            "Y": [ 6607, 6608, 6609 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7531$661": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7531.19-7531.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6607, 6608, 6609 ],
            "B": [ "1", "1", "1" ],
            "S": [ 6316 ],
            "Y": [ 6041, 6042, 6043 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7541$666": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7541.19-7541.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ "1", "0", "1", "0", "0", "0", "1", "0", "0" ],
            "S": [ 6313 ],
            "Y": [ 6610, 6611, 6612, 6613, 6614, 6615, 6616, 6617, 6618 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7543$667": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7543.19-7543.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6610, 6611, 6612, 6613, 6614, 6615, 6616, 6617, 6618 ],
            "B": [ "1", "1", "0", "1", "0", "0", "0", "1", "0" ],
            "S": [ 6314 ],
            "Y": [ 6619, 6620, 6621, 6622, 6623, 6624, 6625, 6626, 6627 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7545$668": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7545.19-7545.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6619, 6620, 6621, 6622, 6623, 6624, 6625, 6626, 6627 ],
            "B": [ "0", "0", "0", "0", "1", "0", "1", "1", "0" ],
            "S": [ 6315 ],
            "Y": [ 6628, 6629, 6630, 6631, 6632, 6633, 6634, 6635, 6636 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7547$669": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7547.19-7547.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6628, 6629, 6630, 6631, 6632, 6633, 6634, 6635, 6636 ],
            "B": [ "1", "0", "0", "0", "0", "1", "0", "1", "1" ],
            "S": [ 6316 ],
            "Y": [ 6051, 6052, 6053, 6054, 6055, 6056, 6057, 6058, 6059 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7557$674": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7557.19-7557.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ "0", "0", "0", "0", "1", "0", "0" ],
            "S": [ 6313 ],
            "Y": [ 6637, 6638, 6639, 6640, 6641, 6642, 6643 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7559$675": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7559.19-7559.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6637, 6638, 6639, 6640, 6641, 6642, 6643 ],
            "B": [ "0", "0", "0", "1", "0", "0", "0" ],
            "S": [ 6314 ],
            "Y": [ 6644, 6645, 6646, 6647, 6648, 6649, 6650 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7561$676": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7561.19-7561.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6644, 6645, 6646, 6647, 6648, 6649, 6650 ],
            "B": [ "0", "0", "1", "0", "0", "0", "0" ],
            "S": [ 6315 ],
            "Y": [ 6651, 6652, 6653, 6654, 6655, 6656, 6657 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7563$677": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7563.19-7563.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6651, 6652, 6653, 6654, 6655, 6656, 6657 ],
            "B": [ "0", "1", "0", "0", "0", "0", "0" ],
            "S": [ 6316 ],
            "Y": [ 6064, 6065, 6066, 6067, 6068, 6069, 6070 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7577$684": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7577.19-7577.78"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "1", "0" ],
            "S": [ 6321 ],
            "Y": [ 6658, 6659, 6660, 6661, 6662, 6663, 6664, 6665, 6666, 6667, 6668, 6669, 6670, 6671, 6672, 6673, 6674, 6675, 6676 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7579$685": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7579.19-7579.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6658, 6659, 6660, 6661, 6662, 6663, 6664, 6665, 6666, 6667, 6668, 6669, 6670, 6671, 6672, 6673, 6674, 6675, 6676 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "1", "0", "0" ],
            "S": [ 6312 ],
            "Y": [ 6677, 6678, 6679, 6680, 6681, 6682, 6683, 6684, 6685, 6686, 6687, 6688, 6689, 6690, 6691, 6692, 6693, 6694, 6695 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7581$686": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7581.19-7581.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6677, 6678, 6679, 6680, 6681, 6682, 6683, 6684, 6685, 6686, 6687, 6688, 6689, 6690, 6691, 6692, 6693, 6694, 6695 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "1", "0", "0", "0" ],
            "S": [ 6313 ],
            "Y": [ 6696, 6697, 6698, 6699, 6700, 6701, 6702, 6703, 6704, 6705, 6706, 6707, 6708, 6709, 6710, 6711, 6712, 6713, 6714 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7583$687": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7583.19-7583.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6696, 6697, 6698, 6699, 6700, 6701, 6702, 6703, 6704, 6705, 6706, 6707, 6708, 6709, 6710, 6711, 6712, 6713, 6714 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "1", "0", "0", "0", "0" ],
            "S": [ 6314 ],
            "Y": [ 6715, 6716, 6717, 6718, 6719, 6720, 6721, 6722, 6723, 6724, 6725, 6726, 6727, 6728, 6729, 6730, 6731, 6732, 6733 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7585$688": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7585.19-7585.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6715, 6716, 6717, 6718, 6719, 6720, 6721, 6722, 6723, 6724, 6725, 6726, 6727, 6728, 6729, 6730, 6731, 6732, 6733 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "1", "0", "0", "0", "0", "0" ],
            "S": [ 6315 ],
            "Y": [ 6734, 6735, 6736, 6737, 6738, 6739, 6740, 6741, 6742, 6743, 6744, 6745, 6746, 6747, 6748, 6749, 6750, 6751, 6752 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7587$689": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7587.19-7587.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6734, 6735, 6736, 6737, 6738, 6739, 6740, 6741, 6742, 6743, 6744, 6745, 6746, 6747, 6748, 6749, 6750, 6751, 6752 ],
            "B": [ "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0" ],
            "S": [ 6316 ],
            "Y": [ 6082, 6083, 6084, 6085, 6086, 6087, 6088, 6089, 6090, 6091, 6092, 6093, 6094, 6095, 6096, 6097, 6098, 6099, 6100 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7651$721": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7651.19-7651.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6444 ],
            "Y": [ 6753 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7653$722": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7653.19-7653.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6443 ],
            "Y": [ 6754 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7655$723": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7655.19-7655.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6753 ],
            "B": [ "0" ],
            "S": [ 6443 ],
            "Y": [ 6755 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7657$724": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7657.19-7657.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6442 ],
            "Y": [ 6756 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7659$725": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7659.19-7659.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6754 ],
            "B": [ "0" ],
            "S": [ 6442 ],
            "Y": [ 6757 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7661$726": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7661.19-7661.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6755 ],
            "B": [ "0" ],
            "S": [ 6442 ],
            "Y": [ 6758 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7663$727": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7663.19-7663.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6441 ],
            "Y": [ 6759 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7665$728": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7665.19-7665.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6756 ],
            "B": [ "0" ],
            "S": [ 6441 ],
            "Y": [ 6760 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7667$729": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7667.19-7667.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6757 ],
            "B": [ "0" ],
            "S": [ 6441 ],
            "Y": [ 6761 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7669$730": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7669.19-7669.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6758 ],
            "B": [ "0" ],
            "S": [ 6441 ],
            "Y": [ 6762 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7671$731": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7671.19-7671.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6440 ],
            "Y": [ 6763 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7673$732": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7673.19-7673.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6759 ],
            "B": [ "0" ],
            "S": [ 6440 ],
            "Y": [ 6764 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7675$733": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7675.19-7675.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6760 ],
            "B": [ "0" ],
            "S": [ 6440 ],
            "Y": [ 6765 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7677$734": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7677.19-7677.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6761 ],
            "B": [ "0" ],
            "S": [ 6440 ],
            "Y": [ 6766 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7679$735": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7679.19-7679.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6762 ],
            "B": [ "0" ],
            "S": [ 6440 ],
            "Y": [ 6767 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7681$736": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7681.19-7681.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6439 ],
            "Y": [ 6768 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7683$737": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7683.19-7683.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6763 ],
            "B": [ "0" ],
            "S": [ 6439 ],
            "Y": [ 6769 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7685$738": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7685.19-7685.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6764 ],
            "B": [ "0" ],
            "S": [ 6439 ],
            "Y": [ 6770 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7687$739": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7687.19-7687.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6765 ],
            "B": [ "0" ],
            "S": [ 6439 ],
            "Y": [ 6771 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7689$740": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7689.19-7689.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6766 ],
            "B": [ "0" ],
            "S": [ 6439 ],
            "Y": [ 6772 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7691$741": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7691.19-7691.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6767 ],
            "B": [ "0" ],
            "S": [ 6439 ],
            "Y": [ 6773 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7693$742": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7693.19-7693.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6438 ],
            "Y": [ 6774 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7695$743": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7695.19-7695.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6768 ],
            "B": [ "0" ],
            "S": [ 6438 ],
            "Y": [ 6775 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7697$744": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7697.19-7697.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6769 ],
            "B": [ "0" ],
            "S": [ 6438 ],
            "Y": [ 6776 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7699$745": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7699.19-7699.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6770 ],
            "B": [ "0" ],
            "S": [ 6438 ],
            "Y": [ 6777 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7701$746": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7701.19-7701.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6771 ],
            "B": [ "0" ],
            "S": [ 6438 ],
            "Y": [ 6778 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7703$747": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7703.19-7703.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6772 ],
            "B": [ "0" ],
            "S": [ 6438 ],
            "Y": [ 6779 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7705$748": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7705.19-7705.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6773 ],
            "B": [ "0" ],
            "S": [ 6438 ],
            "Y": [ 6780 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7707$749": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7707.19-7707.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6437 ],
            "Y": [ 6781 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7709$750": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7709.19-7709.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6774 ],
            "B": [ "0" ],
            "S": [ 6437 ],
            "Y": [ 6782 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7711$751": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7711.19-7711.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6775 ],
            "B": [ "0" ],
            "S": [ 6437 ],
            "Y": [ 6783 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7713$752": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7713.19-7713.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6776 ],
            "B": [ "0" ],
            "S": [ 6437 ],
            "Y": [ 6784 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7715$753": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7715.19-7715.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6777 ],
            "B": [ "0" ],
            "S": [ 6437 ],
            "Y": [ 6785 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7717$754": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7717.19-7717.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6778 ],
            "B": [ "0" ],
            "S": [ 6437 ],
            "Y": [ 6786 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7719$755": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7719.19-7719.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6779 ],
            "B": [ "0" ],
            "S": [ 6437 ],
            "Y": [ 6787 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7721$756": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7721.19-7721.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6780 ],
            "B": [ "0" ],
            "S": [ 6437 ],
            "Y": [ 6788 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7723$757": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7723.19-7723.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6436 ],
            "Y": [ 6789 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7725$758": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7725.19-7725.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6781 ],
            "B": [ "0" ],
            "S": [ 6436 ],
            "Y": [ 6790 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7727$759": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7727.19-7727.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6782 ],
            "B": [ "0" ],
            "S": [ 6436 ],
            "Y": [ 6791 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7729$760": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7729.19-7729.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6783 ],
            "B": [ "0" ],
            "S": [ 6436 ],
            "Y": [ 6792 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7731$761": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7731.19-7731.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6784 ],
            "B": [ "0" ],
            "S": [ 6436 ],
            "Y": [ 6793 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7733$762": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7733.19-7733.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6785 ],
            "B": [ "0" ],
            "S": [ 6436 ],
            "Y": [ 6794 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7735$763": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7735.19-7735.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6786 ],
            "B": [ "0" ],
            "S": [ 6436 ],
            "Y": [ 6795 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7737$764": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7737.19-7737.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6787 ],
            "B": [ "0" ],
            "S": [ 6436 ],
            "Y": [ 6796 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7739$765": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7739.19-7739.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6788 ],
            "B": [ "0" ],
            "S": [ 6436 ],
            "Y": [ 6797 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7741$766": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7741.19-7741.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6435 ],
            "Y": [ 6798 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7743$767": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7743.19-7743.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6789 ],
            "B": [ "0" ],
            "S": [ 6435 ],
            "Y": [ 6799 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7745$768": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7745.19-7745.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6790 ],
            "B": [ "0" ],
            "S": [ 6435 ],
            "Y": [ 6800 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7747$769": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7747.19-7747.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6791 ],
            "B": [ "0" ],
            "S": [ 6435 ],
            "Y": [ 6801 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7749$770": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7749.19-7749.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6792 ],
            "B": [ "0" ],
            "S": [ 6435 ],
            "Y": [ 6802 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7751$771": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7751.19-7751.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6793 ],
            "B": [ "0" ],
            "S": [ 6435 ],
            "Y": [ 6803 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7753$772": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7753.19-7753.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6794 ],
            "B": [ "0" ],
            "S": [ 6435 ],
            "Y": [ 6804 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7755$773": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7755.19-7755.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6795 ],
            "B": [ "0" ],
            "S": [ 6435 ],
            "Y": [ 6805 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7757$774": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7757.19-7757.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6796 ],
            "B": [ "0" ],
            "S": [ 6435 ],
            "Y": [ 6806 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7759$775": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7759.19-7759.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6797 ],
            "B": [ "0" ],
            "S": [ 6435 ],
            "Y": [ 6807 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7761$776": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7761.19-7761.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6434 ],
            "Y": [ 6808 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7763$777": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7763.19-7763.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6798 ],
            "B": [ "0" ],
            "S": [ 6434 ],
            "Y": [ 6809 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7765$778": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7765.19-7765.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6799 ],
            "B": [ "0" ],
            "S": [ 6434 ],
            "Y": [ 6810 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7767$779": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7767.19-7767.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6800 ],
            "B": [ "0" ],
            "S": [ 6434 ],
            "Y": [ 6811 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7769$780": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7769.19-7769.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6801 ],
            "B": [ "0" ],
            "S": [ 6434 ],
            "Y": [ 6812 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7771$781": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7771.19-7771.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6802 ],
            "B": [ "0" ],
            "S": [ 6434 ],
            "Y": [ 6813 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7773$782": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7773.19-7773.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6803 ],
            "B": [ "0" ],
            "S": [ 6434 ],
            "Y": [ 6814 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7775$783": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7775.19-7775.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6804 ],
            "B": [ "0" ],
            "S": [ 6434 ],
            "Y": [ 6815 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7777$784": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7777.19-7777.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6805 ],
            "B": [ "0" ],
            "S": [ 6434 ],
            "Y": [ 6816 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7779$785": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7779.19-7779.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6806 ],
            "B": [ "0" ],
            "S": [ 6434 ],
            "Y": [ 6817 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7781$786": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7781.19-7781.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6807 ],
            "B": [ "0" ],
            "S": [ 6434 ],
            "Y": [ 6818 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7783$787": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7783.19-7783.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6808 ],
            "B": [ "0" ],
            "S": [ 6433 ],
            "Y": [ 6819 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7785$788": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7785.19-7785.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6809 ],
            "B": [ "0" ],
            "S": [ 6433 ],
            "Y": [ 6820 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7787$789": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7787.19-7787.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6810 ],
            "B": [ "0" ],
            "S": [ 6433 ],
            "Y": [ 6821 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7789$790": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7789.19-7789.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6811 ],
            "B": [ "0" ],
            "S": [ 6433 ],
            "Y": [ 6822 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7791$791": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7791.19-7791.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6812 ],
            "B": [ "0" ],
            "S": [ 6433 ],
            "Y": [ 6823 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7793$792": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7793.19-7793.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6813 ],
            "B": [ "0" ],
            "S": [ 6433 ],
            "Y": [ 6824 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7795$793": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7795.19-7795.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6814 ],
            "B": [ "0" ],
            "S": [ 6433 ],
            "Y": [ 6825 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7797$794": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7797.19-7797.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6815 ],
            "B": [ "0" ],
            "S": [ 6433 ],
            "Y": [ 6826 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7799$795": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7799.19-7799.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6816 ],
            "B": [ "0" ],
            "S": [ 6433 ],
            "Y": [ 6827 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7801$796": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7801.19-7801.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6817 ],
            "B": [ "0" ],
            "S": [ 6433 ],
            "Y": [ 6828 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7803$797": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7803.19-7803.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6818 ],
            "B": [ "0" ],
            "S": [ 6433 ],
            "Y": [ 6829 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7805$798": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7805.19-7805.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6433 ],
            "Y": [ 6830 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7807$799": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7807.19-7807.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6432 ],
            "Y": [ 6831 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7809$800": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7809.19-7809.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6819 ],
            "B": [ "0" ],
            "S": [ 6432 ],
            "Y": [ 6832 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7811$801": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7811.19-7811.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6820 ],
            "B": [ "0" ],
            "S": [ 6432 ],
            "Y": [ 6833 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7813$802": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7813.19-7813.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6821 ],
            "B": [ "0" ],
            "S": [ 6432 ],
            "Y": [ 6834 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7815$803": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7815.19-7815.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6822 ],
            "B": [ "0" ],
            "S": [ 6432 ],
            "Y": [ 6835 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7817$804": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7817.19-7817.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6823 ],
            "B": [ "0" ],
            "S": [ 6432 ],
            "Y": [ 6836 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7819$805": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7819.19-7819.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6824 ],
            "B": [ "0" ],
            "S": [ 6432 ],
            "Y": [ 6837 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7821$806": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7821.19-7821.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6825 ],
            "B": [ "0" ],
            "S": [ 6432 ],
            "Y": [ 6838 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7823$807": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7823.19-7823.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6826 ],
            "B": [ "0" ],
            "S": [ 6432 ],
            "Y": [ 6839 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7825$808": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7825.19-7825.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6827 ],
            "B": [ "0" ],
            "S": [ 6432 ],
            "Y": [ 6840 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7827$809": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7827.19-7827.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6828 ],
            "B": [ "0" ],
            "S": [ 6432 ],
            "Y": [ 6841 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7829$810": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7829.19-7829.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6829 ],
            "B": [ "0" ],
            "S": [ 6432 ],
            "Y": [ 6842 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7831$811": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7831.19-7831.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6830 ],
            "B": [ "0" ],
            "S": [ 6432 ],
            "Y": [ 6843 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7833$812": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7833.19-7833.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6831 ],
            "B": [ "0" ],
            "S": [ 6346 ],
            "Y": [ 6844 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7835$813": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7835.19-7835.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6832 ],
            "B": [ "0" ],
            "S": [ 6346 ],
            "Y": [ 6845 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7837$814": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7837.19-7837.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6833 ],
            "B": [ "0" ],
            "S": [ 6346 ],
            "Y": [ 6846 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7839$815": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7839.19-7839.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6834 ],
            "B": [ "0" ],
            "S": [ 6346 ],
            "Y": [ 6847 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7841$816": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7841.19-7841.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6835 ],
            "B": [ "0" ],
            "S": [ 6346 ],
            "Y": [ 6848 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7843$817": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7843.19-7843.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6836 ],
            "B": [ "0" ],
            "S": [ 6346 ],
            "Y": [ 6849 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7845$818": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7845.19-7845.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6837 ],
            "B": [ "0" ],
            "S": [ 6346 ],
            "Y": [ 6850 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7847$819": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7847.19-7847.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6838 ],
            "B": [ "0" ],
            "S": [ 6346 ],
            "Y": [ 6851 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7849$820": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7849.19-7849.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6839 ],
            "B": [ "0" ],
            "S": [ 6346 ],
            "Y": [ 6852 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7851$821": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7851.19-7851.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6840 ],
            "B": [ "0" ],
            "S": [ 6346 ],
            "Y": [ 6853 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7853$822": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7853.19-7853.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6841 ],
            "B": [ "0" ],
            "S": [ 6346 ],
            "Y": [ 6854 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7855$823": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7855.19-7855.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6842 ],
            "B": [ "0" ],
            "S": [ 6346 ],
            "Y": [ 6855 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7857$824": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7857.19-7857.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "1" ],
            "S": [ 6346 ],
            "Y": [ 6856 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7859$825": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7859.19-7859.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6843 ],
            "B": [ "0" ],
            "S": [ 6346 ],
            "Y": [ 6857 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7861$826": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7861.19-7861.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6844 ],
            "B": [ "0" ],
            "S": [ 6347 ],
            "Y": [ 6858 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7863$827": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7863.19-7863.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6845 ],
            "B": [ "0" ],
            "S": [ 6347 ],
            "Y": [ 6859 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7865$828": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7865.19-7865.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6846 ],
            "B": [ "0" ],
            "S": [ 6347 ],
            "Y": [ 6860 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7867$829": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7867.19-7867.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6847 ],
            "B": [ "0" ],
            "S": [ 6347 ],
            "Y": [ 6861 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7869$830": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7869.19-7869.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6848 ],
            "B": [ "0" ],
            "S": [ 6347 ],
            "Y": [ 6862 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7871$831": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7871.19-7871.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6849 ],
            "B": [ "0" ],
            "S": [ 6347 ],
            "Y": [ 6863 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7873$832": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7873.19-7873.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6850 ],
            "B": [ "0" ],
            "S": [ 6347 ],
            "Y": [ 6864 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7875$833": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7875.19-7875.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6851 ],
            "B": [ "0" ],
            "S": [ 6347 ],
            "Y": [ 6865 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7877$834": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7877.19-7877.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6852 ],
            "B": [ "0" ],
            "S": [ 6347 ],
            "Y": [ 6866 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7879$835": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7879.19-7879.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6853 ],
            "B": [ "0" ],
            "S": [ 6347 ],
            "Y": [ 6867 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7881$836": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7881.19-7881.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6854 ],
            "B": [ "0" ],
            "S": [ 6347 ],
            "Y": [ 6868 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7883$837": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7883.19-7883.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6855 ],
            "B": [ "0" ],
            "S": [ 6347 ],
            "Y": [ 6869 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7885$838": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7885.19-7885.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6856 ],
            "B": [ "0" ],
            "S": [ 6347 ],
            "Y": [ 6124 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7887$839": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7887.19-7887.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6857 ],
            "B": [ "0" ],
            "S": [ 6347 ],
            "Y": [ 6870 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7889$840": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7889.19-7889.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6858 ],
            "B": [ "0" ],
            "S": [ 6343 ],
            "Y": [ 6871 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7891$841": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7891.19-7891.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6859 ],
            "B": [ "0" ],
            "S": [ 6343 ],
            "Y": [ 6872 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7893$842": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7893.19-7893.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6860 ],
            "B": [ "0" ],
            "S": [ 6343 ],
            "Y": [ 6873 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7895$843": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7895.19-7895.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6861 ],
            "B": [ "0" ],
            "S": [ 6343 ],
            "Y": [ 6874 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7897$844": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7897.19-7897.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6862 ],
            "B": [ "0" ],
            "S": [ 6343 ],
            "Y": [ 6875 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7899$845": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7899.19-7899.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6863 ],
            "B": [ "0" ],
            "S": [ 6343 ],
            "Y": [ 6876 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7901$846": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7901.19-7901.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6864 ],
            "B": [ "0" ],
            "S": [ 6343 ],
            "Y": [ 6877 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7903$847": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7903.19-7903.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6865 ],
            "B": [ "0" ],
            "S": [ 6343 ],
            "Y": [ 6878 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7905$848": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7905.19-7905.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6866 ],
            "B": [ "0" ],
            "S": [ 6343 ],
            "Y": [ 6879 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7907$849": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7907.19-7907.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6867 ],
            "B": [ "0" ],
            "S": [ 6343 ],
            "Y": [ 6880 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7909$850": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7909.19-7909.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6868 ],
            "B": [ "0" ],
            "S": [ 6343 ],
            "Y": [ 6881 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7911$851": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7911.19-7911.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6869 ],
            "B": [ "0" ],
            "S": [ 6343 ],
            "Y": [ 6882 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7913$852": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7913.19-7913.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "1" ],
            "S": [ 6343 ],
            "Y": [ 6883 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7917$854": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7917.19-7917.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6870 ],
            "B": [ "0" ],
            "S": [ 6343 ],
            "Y": [ 6884 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7919$855": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7919.19-7919.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6871 ],
            "B": [ "0" ],
            "S": [ 6344 ],
            "Y": [ 6885 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7921$856": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7921.19-7921.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6872 ],
            "B": [ "0" ],
            "S": [ 6344 ],
            "Y": [ 6886 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7923$857": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7923.19-7923.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6873 ],
            "B": [ "0" ],
            "S": [ 6344 ],
            "Y": [ 6887 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7925$858": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7925.19-7925.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6874 ],
            "B": [ "0" ],
            "S": [ 6344 ],
            "Y": [ 6888 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7927$859": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7927.19-7927.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6875 ],
            "B": [ "0" ],
            "S": [ 6344 ],
            "Y": [ 6889 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7929$860": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7929.19-7929.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6876 ],
            "B": [ "0" ],
            "S": [ 6344 ],
            "Y": [ 6890 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7931$861": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7931.19-7931.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6877 ],
            "B": [ "0" ],
            "S": [ 6344 ],
            "Y": [ 6891 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7933$862": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7933.19-7933.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6878 ],
            "B": [ "0" ],
            "S": [ 6344 ],
            "Y": [ 6892 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7935$863": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7935.19-7935.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6879 ],
            "B": [ "0" ],
            "S": [ 6344 ],
            "Y": [ 6893 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7937$864": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7937.19-7937.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6880 ],
            "B": [ "0" ],
            "S": [ 6344 ],
            "Y": [ 6894 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7939$865": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7939.19-7939.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6881 ],
            "B": [ "0" ],
            "S": [ 6344 ],
            "Y": [ 6895 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7941$866": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7941.19-7941.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6882 ],
            "B": [ "0" ],
            "S": [ 6344 ],
            "Y": [ 6896 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7943$867": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7943.19-7943.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6883 ],
            "B": [ "0" ],
            "S": [ 6344 ],
            "Y": [ 6121 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7947$869": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7947.19-7947.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6884 ],
            "B": [ "0" ],
            "S": [ 6344 ],
            "Y": [ 6897 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7949$870": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7949.19-7949.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6885 ],
            "B": [ "0" ],
            "S": [ 6340 ],
            "Y": [ 6898 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7951$871": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7951.19-7951.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6886 ],
            "B": [ "0" ],
            "S": [ 6340 ],
            "Y": [ 6899 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7953$872": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7953.19-7953.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6887 ],
            "B": [ "0" ],
            "S": [ 6340 ],
            "Y": [ 6900 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7955$873": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7955.19-7955.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6888 ],
            "B": [ "0" ],
            "S": [ 6340 ],
            "Y": [ 6901 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7957$874": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7957.19-7957.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6889 ],
            "B": [ "0" ],
            "S": [ 6340 ],
            "Y": [ 6902 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7959$875": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7959.19-7959.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6890 ],
            "B": [ "0" ],
            "S": [ 6340 ],
            "Y": [ 6903 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7961$876": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7961.19-7961.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6891 ],
            "B": [ "0" ],
            "S": [ 6340 ],
            "Y": [ 6904 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7963$877": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7963.19-7963.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6892 ],
            "B": [ "0" ],
            "S": [ 6340 ],
            "Y": [ 6905 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7965$878": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7965.19-7965.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6893 ],
            "B": [ "0" ],
            "S": [ 6340 ],
            "Y": [ 6906 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7967$879": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7967.19-7967.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6894 ],
            "B": [ "0" ],
            "S": [ 6340 ],
            "Y": [ 6907 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7969$880": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7969.19-7969.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6895 ],
            "B": [ "0" ],
            "S": [ 6340 ],
            "Y": [ 6908 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7971$881": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7971.19-7971.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6896 ],
            "B": [ "0" ],
            "S": [ 6340 ],
            "Y": [ 6909 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7973$882": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7973.19-7973.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "1" ],
            "S": [ 6340 ],
            "Y": [ 6910 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7979$885": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7979.19-7979.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6897 ],
            "B": [ "0" ],
            "S": [ 6340 ],
            "Y": [ 6911 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7981$886": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7981.19-7981.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6898 ],
            "B": [ "0" ],
            "S": [ 6341 ],
            "Y": [ 6912 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7983$887": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7983.19-7983.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6899 ],
            "B": [ "0" ],
            "S": [ 6341 ],
            "Y": [ 6913 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7985$888": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7985.19-7985.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6900 ],
            "B": [ "0" ],
            "S": [ 6341 ],
            "Y": [ 6914 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7987$889": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7987.19-7987.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6901 ],
            "B": [ "0" ],
            "S": [ 6341 ],
            "Y": [ 6915 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7989$890": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7989.19-7989.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6902 ],
            "B": [ "0" ],
            "S": [ 6341 ],
            "Y": [ 6916 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7991$891": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7991.19-7991.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6903 ],
            "B": [ "0" ],
            "S": [ 6341 ],
            "Y": [ 6917 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7993$892": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7993.19-7993.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6904 ],
            "B": [ "0" ],
            "S": [ 6341 ],
            "Y": [ 6918 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7995$893": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7995.19-7995.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6905 ],
            "B": [ "0" ],
            "S": [ 6341 ],
            "Y": [ 6919 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7997$894": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7997.19-7997.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6906 ],
            "B": [ "0" ],
            "S": [ 6341 ],
            "Y": [ 6920 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7999$895": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7999.19-7999.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6907 ],
            "B": [ "0" ],
            "S": [ 6341 ],
            "Y": [ 6921 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8001$896": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8001.19-8001.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6908 ],
            "B": [ "0" ],
            "S": [ 6341 ],
            "Y": [ 6922 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8003$897": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8003.19-8003.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6909 ],
            "B": [ "0" ],
            "S": [ 6341 ],
            "Y": [ 6923 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8005$898": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8005.19-8005.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6910 ],
            "B": [ "0" ],
            "S": [ 6341 ],
            "Y": [ 6118 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8011$901": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8011.19-8011.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6911 ],
            "B": [ "0" ],
            "S": [ 6341 ],
            "Y": [ 6924 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8013$902": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8013.19-8013.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6912 ],
            "B": [ "0" ],
            "S": [ 6337 ],
            "Y": [ 6925 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8015$903": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8015.19-8015.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6913 ],
            "B": [ "0" ],
            "S": [ 6337 ],
            "Y": [ 6926 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8017$904": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8017.19-8017.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6914 ],
            "B": [ "0" ],
            "S": [ 6337 ],
            "Y": [ 6927 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8019$905": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8019.19-8019.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6915 ],
            "B": [ "0" ],
            "S": [ 6337 ],
            "Y": [ 6928 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8021$906": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8021.19-8021.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6916 ],
            "B": [ "0" ],
            "S": [ 6337 ],
            "Y": [ 6929 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8023$907": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8023.19-8023.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6917 ],
            "B": [ "0" ],
            "S": [ 6337 ],
            "Y": [ 6930 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8025$908": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8025.19-8025.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6918 ],
            "B": [ "0" ],
            "S": [ 6337 ],
            "Y": [ 6931 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8027$909": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8027.19-8027.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6919 ],
            "B": [ "0" ],
            "S": [ 6337 ],
            "Y": [ 6932 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8029$910": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8029.19-8029.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6920 ],
            "B": [ "0" ],
            "S": [ 6337 ],
            "Y": [ 6933 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8031$911": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8031.19-8031.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6921 ],
            "B": [ "0" ],
            "S": [ 6337 ],
            "Y": [ 6934 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8033$912": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8033.19-8033.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6922 ],
            "B": [ "0" ],
            "S": [ 6337 ],
            "Y": [ 6935 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8035$913": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8035.19-8035.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6923 ],
            "B": [ "0" ],
            "S": [ 6337 ],
            "Y": [ 6936 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8037$914": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8037.19-8037.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "1" ],
            "S": [ 6337 ],
            "Y": [ 6937 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8045$918": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8045.19-8045.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6924 ],
            "B": [ "0" ],
            "S": [ 6337 ],
            "Y": [ 6938 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8047$919": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8047.19-8047.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6925 ],
            "B": [ "0" ],
            "S": [ 6338 ],
            "Y": [ 6939 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8049$920": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8049.19-8049.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6926 ],
            "B": [ "0" ],
            "S": [ 6338 ],
            "Y": [ 6940 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8051$921": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8051.19-8051.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6927 ],
            "B": [ "0" ],
            "S": [ 6338 ],
            "Y": [ 6941 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8053$922": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8053.19-8053.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6928 ],
            "B": [ "0" ],
            "S": [ 6338 ],
            "Y": [ 6942 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8055$923": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8055.19-8055.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6929 ],
            "B": [ "0" ],
            "S": [ 6338 ],
            "Y": [ 6943 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8057$924": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8057.19-8057.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6930 ],
            "B": [ "0" ],
            "S": [ 6338 ],
            "Y": [ 6944 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8059$925": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8059.19-8059.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6931 ],
            "B": [ "0" ],
            "S": [ 6338 ],
            "Y": [ 6945 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8061$926": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8061.20-8061.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6932 ],
            "B": [ "0" ],
            "S": [ 6338 ],
            "Y": [ 6946 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8063$927": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8063.20-8063.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6933 ],
            "B": [ "0" ],
            "S": [ 6338 ],
            "Y": [ 6947 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8065$928": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8065.20-8065.66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6934 ],
            "B": [ "0" ],
            "S": [ 6338 ],
            "Y": [ 6948 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8067$929": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8067.20-8067.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6935 ],
            "B": [ "0" ],
            "S": [ 6338 ],
            "Y": [ 6949 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8069$930": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8069.20-8069.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6936 ],
            "B": [ "0" ],
            "S": [ 6338 ],
            "Y": [ 6950 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8071$931": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8071.20-8071.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6937 ],
            "B": [ "0" ],
            "S": [ 6338 ],
            "Y": [ 6115 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8079$935": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8079.20-8079.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6938 ],
            "B": [ "0" ],
            "S": [ 6338 ],
            "Y": [ 6951 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8081$936": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8081.20-8081.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6939 ],
            "B": [ "0" ],
            "S": [ 6334 ],
            "Y": [ 6952 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8083$937": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8083.20-8083.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6940 ],
            "B": [ "0" ],
            "S": [ 6334 ],
            "Y": [ 6953 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8085$938": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8085.20-8085.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6941 ],
            "B": [ "0" ],
            "S": [ 6334 ],
            "Y": [ 6954 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8087$939": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8087.20-8087.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6942 ],
            "B": [ "0" ],
            "S": [ 6334 ],
            "Y": [ 6955 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8089$940": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8089.20-8089.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6943 ],
            "B": [ "0" ],
            "S": [ 6334 ],
            "Y": [ 6956 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8091$941": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8091.20-8091.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6944 ],
            "B": [ "0" ],
            "S": [ 6334 ],
            "Y": [ 6957 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8093$942": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8093.20-8093.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6945 ],
            "B": [ "0" ],
            "S": [ 6334 ],
            "Y": [ 6958 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8095$943": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8095.20-8095.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6946 ],
            "B": [ "0" ],
            "S": [ 6334 ],
            "Y": [ 6959 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8097$944": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8097.20-8097.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6947 ],
            "B": [ "0" ],
            "S": [ 6334 ],
            "Y": [ 6960 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8099$945": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8099.20-8099.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6948 ],
            "B": [ "0" ],
            "S": [ 6334 ],
            "Y": [ 6961 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8101$946": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8101.20-8101.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6949 ],
            "B": [ "0" ],
            "S": [ 6334 ],
            "Y": [ 6962 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8103$947": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8103.20-8103.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6950 ],
            "B": [ "0" ],
            "S": [ 6334 ],
            "Y": [ 6963 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8105$948": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8105.20-8105.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "1" ],
            "S": [ 6334 ],
            "Y": [ 6964 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8115$953": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8115.20-8115.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6951 ],
            "B": [ "0" ],
            "S": [ 6334 ],
            "Y": [ 6965 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8117$954": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8117.20-8117.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6952 ],
            "B": [ "0" ],
            "S": [ 6335 ],
            "Y": [ 6966 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8119$955": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8119.20-8119.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6953 ],
            "B": [ "0" ],
            "S": [ 6335 ],
            "Y": [ 6967 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8121$956": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8121.20-8121.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6954 ],
            "B": [ "0" ],
            "S": [ 6335 ],
            "Y": [ 6968 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8123$957": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8123.20-8123.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6955 ],
            "B": [ "0" ],
            "S": [ 6335 ],
            "Y": [ 6969 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8125$958": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8125.20-8125.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6956 ],
            "B": [ "0" ],
            "S": [ 6335 ],
            "Y": [ 6970 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8127$959": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8127.20-8127.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6957 ],
            "B": [ "0" ],
            "S": [ 6335 ],
            "Y": [ 6971 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8129$960": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8129.20-8129.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6958 ],
            "B": [ "0" ],
            "S": [ 6335 ],
            "Y": [ 6972 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8131$961": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8131.20-8131.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6959 ],
            "B": [ "0" ],
            "S": [ 6335 ],
            "Y": [ 6973 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8133$962": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8133.20-8133.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6960 ],
            "B": [ "0" ],
            "S": [ 6335 ],
            "Y": [ 6974 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8135$963": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8135.20-8135.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6961 ],
            "B": [ "0" ],
            "S": [ 6335 ],
            "Y": [ 6975 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8137$964": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8137.20-8137.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6962 ],
            "B": [ "0" ],
            "S": [ 6335 ],
            "Y": [ 6976 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8139$965": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8139.20-8139.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6963 ],
            "B": [ "0" ],
            "S": [ 6335 ],
            "Y": [ 6977 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8141$966": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8141.20-8141.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6964 ],
            "B": [ "0" ],
            "S": [ 6335 ],
            "Y": [ 6112 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8151$971": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8151.20-8151.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6965 ],
            "B": [ "0" ],
            "S": [ 6335 ],
            "Y": [ 6978 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8153$972": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8153.20-8153.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6966 ],
            "B": [ "0" ],
            "S": [ 6104 ],
            "Y": [ 6979 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8155$973": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8155.20-8155.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6967 ],
            "B": [ "0" ],
            "S": [ 6104 ],
            "Y": [ 6980 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8157$974": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8157.20-8157.77"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6968 ],
            "B": [ "0" ],
            "S": [ 6104 ],
            "Y": [ 6981 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8159$975": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8159.20-8159.83"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6969 ],
            "B": [ "0" ],
            "S": [ 6104 ],
            "Y": [ 6982 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8161$976": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8161.20-8161.74"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6970 ],
            "B": [ "0" ],
            "S": [ 6104 ],
            "Y": [ 6983 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8163$977": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8163.20-8163.74"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6971 ],
            "B": [ "0" ],
            "S": [ 6104 ],
            "Y": [ 6984 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8165$978": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8165.20-8165.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6972 ],
            "B": [ "0" ],
            "S": [ 6104 ],
            "Y": [ 6985 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8167$979": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8167.20-8167.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6973 ],
            "B": [ "0" ],
            "S": [ 6104 ],
            "Y": [ 6986 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8169$980": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8169.20-8169.71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6974 ],
            "B": [ "0" ],
            "S": [ 6104 ],
            "Y": [ 6987 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8171$981": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8171.20-8171.86"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6975 ],
            "B": [ "0" ],
            "S": [ 6104 ],
            "Y": [ 6988 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8173$982": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8173.20-8173.78"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6976 ],
            "B": [ "0" ],
            "S": [ 6104 ],
            "Y": [ 6989 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8175$983": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8175.20-8175.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6977 ],
            "B": [ "0" ],
            "S": [ 6104 ],
            "Y": [ 6102 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8189$990": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8189.20-8189.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6978 ],
            "B": [ "0" ],
            "S": [ 6104 ],
            "Y": [ 6990 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8191$991": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8191.20-8191.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6979 ],
            "B": [ "0" ],
            "S": [ 6081 ],
            "Y": [ 6991 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8193$992": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8193.20-8193.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6980 ],
            "B": [ "0" ],
            "S": [ 6081 ],
            "Y": [ 6992 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8195$993": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8195.20-8195.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6981 ],
            "B": [ "0" ],
            "S": [ 6081 ],
            "Y": [ 6993 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8197$994": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8197.20-8197.78"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6982 ],
            "B": [ "0" ],
            "S": [ 6081 ],
            "Y": [ 6994 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8199$995": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8199.20-8199.69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6983 ],
            "B": [ "0" ],
            "S": [ 6081 ],
            "Y": [ 6995 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8201$996": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8201.20-8201.69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6984 ],
            "B": [ "0" ],
            "S": [ 6081 ],
            "Y": [ 6996 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8203$997": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8203.20-8203.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6985 ],
            "B": [ "0" ],
            "S": [ 6081 ],
            "Y": [ 6997 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8205$998": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8205.20-8205.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6986 ],
            "B": [ "0" ],
            "S": [ 6081 ],
            "Y": [ 6998 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8207$999": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8207.20-8207.66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6987 ],
            "B": [ "0" ],
            "S": [ 6081 ],
            "Y": [ 6999 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8209$1000": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8209.20-8209.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6988 ],
            "B": [ "0" ],
            "S": [ 6081 ],
            "Y": [ 7000 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8211$1001": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8211.20-8211.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6989 ],
            "B": [ "0" ],
            "S": [ 6081 ],
            "Y": [ 6079 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8229$1010": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8229.20-8229.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6990 ],
            "B": [ "0" ],
            "S": [ 6081 ],
            "Y": [ 7001 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8231$1011": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8231.20-8231.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6991 ],
            "B": [ "0" ],
            "S": [ 6063 ],
            "Y": [ 7002 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8233$1012": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8233.20-8233.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6992 ],
            "B": [ "0" ],
            "S": [ 6063 ],
            "Y": [ 7003 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8235$1013": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8235.20-8235.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6993 ],
            "B": [ "0" ],
            "S": [ 6063 ],
            "Y": [ 7004 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8237$1014": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8237.20-8237.86"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6994 ],
            "B": [ "0" ],
            "S": [ 6063 ],
            "Y": [ 7005 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8239$1015": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8239.20-8239.77"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6995 ],
            "B": [ "0" ],
            "S": [ 6063 ],
            "Y": [ 7006 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8241$1016": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8241.20-8241.77"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6996 ],
            "B": [ "0" ],
            "S": [ 6063 ],
            "Y": [ 7007 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8243$1017": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8243.20-8243.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6997 ],
            "B": [ "0" ],
            "S": [ 6063 ],
            "Y": [ 7008 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8245$1018": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8245.20-8245.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6998 ],
            "B": [ "0" ],
            "S": [ 6063 ],
            "Y": [ 7009 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8247$1019": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8247.20-8247.74"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6999 ],
            "B": [ "0" ],
            "S": [ 6063 ],
            "Y": [ 7010 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8249$1020": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8249.20-8249.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7000 ],
            "B": [ "0" ],
            "S": [ 6063 ],
            "Y": [ 6061 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8271$1031": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8271.20-8271.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7001 ],
            "B": [ "0" ],
            "S": [ 6063 ],
            "Y": [ 7011 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8273$1032": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8273.20-8273.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7002 ],
            "B": [ "1" ],
            "S": [ 6050 ],
            "Y": [ 7012 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8275$1033": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8275.20-8275.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7003 ],
            "B": [ "0" ],
            "S": [ 6050 ],
            "Y": [ 7013 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8277$1034": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8277.20-8277.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7004 ],
            "B": [ "0" ],
            "S": [ 6050 ],
            "Y": [ 7014 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8279$1035": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8279.20-8279.71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7005 ],
            "B": [ "0" ],
            "S": [ 6050 ],
            "Y": [ 7015 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8281$1036": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8281.20-8281.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7006 ],
            "B": [ "0" ],
            "S": [ 6050 ],
            "Y": [ 7016 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8283$1037": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8283.20-8283.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7007 ],
            "B": [ "0" ],
            "S": [ 6050 ],
            "Y": [ 7017 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8285$1038": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8285.20-8285.61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7008 ],
            "B": [ "0" ],
            "S": [ 6050 ],
            "Y": [ 7018 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8287$1039": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8287.20-8287.61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7009 ],
            "B": [ "0" ],
            "S": [ 6050 ],
            "Y": [ 7019 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8289$1040": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8289.20-8289.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7010 ],
            "B": [ "0" ],
            "S": [ 6050 ],
            "Y": [ 6048 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8315$1053": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8315.20-8315.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7011 ],
            "B": [ "0" ],
            "S": [ 6050 ],
            "Y": [ 7020 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8317$1054": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8317.20-8317.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7012 ],
            "B": [ "0" ],
            "S": [ 6040 ],
            "Y": [ 7021 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8319$1055": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8319.20-8319.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7013 ],
            "B": [ "0" ],
            "S": [ 6040 ],
            "Y": [ 7022 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8321$1056": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8321.20-8321.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7014 ],
            "B": [ "0" ],
            "S": [ 6040 ],
            "Y": [ 7023 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8323$1057": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8323.20-8323.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7015 ],
            "B": [ "0" ],
            "S": [ 6040 ],
            "Y": [ 7024 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8325$1058": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8325.20-8325.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7016 ],
            "B": [ "0" ],
            "S": [ 6040 ],
            "Y": [ 7025 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8327$1059": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8327.20-8327.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7017 ],
            "B": [ "0" ],
            "S": [ 6040 ],
            "Y": [ 7026 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8329$1060": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8329.20-8329.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7018 ],
            "B": [ "0" ],
            "S": [ 6040 ],
            "Y": [ 7027 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8331$1061": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8331.20-8331.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7019 ],
            "B": [ "0" ],
            "S": [ 6040 ],
            "Y": [ 6038 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8361$1076": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8361.20-8361.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7020 ],
            "B": [ "0" ],
            "S": [ 6040 ],
            "Y": [ 7028 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8363$1077": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8363.20-8363.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7021 ],
            "B": [ "0" ],
            "S": [ 6024 ],
            "Y": [ 7029 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8365$1078": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8365.20-8365.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7022 ],
            "B": [ "0" ],
            "S": [ 6024 ],
            "Y": [ 7030 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8367$1079": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8367.20-8367.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7023 ],
            "B": [ "0" ],
            "S": [ 6024 ],
            "Y": [ 7031 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8369$1080": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8369.20-8369.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7024 ],
            "B": [ "0" ],
            "S": [ 6024 ],
            "Y": [ 7032 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8371$1081": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8371.20-8371.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7025 ],
            "B": [ "0" ],
            "S": [ 6024 ],
            "Y": [ 7033 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8373$1082": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8373.20-8373.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7026 ],
            "B": [ "0" ],
            "S": [ 6024 ],
            "Y": [ 7034 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8375$1083": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8375.20-8375.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7027 ],
            "B": [ "0" ],
            "S": [ 6024 ],
            "Y": [ 6022 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8409$1100": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8409.20-8409.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7028 ],
            "B": [ "0" ],
            "S": [ 6024 ],
            "Y": [ 7035 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8411$1101": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8411.20-8411.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7029 ],
            "B": [ "0" ],
            "S": [ 6019 ],
            "Y": [ 7036 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8413$1102": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8413.20-8413.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7030 ],
            "B": [ "0" ],
            "S": [ 6019 ],
            "Y": [ 7037 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8415$1103": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8415.20-8415.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7031 ],
            "B": [ "0" ],
            "S": [ 6019 ],
            "Y": [ 7038 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8417$1104": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8417.20-8417.74"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7032 ],
            "B": [ "0" ],
            "S": [ 6019 ],
            "Y": [ 7039 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8419$1105": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8419.20-8419.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7033 ],
            "B": [ "0" ],
            "S": [ 6019 ],
            "Y": [ 7040 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8421$1106": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8421.20-8421.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7034 ],
            "B": [ "0" ],
            "S": [ 6019 ],
            "Y": [ 6017 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8459$1125": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8459.20-8459.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7035 ],
            "B": [ "0" ],
            "S": [ 6019 ],
            "Y": [ 7041 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8461$1126": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8461.20-8461.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7036 ],
            "B": [ "0" ],
            "S": [ 6014 ],
            "Y": [ 7042 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8463$1127": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8463.20-8463.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7037 ],
            "B": [ "0" ],
            "S": [ 6014 ],
            "Y": [ 7043 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8465$1128": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8465.20-8465.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7038 ],
            "B": [ "0" ],
            "S": [ 6014 ],
            "Y": [ 7044 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8467$1129": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8467.20-8467.74"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7039 ],
            "B": [ "0" ],
            "S": [ 6014 ],
            "Y": [ 7045 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8469$1130": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8469.20-8469.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7040 ],
            "B": [ "0" ],
            "S": [ 6014 ],
            "Y": [ 6012 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8511$1151": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8511.20-8511.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7041 ],
            "B": [ "0" ],
            "S": [ 6014 ],
            "Y": [ 7046 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8513$1152": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8513.20-8513.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7042 ],
            "B": [ "0" ],
            "S": [ 6001 ],
            "Y": [ 7047 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8515$1153": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8515.20-8515.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7043 ],
            "B": [ "0" ],
            "S": [ 6001 ],
            "Y": [ 7048 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8517$1154": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8517.20-8517.77"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7044 ],
            "B": [ "0" ],
            "S": [ 6001 ],
            "Y": [ 7049 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8519$1155": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8519.20-8519.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7045 ],
            "B": [ "0" ],
            "S": [ 6001 ],
            "Y": [ 5999 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8565$1178": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8565.20-8565.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7046 ],
            "B": [ "0" ],
            "S": [ 6001 ],
            "Y": [ 7050 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8567$1179": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8567.20-8567.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7047 ],
            "B": [ "0" ],
            "S": [ 5983 ],
            "Y": [ 7051 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8569$1180": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8569.20-8569.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7048 ],
            "B": [ "0" ],
            "S": [ 5983 ],
            "Y": [ 7052 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8571$1181": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8571.20-8571.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7049 ],
            "B": [ "0" ],
            "S": [ 5983 ],
            "Y": [ 5981 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8621$1206": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8621.20-8621.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7050 ],
            "B": [ "0" ],
            "S": [ 5983 ],
            "Y": [ 7053 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8623$1207": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8623.20-8623.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 7051 ],
            "S": [ 5982 ],
            "Y": [ 6468 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8625$1208": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8625.20-8625.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 7052 ],
            "S": [ 5982 ],
            "Y": [ 6450 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8677$1234": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8677.20-8677.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 7053 ],
            "S": [ 5982 ],
            "Y": [ 6470 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8681$1236": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8681.20-8681.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5758 ],
            "B": [ 6114 ],
            "S": [ 5742 ],
            "Y": [ 6414 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8685$1238": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8685.20-8685.74"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5750 ],
            "B": [ 6117 ],
            "S": [ 5742 ],
            "Y": [ 6524 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8689$1240": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8689.20-8689.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5734 ],
            "B": [ 6120 ],
            "S": [ 5742 ],
            "Y": [ 6449 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8693$1242": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8693.20-8693.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5726 ],
            "B": [ 6123 ],
            "S": [ 5742 ],
            "Y": [ 33 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8697$1244": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8697.20-8697.92"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5718 ],
            "B": [ 6126 ],
            "S": [ 5742 ],
            "Y": [ 6523 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8699$1245": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8699.20-8699.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0" ],
            "B": [ 6045, 6046, 6047 ],
            "S": [ 33 ],
            "Y": [ 34, 35, 36 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4674$1569": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4674.20-4674.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6218 ],
            "B": [ 5934 ],
            "Y": [ 7054 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4682$1573": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4682.20-4682.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4295 ],
            "B": [ 4276 ],
            "Y": [ 6287 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4690$1577": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4690.20-4690.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4275 ],
            "B": [ 4263 ],
            "Y": [ 6288 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4728$1595": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4728.20-4728.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 41 ],
            "B": [ 4294 ],
            "Y": [ 7055 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4738$1598": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4738.20-4738.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7056 ],
            "B": [ 4293 ],
            "Y": [ 7057 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4772$1614": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4772.20-4772.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 41 ],
            "B": [ 7058 ],
            "Y": [ 7059 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4778$1617": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4778.20-4778.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7058 ],
            "B": [ 7060 ],
            "Y": [ 7061 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4780$1618": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4780.20-4780.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7059 ],
            "B": [ 7060 ],
            "Y": [ 7062 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4786$1621": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4786.20-4786.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7061 ],
            "B": [ 7063 ],
            "Y": [ 7064 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4788$1622": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4788.20-4788.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7062 ],
            "B": [ 7063 ],
            "Y": [ 7065 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4790$1623": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4790.20-4790.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7060 ],
            "B": [ 7063 ],
            "Y": [ 7066 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4796$1626": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4796.20-4796.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 41 ],
            "B": [ 7063 ],
            "Y": [ 6525 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4828$1638": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4828.20-4828.51"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915 ],
            "Y": [ 7067 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4832$1640": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4832.20-4832.51"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876 ],
            "Y": [ 7068 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4736$1597": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4736.20-4736.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 41 ],
            "Y": [ 7056 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4760$1608": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4760.20-4760.38"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5932 ],
            "Y": [ 7063 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4676$1570": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4676.20-4676.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7069 ],
            "B": [ 6286 ],
            "Y": [ 7070 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4798$1627": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4798.20-4798.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 41 ],
            "B": [ 5932 ],
            "Y": [ 6527 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$procdff$3016": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4860.3-4864.40"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 7071 ],
            "Q": [ 6285 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$procdff$3019": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4854.3-4858.44"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 7072 ],
            "Q": [ 7058 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$procdff$3022": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4848.3-4852.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 7073 ],
            "Q": [ 7074 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4662$1563": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4662.20-4662.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0" ],
            "S": [ 5823 ],
            "Y": [ 7075 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4664$1564": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4664.20-4664.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7075 ],
            "B": [ "1" ],
            "S": [ 6218 ],
            "Y": [ 5933 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4666$1565": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4666.20-4666.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0" ],
            "S": [ 6285 ],
            "Y": [ 7076 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4668$1566": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4668.20-4668.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7076 ],
            "B": [ "1" ],
            "S": [ 6286 ],
            "Y": [ 5930 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4672$1568": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4672.20-4672.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7054 ],
            "B": [ "0" ],
            "S": [ 4261 ],
            "Y": [ 6286 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4694$1579": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4694.20-4694.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6288 ],
            "Y": [ 7077 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4696$1580": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4696.20-4696.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 1878, 1879, 1880, 1881, 1882, 1883, "0" ],
            "S": [ 6288 ],
            "Y": [ 7078, 7079, 7080, 7081, 7082, 7083, 7084 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4698$1581": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4698.20-4698.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7077 ],
            "B": [ "1" ],
            "S": [ 6287 ],
            "Y": [ 7085 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4700$1582": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4700.20-4700.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6287 ],
            "Y": [ 7086 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4702$1583": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4702.20-4702.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7078, 7079, 7080, 7081, 7082, 7083, 7084 ],
            "B": [ "0", 1877, 1878, 1879, 1880, 1881, 1882 ],
            "S": [ 6287 ],
            "Y": [ 7087, 7088, 7089, 7090, 7091, 7092, 7093 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4704$1584": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4704.20-4704.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 7085 ],
            "S": [ 6291 ],
            "Y": [ 7073 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4706$1585": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4706.20-4706.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 7086 ],
            "S": [ 6291 ],
            "Y": [ 7072 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4708$1586": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4708.20-4708.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6291 ],
            "Y": [ 7071 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4710$1587": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4710.20-4710.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 7087, 7088, 7089, 7090, 7091, 7092, 7093 ],
            "S": [ 6291 ],
            "Y": [ 7094, 7095, 7096, 7097, 7098, 7099, 7100 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4712$1588": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4712.20-4712.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 1877, 1878, 1879, 1880, 1881, 1882, 1883 ],
            "S": [ 6291 ],
            "Y": [ 7101, 7102, 7103, 7104, 7105, 7106, 7107 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4714$1589": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4714.20-4714.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7094, 7095, 7096, 7097, 7098, 7099, 7100 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0" ],
            "S": [ 6290 ],
            "Y": [ 7108, 7109, 7110, 7111, 7112, 7113, 7114 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4716$1590": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4716.20-4716.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7101, 7102, 7103, 7104, 7105, 7106, 7107 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 6290 ],
            "Y": [ 5943, 5944, 5945, 5946, 5947, 5948, 5949 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4718$1591": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4718.20-4718.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7108, 7109, 7110, 7111, 7112, 7113, 7114 ],
            "B": [ 2207, 2208, 2209, 2210, 2211, 2212, 2213 ],
            "S": [ 6289 ],
            "Y": [ 5935, 5936, 5937, 5938, 5939, 5940, 5941 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4742$1599": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4742.20-4742.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 7074 ],
            "S": [ 7057 ],
            "Y": [ 7115 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4744$1600": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4744.20-4744.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7074 ],
            "B": [ "0" ],
            "S": [ 7057 ],
            "Y": [ 7116 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4746$1601": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4746.20-4746.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1877, 1878, 1879, 1880, 1881, 1882, 1883 ],
            "B": [ 1869, 1870, 1871, 1872, 1873, 1874, 1875 ],
            "S": [ 7057 ],
            "Y": [ 7117, 7118, 7119, 7120, 7121, 7122, 7123 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4748$1602": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4748.20-4748.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7115 ],
            "B": [ 7074 ],
            "S": [ 7055 ],
            "Y": [ 7124 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4750$1603": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4750.20-4750.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7116 ],
            "B": [ "0" ],
            "S": [ 7055 ],
            "Y": [ 7125 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4752$1604": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4752.20-4752.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7117, 7118, 7119, 7120, 7121, 7122, 7123 ],
            "B": [ 1908, 1909, 1910, 1911, 1912, 1913, 1914 ],
            "S": [ 7055 ],
            "Y": [ 7126, 7127, 7128, 7129, 7130, 7131, 7132 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4754$1605": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4754.20-4754.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7124 ],
            "B": [ "0" ],
            "S": [ 5932 ],
            "Y": [ 6289 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4756$1606": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4756.20-4756.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7125 ],
            "B": [ 7074 ],
            "S": [ 5932 ],
            "Y": [ 7060 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4758$1607": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4758.20-4758.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7126, 7127, 7128, 7129, 7130, 7131, 7132 ],
            "B": [ 1877, 1878, 1879, 1880, 1881, 1882, 1883 ],
            "S": [ 5932 ],
            "Y": [ 7133, 7134, 7135, 7136, 7137, 7138, 7139 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4762$1609": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4762.20-4762.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 6285 ],
            "S": [ 41 ],
            "Y": [ 7140 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4764$1610": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4764.20-4764.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6285 ],
            "B": [ "0" ],
            "S": [ 7065 ],
            "Y": [ 6295 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4766$1611": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4766.20-4766.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2228, 2229, 2230, 2231, 2232, 2233, 2234 ],
            "B": [ 7133, 7134, 7135, 7136, 7137, 7138, 7139 ],
            "S": [ 41 ],
            "Y": [ 7141, 7142, 7143, 7144, 7145, 7146, 7147 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4768$1612": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4768.20-4768.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7133, 7134, 7135, 7136, 7137, 7138, 7139 ],
            "B": [ 2228, 2229, 2230, 2231, 2232, 2233, 2234 ],
            "S": [ 41 ],
            "Y": [ 7148, 7149, 7150, 7151, 7152, 7153, 7154 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4770$1613": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4770.20-4770.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6285 ],
            "B": [ 7140 ],
            "S": [ 7064 ],
            "Y": [ 6294 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4774$1615": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4774.20-4774.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7141, 7142, 7143, 7144, 7145, 7146, 7147 ],
            "B": [ 7133, 7134, 7135, 7136, 7137, 7138, 7139 ],
            "S": [ 7058 ],
            "Y": [ 7155, 7156, 7157, 7158, 7159, 7160, 7161 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4776$1616": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4776.20-4776.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7148, 7149, 7150, 7151, 7152, 7153, 7154 ],
            "B": [ 7133, 7134, 7135, 7136, 7137, 7138, 7139 ],
            "S": [ 7058 ],
            "Y": [ 7162, 7163, 7164, 7165, 7166, 7167, 7168 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4782$1619": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4782.20-4782.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7133, 7134, 7135, 7136, 7137, 7138, 7139 ],
            "B": [ 7155, 7156, 7157, 7158, 7159, 7160, 7161 ],
            "S": [ 7066 ],
            "Y": [ 2266, 2267, 2268, 2269, 2270, 2271, 2272 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4784$1620": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4784.20-4784.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7133, 7134, 7135, 7136, 7137, 7138, 7139 ],
            "B": [ 7162, 7163, 7164, 7165, 7166, 7167, 7168 ],
            "S": [ 7066 ],
            "Y": [ 2235, 2236, 2237, 2238, 2239, 2240, 2241 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4808$1630": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4808.20-4808.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320 ],
            "B": [ 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265 ],
            "S": [ 6527 ],
            "Y": [ 7169, 7170, 7171, 7172, 7173, 7174, 7175, 7176 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4810$1631": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4810.20-4810.71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 7169, 7170, 7171, 7172, 7173, 7174, 7175, 7176 ],
            "S": [ 6295 ],
            "Y": [ 7177, 7178, 7179, 7180, 7181, 7182, 7183, 7184 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4820$1634": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4820.20-4820.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296 ],
            "B": [ 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344 ],
            "S": [ 6525 ],
            "Y": [ 7185, 7186, 7187, 7188, 7189, 7190, 7191, 7192 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4822$1635": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4822.20-4822.71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 7185, 7186, 7187, 7188, 7189, 7190, 7191, 7192 ],
            "S": [ 6294 ],
            "Y": [ 7193, 7194, 7195, 7196, 7197, 7198, 7199, 7200 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4824$1636": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4824.20-4824.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7193, 7194, 7195, 7196, 7197, 7198, 7199, 7200 ],
            "B": [ "1", "0", "1", "1", "1", "1", "0", "0" ],
            "S": [ 6290 ],
            "Y": [ 5951, 5952, 5953, 5954, 5955, 5956, 5957, 5958 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4826$1637": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4826.20-4826.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7177, 7178, 7179, 7180, 7181, 7182, 7183, 7184 ],
            "B": [ "1", "1", "1", "1", "1", "1", "0", "0" ],
            "S": [ 6290 ],
            "Y": [ 5960, 5961, 5962, 5963, 5964, 5965, 5966, 5967 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4830$1639": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4830.20-4830.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0" ],
            "S": [ 7067 ],
            "Y": [ 6530 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4834$1641": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4834.20-4834.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0" ],
            "S": [ 7068 ],
            "Y": [ 6532 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$procdff$2734": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2360.3-2364.35"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 7201 ],
            "Q": [ 7069 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1736$1748": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1736.20-1736.75"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 6218 ],
            "Y": [ 7202, 7203, 7204, 7205, 7206, 7207, 7208, 7209, 7210, 7211, 7212, 7213, 7214, 7215, 7216 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1831$1751": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1831.20-1831.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 4209 ],
            "Y": [ 7217, 7218 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1840$1753": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1840.20-1840.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 4206 ],
            "Y": [ 7219, 7220 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1849$1755": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1849.20-1849.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 4203 ],
            "Y": [ 7221, 7222 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1858$1757": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1858.20-1858.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 4200 ],
            "Y": [ 7223, 7224 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1867$1759": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1867.20-1867.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 4197 ],
            "Y": [ 7225, 7226 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1876$1761": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1876.20-1876.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 4194 ],
            "Y": [ 7227, 7228 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1885$1763": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1885.20-1885.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 4191 ],
            "Y": [ 7229, 7230 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1894$1765": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1894.20-1894.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 4188 ],
            "Y": [ 7231, 7232 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1903$1767": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1903.20-1903.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 4185 ],
            "Y": [ 7233, 7234 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1912$1769": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1912.20-1912.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 4182 ],
            "Y": [ 7235, 7236 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1921$1771": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1921.20-1921.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 4179 ],
            "Y": [ 7237, 7238 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1930$1773": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1930.20-1930.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 4176 ],
            "Y": [ 7239, 7240 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1939$1775": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1939.20-1939.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 4173 ],
            "Y": [ 7241, 7242 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1948$1777": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1948.20-1948.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 4170 ],
            "Y": [ 7243, 7244 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1957$1779": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1957.20-1957.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 4167 ],
            "Y": [ 7245, 7246 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1964$1781": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000011110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1964.20-1964.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7217, 7218, 7219, 7220, 7221, 7222, 7223, 7224, 7225, 7226, 7227, 7228, 7229, 7230, 7231, 7232, 7233, 7234, 7235, 7236, 7237, 7238, 7239, 7240, 7241, 7242, 7243, 7244, 7245, 7246 ],
            "B": [ 41, 7056, 5897, 5898, 5892, 5893, 5887, 5888, 5882, 5883, 5877, 5878, 5872, 5873, 5867, 5868, 5862, 5863, 5857, 5858, 5852, 5853, 5847, 5848, 5842, 5843, 5837, 5838, 5832, 5833 ],
            "S": [ 5823 ],
            "Y": [ 5894, 5895, 5889, 5890, 5884, 5885, 5879, 5880, 5874, 5875, 5869, 5870, 5864, 5865, 5859, 5860, 5854, 5855, 5849, 5850, 5844, 5845, 5839, 5840, 5834, 5835, 5829, 5830, 5824, 5825 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1967$1782": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1967.20-1967.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7202, 7203, 7204, 7205, 7206, 7207, 7208, 7209, 7210, 7211, 7212, 7213, 7214, 7215, 7216 ],
            "B": [ "0", 5915, 5916, 5917, 5918, 5919, 5920, 5921, 5922, 5923, 5924, 5925, 5926, 5927, 5928 ],
            "S": [ 5823 ],
            "Y": [ 5899, 5900, 5901, 5902, 5903, 5904, 5905, 5906, 5907, 5908, 5909, 5910, 5911, 5912, 5913 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1969$1783": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1969.20-1969.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 5823 ],
            "Y": [ 7201 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1993$1787": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1993.20-1993.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2420 ],
            "B": [ "0" ],
            "S": [ 5915 ],
            "Y": [ 1811 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2017$1789": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2017.20-2017.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2477 ],
            "B": [ "0" ],
            "S": [ 5916 ],
            "Y": [ 1735 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2041$1791": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2041.20-2041.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2534 ],
            "B": [ "0" ],
            "S": [ 5917 ],
            "Y": [ 1659 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2065$1793": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2065.20-2065.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2591 ],
            "B": [ "0" ],
            "S": [ 5918 ],
            "Y": [ 1583 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2089$1795": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2089.20-2089.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2648 ],
            "B": [ "0" ],
            "S": [ 5919 ],
            "Y": [ 1507 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2113$1797": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2113.20-2113.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2705 ],
            "B": [ "0" ],
            "S": [ 5920 ],
            "Y": [ 1431 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2137$1799": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2137.20-2137.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2762 ],
            "B": [ "0" ],
            "S": [ 5921 ],
            "Y": [ 1355 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2161$1801": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2161.20-2161.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2819 ],
            "B": [ "0" ],
            "S": [ 5922 ],
            "Y": [ 1279 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2185$1803": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2185.20-2185.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2876 ],
            "B": [ "0" ],
            "S": [ 5923 ],
            "Y": [ 1203 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2209$1805": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2209.20-2209.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2933 ],
            "B": [ "0" ],
            "S": [ 5924 ],
            "Y": [ 1127 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2233$1807": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2233.20-2233.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2990 ],
            "B": [ "0" ],
            "S": [ 5925 ],
            "Y": [ 1051 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2257$1809": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2257.20-2257.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3047 ],
            "B": [ "0" ],
            "S": [ 5926 ],
            "Y": [ 975 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2281$1811": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2281.20-2281.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3104 ],
            "B": [ "0" ],
            "S": [ 5927 ],
            "Y": [ 899 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2305$1813": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2305.20-2305.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3161 ],
            "B": [ "0" ],
            "S": [ 5928 ],
            "Y": [ 823 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2328$1815": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2328.20-2328.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3218 ],
            "B": [ "0" ],
            "S": [ 5929 ],
            "Y": [ 747 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1079$1713": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1079.20-1079.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7247, 7248, 7249 ],
            "Y": [ 7250, 7251, 7252 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1093$1715": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1093.20-1093.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7253, 7254, 7255 ],
            "Y": [ 7256, 7257, 7258 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1107$1717": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1107.20-1107.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7259, 7260, 7261 ],
            "Y": [ 7262, 7263, 7264 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1121$1719": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1121.20-1121.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7265, 7266, 7267 ],
            "Y": [ 7268, 7269, 7270 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1135$1721": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1135.20-1135.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7271, 7272, 7273 ],
            "Y": [ 7274, 7275, 7276 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1149$1723": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1149.20-1149.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7277, 7278, 7279 ],
            "Y": [ 7280, 7281, 7282 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1163$1725": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1163.20-1163.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7283, 7284, 7285 ],
            "Y": [ 7286, 7287, 7288 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1177$1727": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1177.20-1177.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7289, 7290, 7291 ],
            "Y": [ 7292, 7293, 7294 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1191$1729": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1191.20-1191.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7295, 7296, 7297 ],
            "Y": [ 7298, 7299, 7300 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1205$1731": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1205.20-1205.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7301, 7302, 7303 ],
            "Y": [ 7304, 7305, 7306 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1219$1733": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1219.20-1219.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7307, 7308, 7309 ],
            "Y": [ 7310, 7311, 7312 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1233$1735": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1233.20-1233.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7313, 7314, 7315 ],
            "Y": [ 7316, 7317, 7318 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1247$1737": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1247.20-1247.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7319, 7320, 7321 ],
            "Y": [ 7322, 7323, 7324 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1261$1739": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1261.20-1261.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7325, 7326, 7327 ],
            "Y": [ 7328, 7329, 7330 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1275$1741": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1275.20-1275.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7331, 7332, 7333 ],
            "Y": [ 7334, 7335, 7336 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1103$1716": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1103.20-1103.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7250, 7251, 7252, 7337 ],
            "B": [ 7256, 7257, 7258, 7338, 7339, 7340 ],
            "Y": [ 7341, 7342, 7343, 7344, 7345, 7346 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1117$1718": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1117.20-1117.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7341, 7342, 7343, 7344, 7345, 7346 ],
            "B": [ 7262, 7263, 7264, 7347, 7348, 7349 ],
            "Y": [ 7350, 7351, 7352, 7353, 7354, 7355 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1131$1720": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1131.20-1131.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7350, 7351, 7352, 7353, 7354, 7355 ],
            "B": [ 7268, 7269, 7270, 7356, 7357, 7358 ],
            "Y": [ 7359, 7360, 7361, 7362, 7363, 7364 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1145$1722": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1145.20-1145.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7359, 7360, 7361, 7362, 7363, 7364 ],
            "B": [ 7274, 7275, 7276, 7365, 7366, 7367 ],
            "Y": [ 7368, 7369, 7370, 7371, 7372, 7373 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1159$1724": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1159.20-1159.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7368, 7369, 7370, 7371, 7372, 7373 ],
            "B": [ 7280, 7281, 7282, 7374, 7375, 7376 ],
            "Y": [ 7377, 7378, 7379, 7380, 7381, 7382 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1173$1726": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1173.20-1173.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7377, 7378, 7379, 7380, 7381, 7382 ],
            "B": [ 7286, 7287, 7288, 7383, 7384, 7385 ],
            "Y": [ 7386, 7387, 7388, 7389, 7390, 7391 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1187$1728": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1187.20-1187.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7386, 7387, 7388, 7389, 7390, 7391 ],
            "B": [ 7292, 7293, 7294, 7392, 7393, 7394 ],
            "Y": [ 7395, 7396, 7397, 7398, 7399, 7400 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1201$1730": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1201.20-1201.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7395, 7396, 7397, 7398, 7399, 7400 ],
            "B": [ 7298, 7299, 7300, 7401, 7402, 7403 ],
            "Y": [ 7404, 7405, 7406, 7407, 7408, 7409 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1215$1732": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1215.20-1215.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7404, 7405, 7406, 7407, 7408, 7409 ],
            "B": [ 7304, 7305, 7306, 7410, 7411, 7412 ],
            "Y": [ 7413, 7414, 7415, 7416, 7417, 7418 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1229$1734": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1229.20-1229.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7413, 7414, 7415, 7416, 7417, 7418 ],
            "B": [ 7310, 7311, 7312, 7419, 7420, 7421 ],
            "Y": [ 7422, 7423, 7424, 7425, 7426, 7427 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1243$1736": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1243.20-1243.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7422, 7423, 7424, 7425, 7426, 7427 ],
            "B": [ 7316, 7317, 7318, 7428, 7429, 7430 ],
            "Y": [ 7431, 7432, 7433, 7434, 7435, 7436 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1257$1738": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1257.20-1257.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7431, 7432, 7433, 7434, 7435, 7436 ],
            "B": [ 7322, 7323, 7324, 7437, 7438, 7439 ],
            "Y": [ 7440, 7441, 7442, 7443, 7444, 7445 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1271$1740": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1271.20-1271.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7440, 7441, 7442, 7443, 7444, 7445 ],
            "B": [ 7328, 7329, 7330, 7446, 7447, 7448 ],
            "Y": [ 7449, 7450, 7451, 7452, 7453, 7454 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1284$1742": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1284.20-1284.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7449, 7450, 7451, 7452, 7453, 7454 ],
            "B": [ 7334, 7335, 7336, 7455, 7456, 7457 ],
            "Y": [ 7458, 7459, 7460, 7461, 7462, 7463 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$procdff$2797": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1331.3-1335.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 3231, 3232, 3233 ],
            "Q": [ 1989, 1990, 1991 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$procdff$2800": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1319.3-1323.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 7070, 7464 ],
            "Q": [ 7464, 6291 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$procdff$2803": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1313.3-1317.31"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 7465, 7466, 7467, 7468, 7469, 7470 ],
            "Q": [ 7289, 7290, 7291, 7392, 7393, 7394 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103$1938": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7401 ],
            "B": [ 5873 ],
            "Y": [ 7471 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109$1940": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7297 ],
            "B": [ 5872 ],
            "Y": [ 7472 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113$1941": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7402 ],
            "B": [ 5873 ],
            "Y": [ 7473 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119$1943": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7401 ],
            "B": [ 5872 ],
            "Y": [ 7474 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123$1944": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7403 ],
            "B": [ 5873 ],
            "Y": [ 7475 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129$1946": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7402 ],
            "B": [ 5872 ],
            "Y": [ 7476 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83$1932": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7296 ],
            "B": [ 5873 ],
            "Y": [ 7477 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89$1934": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7295 ],
            "B": [ 5872 ],
            "Y": [ 7478 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93$1935": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7297 ],
            "B": [ 5873 ],
            "Y": [ 7479 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99$1937": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7296 ],
            "B": [ 5872 ],
            "Y": [ 7480 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79$1931": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5872, 5873 ],
            "Y": [ 7481 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105$1939": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7480 ],
            "B": [ 7471 ],
            "Y": [ 7482 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115$1942": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7472 ],
            "B": [ 7473 ],
            "Y": [ 7483 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125$1945": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7474 ],
            "B": [ 7475 ],
            "Y": [ 7484 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85$1933": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5872 ],
            "B": [ 7477 ],
            "Y": [ 7485 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95$1936": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7478 ],
            "B": [ 7479 ],
            "Y": [ 7486 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132$1947": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7485, 7486, 7482, 7483, 7484, 7476 ],
            "B": [ 7295, 7296, 7297, 7401, 7402, 7403 ],
            "S": [ 7481 ],
            "Y": [ 7301, 7302, 7303, 7410, 7411, 7412 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103$1938": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7410 ],
            "B": [ 5878 ],
            "Y": [ 7487 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109$1940": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7303 ],
            "B": [ 5877 ],
            "Y": [ 7488 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113$1941": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7411 ],
            "B": [ 5878 ],
            "Y": [ 7489 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119$1943": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7410 ],
            "B": [ 5877 ],
            "Y": [ 7490 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123$1944": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7412 ],
            "B": [ 5878 ],
            "Y": [ 7491 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129$1946": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7411 ],
            "B": [ 5877 ],
            "Y": [ 7492 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83$1932": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7302 ],
            "B": [ 5878 ],
            "Y": [ 7493 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89$1934": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7301 ],
            "B": [ 5877 ],
            "Y": [ 7494 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93$1935": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7303 ],
            "B": [ 5878 ],
            "Y": [ 7495 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99$1937": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7302 ],
            "B": [ 5877 ],
            "Y": [ 7496 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79$1931": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5877, 5878 ],
            "Y": [ 7497 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105$1939": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7496 ],
            "B": [ 7487 ],
            "Y": [ 7498 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115$1942": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7488 ],
            "B": [ 7489 ],
            "Y": [ 7499 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125$1945": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7490 ],
            "B": [ 7491 ],
            "Y": [ 7500 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85$1933": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5877 ],
            "B": [ 7493 ],
            "Y": [ 7501 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95$1936": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7494 ],
            "B": [ 7495 ],
            "Y": [ 7502 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132$1947": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7501, 7502, 7498, 7499, 7500, 7492 ],
            "B": [ 7301, 7302, 7303, 7410, 7411, 7412 ],
            "S": [ 7497 ],
            "Y": [ 7307, 7308, 7309, 7419, 7420, 7421 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103$1938": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7419 ],
            "B": [ 5883 ],
            "Y": [ 7503 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109$1940": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7309 ],
            "B": [ 5882 ],
            "Y": [ 7504 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113$1941": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7420 ],
            "B": [ 5883 ],
            "Y": [ 7505 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119$1943": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7419 ],
            "B": [ 5882 ],
            "Y": [ 7506 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123$1944": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7421 ],
            "B": [ 5883 ],
            "Y": [ 7507 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129$1946": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7420 ],
            "B": [ 5882 ],
            "Y": [ 7508 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83$1932": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7308 ],
            "B": [ 5883 ],
            "Y": [ 7509 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89$1934": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7307 ],
            "B": [ 5882 ],
            "Y": [ 7510 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93$1935": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7309 ],
            "B": [ 5883 ],
            "Y": [ 7511 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99$1937": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7308 ],
            "B": [ 5882 ],
            "Y": [ 7512 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79$1931": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5882, 5883 ],
            "Y": [ 7513 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105$1939": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7512 ],
            "B": [ 7503 ],
            "Y": [ 7514 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115$1942": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7504 ],
            "B": [ 7505 ],
            "Y": [ 7515 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125$1945": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7506 ],
            "B": [ 7507 ],
            "Y": [ 7516 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85$1933": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5882 ],
            "B": [ 7509 ],
            "Y": [ 7517 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95$1936": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7510 ],
            "B": [ 7511 ],
            "Y": [ 7518 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132$1947": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7517, 7518, 7514, 7515, 7516, 7508 ],
            "B": [ 7307, 7308, 7309, 7419, 7420, 7421 ],
            "S": [ 7513 ],
            "Y": [ 7313, 7314, 7315, 7428, 7429, 7430 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103$1938": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7428 ],
            "B": [ 5888 ],
            "Y": [ 7519 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109$1940": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7315 ],
            "B": [ 5887 ],
            "Y": [ 7520 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113$1941": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7429 ],
            "B": [ 5888 ],
            "Y": [ 7521 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119$1943": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7428 ],
            "B": [ 5887 ],
            "Y": [ 7522 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123$1944": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7430 ],
            "B": [ 5888 ],
            "Y": [ 7523 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129$1946": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7429 ],
            "B": [ 5887 ],
            "Y": [ 7524 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83$1932": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7314 ],
            "B": [ 5888 ],
            "Y": [ 7525 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89$1934": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7313 ],
            "B": [ 5887 ],
            "Y": [ 7526 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93$1935": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7315 ],
            "B": [ 5888 ],
            "Y": [ 7527 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99$1937": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7314 ],
            "B": [ 5887 ],
            "Y": [ 7528 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79$1931": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5887, 5888 ],
            "Y": [ 7529 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105$1939": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7528 ],
            "B": [ 7519 ],
            "Y": [ 7530 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115$1942": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7520 ],
            "B": [ 7521 ],
            "Y": [ 7531 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125$1945": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7522 ],
            "B": [ 7523 ],
            "Y": [ 7532 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85$1933": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5887 ],
            "B": [ 7525 ],
            "Y": [ 7533 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95$1936": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7526 ],
            "B": [ 7527 ],
            "Y": [ 7534 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132$1947": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7533, 7534, 7530, 7531, 7532, 7524 ],
            "B": [ 7313, 7314, 7315, 7428, 7429, 7430 ],
            "S": [ 7529 ],
            "Y": [ 7319, 7320, 7321, 7437, 7438, 7439 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103$1938": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7437 ],
            "B": [ 5893 ],
            "Y": [ 7535 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109$1940": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7321 ],
            "B": [ 5892 ],
            "Y": [ 7536 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113$1941": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7438 ],
            "B": [ 5893 ],
            "Y": [ 7537 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119$1943": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7437 ],
            "B": [ 5892 ],
            "Y": [ 7538 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123$1944": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7439 ],
            "B": [ 5893 ],
            "Y": [ 7539 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129$1946": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7438 ],
            "B": [ 5892 ],
            "Y": [ 7540 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83$1932": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7320 ],
            "B": [ 5893 ],
            "Y": [ 7541 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89$1934": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7319 ],
            "B": [ 5892 ],
            "Y": [ 7542 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93$1935": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7321 ],
            "B": [ 5893 ],
            "Y": [ 7543 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99$1937": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7320 ],
            "B": [ 5892 ],
            "Y": [ 7544 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79$1931": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5892, 5893 ],
            "Y": [ 7545 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105$1939": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7544 ],
            "B": [ 7535 ],
            "Y": [ 7546 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115$1942": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7536 ],
            "B": [ 7537 ],
            "Y": [ 7547 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125$1945": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7538 ],
            "B": [ 7539 ],
            "Y": [ 7548 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85$1933": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5892 ],
            "B": [ 7541 ],
            "Y": [ 7549 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95$1936": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7542 ],
            "B": [ 7543 ],
            "Y": [ 7550 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132$1947": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7549, 7550, 7546, 7547, 7548, 7540 ],
            "B": [ 7319, 7320, 7321, 7437, 7438, 7439 ],
            "S": [ 7545 ],
            "Y": [ 7325, 7326, 7327, 7446, 7447, 7448 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103$1938": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7446 ],
            "B": [ 5898 ],
            "Y": [ 7551 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109$1940": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7327 ],
            "B": [ 5897 ],
            "Y": [ 7552 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113$1941": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7447 ],
            "B": [ 5898 ],
            "Y": [ 7553 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119$1943": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7446 ],
            "B": [ 5897 ],
            "Y": [ 7554 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123$1944": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7448 ],
            "B": [ 5898 ],
            "Y": [ 7555 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129$1946": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7447 ],
            "B": [ 5897 ],
            "Y": [ 7556 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83$1932": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7326 ],
            "B": [ 5898 ],
            "Y": [ 7557 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89$1934": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7325 ],
            "B": [ 5897 ],
            "Y": [ 7558 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93$1935": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7327 ],
            "B": [ 5898 ],
            "Y": [ 7559 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99$1937": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7326 ],
            "B": [ 5897 ],
            "Y": [ 7560 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79$1931": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5897, 5898 ],
            "Y": [ 7561 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105$1939": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7560 ],
            "B": [ 7551 ],
            "Y": [ 7562 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115$1942": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7552 ],
            "B": [ 7553 ],
            "Y": [ 7563 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125$1945": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7554 ],
            "B": [ 7555 ],
            "Y": [ 7564 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85$1933": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5897 ],
            "B": [ 7557 ],
            "Y": [ 7565 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95$1936": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7558 ],
            "B": [ 7559 ],
            "Y": [ 7566 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132$1947": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7565, 7566, 7562, 7563, 7564, 7556 ],
            "B": [ 7325, 7326, 7327, 7446, 7447, 7448 ],
            "S": [ 7561 ],
            "Y": [ 7331, 7332, 7333, 7455, 7456, 7457 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n1_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79$1931": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5827, 5828 ],
            "Y": [ 7567 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n1_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85$1933": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5827 ],
            "B": [ 5828 ],
            "Y": [ 7568 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n1_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132$1947": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7568, 7568, 5827, 5827 ],
            "B": [ "1", "1", "1", "0" ],
            "S": [ 7567 ],
            "Y": [ 7247, 7248, 7249, 7337 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103$1938": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7337 ],
            "B": [ 5833 ],
            "Y": [ 7569 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109$1940": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7249 ],
            "B": [ 5832 ],
            "Y": [ 7570 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119$1943": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7337 ],
            "B": [ 5832 ],
            "Y": [ 7571 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83$1932": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7248 ],
            "B": [ 5833 ],
            "Y": [ 7572 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89$1934": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7247 ],
            "B": [ 5832 ],
            "Y": [ 7573 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93$1935": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7249 ],
            "B": [ 5833 ],
            "Y": [ 7574 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99$1937": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7248 ],
            "B": [ 5832 ],
            "Y": [ 7575 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79$1931": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5832, 5833 ],
            "Y": [ 7576 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105$1939": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7575 ],
            "B": [ 7569 ],
            "Y": [ 7577 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85$1933": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5832 ],
            "B": [ 7572 ],
            "Y": [ 7578 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95$1936": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7573 ],
            "B": [ 7574 ],
            "Y": [ 7579 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132$1947": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7578, 7579, 7577, 7570, 7571, "0" ],
            "B": [ 7247, 7248, 7249, 7337, "0", "0" ],
            "S": [ 7576 ],
            "Y": [ 7253, 7254, 7255, 7338, 7339, 7340 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103$1938": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7338 ],
            "B": [ 5838 ],
            "Y": [ 7580 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109$1940": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7255 ],
            "B": [ 5837 ],
            "Y": [ 7581 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113$1941": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7339 ],
            "B": [ 5838 ],
            "Y": [ 7582 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119$1943": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7338 ],
            "B": [ 5837 ],
            "Y": [ 7583 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123$1944": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7340 ],
            "B": [ 5838 ],
            "Y": [ 7584 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129$1946": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7339 ],
            "B": [ 5837 ],
            "Y": [ 7585 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83$1932": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7254 ],
            "B": [ 5838 ],
            "Y": [ 7586 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89$1934": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7253 ],
            "B": [ 5837 ],
            "Y": [ 7587 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93$1935": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7255 ],
            "B": [ 5838 ],
            "Y": [ 7588 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99$1937": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7254 ],
            "B": [ 5837 ],
            "Y": [ 7589 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79$1931": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5837, 5838 ],
            "Y": [ 7590 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105$1939": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7589 ],
            "B": [ 7580 ],
            "Y": [ 7591 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115$1942": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7581 ],
            "B": [ 7582 ],
            "Y": [ 7592 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125$1945": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7583 ],
            "B": [ 7584 ],
            "Y": [ 7593 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85$1933": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5837 ],
            "B": [ 7586 ],
            "Y": [ 7594 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95$1936": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7587 ],
            "B": [ 7588 ],
            "Y": [ 7595 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132$1947": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7594, 7595, 7591, 7592, 7593, 7585 ],
            "B": [ 7253, 7254, 7255, 7338, 7339, 7340 ],
            "S": [ 7590 ],
            "Y": [ 7259, 7260, 7261, 7347, 7348, 7349 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103$1938": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7347 ],
            "B": [ 5843 ],
            "Y": [ 7596 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109$1940": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7261 ],
            "B": [ 5842 ],
            "Y": [ 7597 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113$1941": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7348 ],
            "B": [ 5843 ],
            "Y": [ 7598 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119$1943": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7347 ],
            "B": [ 5842 ],
            "Y": [ 7599 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123$1944": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7349 ],
            "B": [ 5843 ],
            "Y": [ 7600 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129$1946": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7348 ],
            "B": [ 5842 ],
            "Y": [ 7601 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83$1932": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7260 ],
            "B": [ 5843 ],
            "Y": [ 7602 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89$1934": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7259 ],
            "B": [ 5842 ],
            "Y": [ 7603 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93$1935": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7261 ],
            "B": [ 5843 ],
            "Y": [ 7604 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99$1937": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7260 ],
            "B": [ 5842 ],
            "Y": [ 7605 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79$1931": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5842, 5843 ],
            "Y": [ 7606 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105$1939": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7605 ],
            "B": [ 7596 ],
            "Y": [ 7607 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115$1942": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7597 ],
            "B": [ 7598 ],
            "Y": [ 7608 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125$1945": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7599 ],
            "B": [ 7600 ],
            "Y": [ 7609 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85$1933": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5842 ],
            "B": [ 7602 ],
            "Y": [ 7610 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95$1936": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7603 ],
            "B": [ 7604 ],
            "Y": [ 7611 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132$1947": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7610, 7611, 7607, 7608, 7609, 7601 ],
            "B": [ 7259, 7260, 7261, 7347, 7348, 7349 ],
            "S": [ 7606 ],
            "Y": [ 7265, 7266, 7267, 7356, 7357, 7358 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103$1938": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7356 ],
            "B": [ 5848 ],
            "Y": [ 7612 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109$1940": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7267 ],
            "B": [ 5847 ],
            "Y": [ 7613 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113$1941": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7357 ],
            "B": [ 5848 ],
            "Y": [ 7614 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119$1943": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7356 ],
            "B": [ 5847 ],
            "Y": [ 7615 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123$1944": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7358 ],
            "B": [ 5848 ],
            "Y": [ 7616 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129$1946": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7357 ],
            "B": [ 5847 ],
            "Y": [ 7617 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83$1932": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7266 ],
            "B": [ 5848 ],
            "Y": [ 7618 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89$1934": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7265 ],
            "B": [ 5847 ],
            "Y": [ 7619 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93$1935": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7267 ],
            "B": [ 5848 ],
            "Y": [ 7620 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99$1937": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7266 ],
            "B": [ 5847 ],
            "Y": [ 7621 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79$1931": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5847, 5848 ],
            "Y": [ 7622 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105$1939": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7621 ],
            "B": [ 7612 ],
            "Y": [ 7623 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115$1942": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7613 ],
            "B": [ 7614 ],
            "Y": [ 7624 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125$1945": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7615 ],
            "B": [ 7616 ],
            "Y": [ 7625 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85$1933": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5847 ],
            "B": [ 7618 ],
            "Y": [ 7626 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95$1936": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7619 ],
            "B": [ 7620 ],
            "Y": [ 7627 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132$1947": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7626, 7627, 7623, 7624, 7625, 7617 ],
            "B": [ 7265, 7266, 7267, 7356, 7357, 7358 ],
            "S": [ 7622 ],
            "Y": [ 7271, 7272, 7273, 7365, 7366, 7367 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103$1938": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7365 ],
            "B": [ 5853 ],
            "Y": [ 7628 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109$1940": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7273 ],
            "B": [ 5852 ],
            "Y": [ 7629 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113$1941": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7366 ],
            "B": [ 5853 ],
            "Y": [ 7630 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119$1943": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7365 ],
            "B": [ 5852 ],
            "Y": [ 7631 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123$1944": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7367 ],
            "B": [ 5853 ],
            "Y": [ 7632 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129$1946": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7366 ],
            "B": [ 5852 ],
            "Y": [ 7633 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83$1932": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7272 ],
            "B": [ 5853 ],
            "Y": [ 7634 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89$1934": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7271 ],
            "B": [ 5852 ],
            "Y": [ 7635 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93$1935": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7273 ],
            "B": [ 5853 ],
            "Y": [ 7636 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99$1937": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7272 ],
            "B": [ 5852 ],
            "Y": [ 7637 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79$1931": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5852, 5853 ],
            "Y": [ 7638 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105$1939": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7637 ],
            "B": [ 7628 ],
            "Y": [ 7639 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115$1942": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7629 ],
            "B": [ 7630 ],
            "Y": [ 7640 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125$1945": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7631 ],
            "B": [ 7632 ],
            "Y": [ 7641 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85$1933": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5852 ],
            "B": [ 7634 ],
            "Y": [ 7642 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95$1936": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7635 ],
            "B": [ 7636 ],
            "Y": [ 7643 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132$1947": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7642, 7643, 7639, 7640, 7641, 7633 ],
            "B": [ 7271, 7272, 7273, 7365, 7366, 7367 ],
            "S": [ 7638 ],
            "Y": [ 7277, 7278, 7279, 7374, 7375, 7376 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103$1938": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7374 ],
            "B": [ 5858 ],
            "Y": [ 7644 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109$1940": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7279 ],
            "B": [ 5857 ],
            "Y": [ 7645 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113$1941": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7375 ],
            "B": [ 5858 ],
            "Y": [ 7646 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119$1943": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7374 ],
            "B": [ 5857 ],
            "Y": [ 7647 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123$1944": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7376 ],
            "B": [ 5858 ],
            "Y": [ 7648 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129$1946": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7375 ],
            "B": [ 5857 ],
            "Y": [ 7649 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83$1932": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7278 ],
            "B": [ 5858 ],
            "Y": [ 7650 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89$1934": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7277 ],
            "B": [ 5857 ],
            "Y": [ 7651 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93$1935": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7279 ],
            "B": [ 5858 ],
            "Y": [ 7652 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99$1937": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7278 ],
            "B": [ 5857 ],
            "Y": [ 7653 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79$1931": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5857, 5858 ],
            "Y": [ 7654 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105$1939": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7653 ],
            "B": [ 7644 ],
            "Y": [ 7655 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115$1942": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7645 ],
            "B": [ 7646 ],
            "Y": [ 7656 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125$1945": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7647 ],
            "B": [ 7648 ],
            "Y": [ 7657 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85$1933": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5857 ],
            "B": [ 7650 ],
            "Y": [ 7658 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95$1936": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7651 ],
            "B": [ 7652 ],
            "Y": [ 7659 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132$1947": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7658, 7659, 7655, 7656, 7657, 7649 ],
            "B": [ 7277, 7278, 7279, 7374, 7375, 7376 ],
            "S": [ 7654 ],
            "Y": [ 7283, 7284, 7285, 7383, 7384, 7385 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103$1938": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7383 ],
            "B": [ 5863 ],
            "Y": [ 7660 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109$1940": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7285 ],
            "B": [ 5862 ],
            "Y": [ 7661 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113$1941": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7384 ],
            "B": [ 5863 ],
            "Y": [ 7662 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119$1943": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7383 ],
            "B": [ 5862 ],
            "Y": [ 7663 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123$1944": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7385 ],
            "B": [ 5863 ],
            "Y": [ 7664 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129$1946": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7384 ],
            "B": [ 5862 ],
            "Y": [ 7665 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83$1932": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7284 ],
            "B": [ 5863 ],
            "Y": [ 7666 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89$1934": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7283 ],
            "B": [ 5862 ],
            "Y": [ 7667 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93$1935": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7285 ],
            "B": [ 5863 ],
            "Y": [ 7668 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99$1937": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7284 ],
            "B": [ 5862 ],
            "Y": [ 7669 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79$1931": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5862, 5863 ],
            "Y": [ 7670 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105$1939": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7669 ],
            "B": [ 7660 ],
            "Y": [ 7671 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115$1942": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7661 ],
            "B": [ 7662 ],
            "Y": [ 7672 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125$1945": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7663 ],
            "B": [ 7664 ],
            "Y": [ 7673 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85$1933": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5862 ],
            "B": [ 7666 ],
            "Y": [ 7674 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95$1936": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7667 ],
            "B": [ 7668 ],
            "Y": [ 7675 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132$1947": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7674, 7675, 7671, 7672, 7673, 7665 ],
            "B": [ 7283, 7284, 7285, 7383, 7384, 7385 ],
            "S": [ 7670 ],
            "Y": [ 7465, 7466, 7467, 7468, 7469, 7470 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103$1938": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7392 ],
            "B": [ 5868 ],
            "Y": [ 7676 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109$1940": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7291 ],
            "B": [ 5867 ],
            "Y": [ 7677 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113$1941": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7393 ],
            "B": [ 5868 ],
            "Y": [ 7678 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119$1943": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7392 ],
            "B": [ 5867 ],
            "Y": [ 7679 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123$1944": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7394 ],
            "B": [ 5868 ],
            "Y": [ 7680 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129$1946": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7393 ],
            "B": [ 5867 ],
            "Y": [ 7681 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83$1932": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7290 ],
            "B": [ 5868 ],
            "Y": [ 7682 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89$1934": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7289 ],
            "B": [ 5867 ],
            "Y": [ 7683 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93$1935": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7291 ],
            "B": [ 5868 ],
            "Y": [ 7684 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99$1937": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7290 ],
            "B": [ 5867 ],
            "Y": [ 7685 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79$1931": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5867, 5868 ],
            "Y": [ 7686 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105$1939": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7685 ],
            "B": [ 7676 ],
            "Y": [ 7687 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115$1942": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7677 ],
            "B": [ 7678 ],
            "Y": [ 7688 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125$1945": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7679 ],
            "B": [ 7680 ],
            "Y": [ 7689 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85$1933": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5867 ],
            "B": [ 7682 ],
            "Y": [ 7690 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95$1936": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7683 ],
            "B": [ 7684 ],
            "Y": [ 7691 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132$1947": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7690, 7691, 7687, 7688, 7689, 7681 ],
            "B": [ 7289, 7290, 7291, 7392, 7393, 7394 ],
            "S": [ 7686 ],
            "Y": [ 7295, 7296, 7297, 7401, 7402, 7403 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\priority_encoder_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:19$1928": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:19.20-19.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 7460 ],
            "Y": [ 7692 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\priority_encoder_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:23$1929": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:23.20-23.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7692, "0", "0" ],
            "B": [ "0", "1", "0" ],
            "S": [ 7459 ],
            "Y": [ 7693, 7694, 7695 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\priority_encoder_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:27$1930": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:27.20-27.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7693, 7694, 7695 ],
            "B": [ "1", "1", "0" ],
            "S": [ 7458 ],
            "Y": [ 3219, 3220, 3221 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\priority_encoder_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:19$1928": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:19.20-19.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 7461 ],
            "Y": [ 7696 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\priority_encoder_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:23$1929": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:23.20-23.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7696, "0", "0" ],
            "B": [ "0", "1", "0" ],
            "S": [ 7462 ],
            "Y": [ 7697, 7698, 7699 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\priority_encoder_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:27$1930": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:27.20-27.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7697, 7698, 7699 ],
            "B": [ "1", "1", "0" ],
            "S": [ 7463 ],
            "Y": [ 3222, 3223, 3224 ]
          }
        },
        "$flatten\\atbs_core_0.\\analog_trigger_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3710$1428": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3710.20-3710.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7700 ],
            "B": [ 7701 ],
            "Y": [ 7702 ]
          }
        },
        "$flatten\\atbs_core_0.\\analog_trigger_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3694$1420": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3694.20-3694.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 683, 684, 685, 686, 687, 688, 689 ],
            "B": [ 5992, 5993, 5994, 5995, 5996, 5997, 5998 ],
            "Y": [ 7701 ]
          }
        },
        "$flatten\\atbs_core_0.\\analog_trigger_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3708$1427": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3708.20-3708.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 5992, 5993, 5994, 5995, 5996, 5997, 5998 ],
            "Y": [ 7700 ]
          }
        },
        "$flatten\\atbs_core_0.\\analog_trigger_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3712$1429": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3712.20-3712.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4292 ],
            "B": [ 7702 ],
            "Y": [ 7703 ]
          }
        },
        "$flatten\\atbs_core_0.\\analog_trigger_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3698$1422": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3698.20-3698.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3248, 3249, 3250, 3251, 3252, 3253, 3254 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 7701 ],
            "Y": [ 5816, 5817, 5818, 5819, 5820, 5821, 5822 ]
          }
        },
        "$flatten\\atbs_core_0.\\analog_trigger_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3714$1430": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3714.20-3714.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 7703 ],
            "Y": [ 14 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4250$1508": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4250.20-4250.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5815 ],
            "B": [ 6526 ],
            "Y": [ 6278 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4274$1517": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4274.20-4274.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5815 ],
            "B": [ 7704 ],
            "Y": [ 6279 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4304$1529": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4304.20-4304.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7705 ],
            "B": [ 7706 ],
            "Y": [ 7707 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4316$1535": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4316.20-4316.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7708 ],
            "B": [ 7709 ],
            "Y": [ 6284 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4332$1543": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4332.20-4332.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5810 ],
            "B": [ 7709 ],
            "Y": [ 7710 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4363$1554": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4363.20-4363.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7711 ],
            "B": [ 33 ],
            "Y": [ 7712 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4365$1555": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4365.20-4365.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7712 ],
            "B": [ 5974 ],
            "Y": [ 15 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4220$1501": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4220.20-4220.33"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7713 ],
            "Y": [ 7706 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4312$1533": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4312.20-4312.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3303, 3304, 3305 ],
            "B": [ "1", "1", "1" ],
            "Y": [ 7709 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4343$1545": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4343.20-4343.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3255, 3256, 3257, 3258, 3259, 3260, 3285 ],
            "B": [ "1" ],
            "Y": [ 7714 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4345$1546": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4345.20-4345.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3255, 3256, 3257, 3258, 3259, 3260, 3285 ],
            "B": [ "0", "1" ],
            "Y": [ 7715 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4347$1547": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4347.20-4347.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3255, 3256, 3257, 3258, 3259, 3260, 3285 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 7716 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4349$1548": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4349.20-4349.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3255, 3256, 3257, 3258, 3259, 3260, 3285 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 7717 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4272$1516": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4272.20-4272.32"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6526 ],
            "Y": [ 7704 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4314$1534": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4314.20-4314.37"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6283 ],
            "Y": [ 7708 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4324$1539": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4324.20-4324.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7709 ],
            "B": [ 6283 ],
            "Y": [ 7718 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$procdff$2836": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4397.3-4401.46"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 7719, 7720, 7721 ],
            "Q": [ 3303, 3304, 3305 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$procdff$2851": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4367.3-4371.29"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 7705 ],
            "Q": [ 7713 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$procmux$2577_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4244.5-4248.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7706, 7713 ],
            "B": [ "1" ],
            "Y": [ 5790 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$procmux$2579": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4237.5-4241.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0", "1" ],
            "S": [ 5790, 6277 ],
            "Y": [ 5779 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$procmux$2581_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4237.5-4241.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7706, 7713 ],
            "B": [ "0", "1" ],
            "Y": [ 6277 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$procmux$2583": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4230.5-4234.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 7722, 7723 ],
            "S": [ 5790, 6277 ],
            "Y": [ 7705 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4214$1498": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4214.20-4214.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "1", "0", "0", "0", "0", "1", "0" ],
            "B": [ 3277, 3278, 3279, 3280, 3281, 3282, 3283, 3284 ],
            "S": [ 6523 ],
            "Y": [ 7724, 7725, 7726, 7727, 7728, 7729, 7730, 7731 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4216$1499": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4216.20-4216.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7724, 7725, 7726, 7727, 7728, 7729, 7730, 7731 ],
            "B": [ "0", "1", "0", "0", "0", "0", "1", "0" ],
            "S": [ 6524 ],
            "Y": [ 5782, 5783, 5784, 5785, 5786, 5787, 5788, 5789 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4218$1500": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4218.20-4218.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7713 ],
            "B": [ "1" ],
            "S": [ 5815 ],
            "Y": [ 7722 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4224$1503": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4224.20-4224.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 7713 ],
            "S": [ 33 ],
            "Y": [ 7723 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4268$1514": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4268.20-4268.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 651, 652, 653, 654, 655, 656, 657, 658 ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "S": [ 666 ],
            "Y": [ 7732, 7733, 7734, 7735, 7736, 7737, 7738, 7739 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4270$1515": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4270.20-4270.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7732, 7733, 7734, 7735, 7736, 7737, 7738, 7739 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "0" ],
            "S": [ 4284 ],
            "Y": [ 7740, 7741, 7742, 7743, 7744, 7745, 7746, 7747 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4288$1521": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4288.20-4288.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3331, 3332, 3333, 3334, 3335, 3336, 3337, 3338 ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "S": [ 4269 ],
            "Y": [ 7748, 7749, 7750, 7751, 7752, 7753, 7754, 7755 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4290$1522": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4290.20-4290.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7748, 7749, 7750, 7751, 7752, 7753, 7754, 7755 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 4212 ],
            "Y": [ 7756, 7757, 7758, 7759, 7760, 7761, 7762, 7763 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4292$1523": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4292.20-4292.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 7756, 7757, 7758, 7759, 7760, 7761, 7762, 7763 ],
            "S": [ 6279 ],
            "Y": [ 7764, 7765, 7766, 7767, 7768, 7769, 7770, 7771 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4294$1524": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4294.20-4294.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6279 ],
            "Y": [ 7772 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4296$1525": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4296.20-4296.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7764, 7765, 7766, 7767, 7768, 7769, 7770, 7771 ],
            "B": [ 7740, 7741, 7742, 7743, 7744, 7745, 7746, 7747 ],
            "S": [ 6278 ],
            "Y": [ 7773, 7774, 7775, 7776, 7777, 7778, 7779, 7780 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4298$1526": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4298.20-4298.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7772 ],
            "B": [ "1" ],
            "S": [ 6278 ],
            "Y": [ 7781 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4306$1530": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4306.20-4306.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 7707 ],
            "Y": [ 7782 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4308$1531": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4308.20-4308.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5791, 5792, 5793, 5794, 5795, 5796, 5797, 5798 ],
            "B": [ 7773, 7774, 7775, 7776, 7777, 7778, 7779, 7780 ],
            "S": [ 5781 ],
            "Y": [ 5799, 5800, 5801, 5802, 5803, 5804, 5805, 5806 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4310$1532": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4310.20-4310.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7782 ],
            "B": [ 7781 ],
            "S": [ 5781 ],
            "Y": [ 6283 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4318$1536": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4318.20-4318.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0" ],
            "S": [ 6284 ],
            "Y": [ 7783 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4320$1537": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4320.20-4320.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7783 ],
            "B": [ "1" ],
            "S": [ 6283 ],
            "Y": [ 5808 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4328$1541": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4328.20-4328.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3312, 3313, 3314 ],
            "B": [ "0", "0", "0" ],
            "S": [ 7718 ],
            "Y": [ 7719, 7720, 7721 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4334$1544": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4334.20-4334.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 7710 ],
            "Y": [ 6222 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4351$1549": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4351.20-4351.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1", "1", "1" ],
            "B": [ "1", "1", "1", "0" ],
            "S": [ 7717 ],
            "Y": [ 7784, 7785, 7786, 7787 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4353$1550": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4353.20-4353.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7784, 7785, 7786, 7787 ],
            "B": [ "1", "1", "0", "0" ],
            "S": [ 7716 ],
            "Y": [ 7788, 7789, 7790, 7791 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4355$1551": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4355.20-4355.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7788, 7789, 7790, 7791 ],
            "B": [ "1", "0", "0", "0" ],
            "S": [ 7715 ],
            "Y": [ 7792, 7793, 7794, 7795 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4357$1552": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4357.20-4357.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7792, 7793, 7794, 7795 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 7714 ],
            "Y": [ 5811, 5812, 5813, 5814 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.\\sync_chain_0.$procdff$2731": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5281.3-5285.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5815, 7796 ],
            "Q": [ 7796, 7711 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3900$1441": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3900.20-3900.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5778 ],
            "B": [ 6528 ],
            "Y": [ 6270 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3924$1450": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3924.20-3924.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5778 ],
            "B": [ 7797 ],
            "Y": [ 6271 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3954$1462": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3954.20-3954.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7798 ],
            "B": [ 7799 ],
            "Y": [ 7800 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3966$1468": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3966.20-3966.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7801 ],
            "B": [ 7802 ],
            "Y": [ 6276 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3982$1476": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3982.20-3982.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5773 ],
            "B": [ 7802 ],
            "Y": [ 7803 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4013$1487": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4013.20-4013.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7804 ],
            "B": [ 33 ],
            "Y": [ 7805 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4015$1488": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4015.20-4015.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7805 ],
            "B": [ 5974 ],
            "Y": [ 20 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3870$1434": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3870.20-3870.33"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7806 ],
            "Y": [ 7799 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3962$1466": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3962.20-3962.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3370, 3371, 3372 ],
            "B": [ "1", "1", "1" ],
            "Y": [ 7802 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3993$1478": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3993.20-3993.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3339, 3340, 3341, 3342, 3343, 3344, 3345 ],
            "B": [ "1" ],
            "Y": [ 7807 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3995$1479": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3995.20-3995.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3339, 3340, 3341, 3342, 3343, 3344, 3345 ],
            "B": [ "0", "1" ],
            "Y": [ 7808 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3997$1480": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3997.20-3997.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3339, 3340, 3341, 3342, 3343, 3344, 3345 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 7809 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3999$1481": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3999.20-3999.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3339, 3340, 3341, 3342, 3343, 3344, 3345 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 7810 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3922$1449": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3922.20-3922.32"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6528 ],
            "Y": [ 7797 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3964$1467": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3964.20-3964.37"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6275 ],
            "Y": [ 7801 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3974$1472": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3974.20-3974.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7802 ],
            "B": [ 6275 ],
            "Y": [ 7811 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$procdff$2857": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4047.3-4051.46"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 7812, 7813, 7814 ],
            "Q": [ 3370, 3371, 3372 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$procdff$2872": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4017.3-4021.29"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 7798 ],
            "Q": [ 7806 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$procmux$2588_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3894.5-3898.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7799, 7806 ],
            "B": [ "1" ],
            "Y": [ 6127 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$procmux$2590": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3887.5-3891.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0", "1" ],
            "S": [ 6127, 6269 ],
            "Y": [ 5759 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$procmux$2592_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3887.5-3891.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7799, 7806 ],
            "B": [ "0", "1" ],
            "Y": [ 6269 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$procmux$2594": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3880.5-3884.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 7815, 7816 ],
            "S": [ 6127, 6269 ],
            "Y": [ 7798 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3868$1433": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3868.20-3868.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7806 ],
            "B": [ "1" ],
            "S": [ 5778 ],
            "Y": [ 7815 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3874$1436": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3874.20-3874.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 7806 ],
            "S": [ 33 ],
            "Y": [ 7816 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3918$1447": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3918.20-3918.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 619, 620, 621, 622, 623, 624, 625, 626 ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "S": [ 634 ],
            "Y": [ 7817, 7818, 7819, 7820, 7821, 7822, 7823, 7824 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3920$1448": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3920.20-3920.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7817, 7818, 7819, 7820, 7821, 7822, 7823, 7824 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "0" ],
            "S": [ 4283 ],
            "Y": [ 7825, 7826, 7827, 7828, 7829, 7830, 7831, 7832 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3938$1454": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3938.20-3938.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3398, 3399, 3400, 3401, 3402, 3403, 3404, 3405 ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "S": [ 4270 ],
            "Y": [ 7833, 7834, 7835, 7836, 7837, 7838, 7839, 7840 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3940$1455": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3940.20-3940.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7833, 7834, 7835, 7836, 7837, 7838, 7839, 7840 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 4215 ],
            "Y": [ 7841, 7842, 7843, 7844, 7845, 7846, 7847, 7848 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3942$1456": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3942.20-3942.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 7841, 7842, 7843, 7844, 7845, 7846, 7847, 7848 ],
            "S": [ 6271 ],
            "Y": [ 7849, 7850, 7851, 7852, 7853, 7854, 7855, 7856 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3944$1457": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3944.20-3944.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6271 ],
            "Y": [ 7857 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3946$1458": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3946.20-3946.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7849, 7850, 7851, 7852, 7853, 7854, 7855, 7856 ],
            "B": [ 7825, 7826, 7827, 7828, 7829, 7830, 7831, 7832 ],
            "S": [ 6270 ],
            "Y": [ 7858, 7859, 7860, 7861, 7862, 7863, 7864, 7865 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3948$1459": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3948.20-3948.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7857 ],
            "B": [ "1" ],
            "S": [ 6270 ],
            "Y": [ 7866 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3956$1463": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3956.20-3956.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 7800 ],
            "Y": [ 7867 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3958$1464": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3958.20-3958.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", 6128, "0" ],
            "B": [ 7858, 7859, 7860, 7861, 7862, 7863, 7864, 7865 ],
            "S": [ 5761 ],
            "Y": [ 5762, 5763, 5764, 5765, 5766, 5767, 5768, 5769 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3960$1465": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3960.20-3960.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7867 ],
            "B": [ 7866 ],
            "S": [ 5761 ],
            "Y": [ 6275 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3968$1469": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3968.20-3968.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0" ],
            "S": [ 6276 ],
            "Y": [ 7868 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3970$1470": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3970.20-3970.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7868 ],
            "B": [ "1" ],
            "S": [ 6275 ],
            "Y": [ 5771 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3978$1474": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3978.20-3978.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3379, 3380, 3381 ],
            "B": [ "0", "0", "0" ],
            "S": [ 7811 ],
            "Y": [ 7812, 7813, 7814 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3984$1477": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3984.20-3984.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 7803 ],
            "Y": [ 6224 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4001$1482": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4001.20-4001.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1", "1", "1" ],
            "B": [ "1", "1", "1", "0" ],
            "S": [ 7810 ],
            "Y": [ 7869, 7870, 7871, 7872 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4003$1483": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4003.20-4003.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7869, 7870, 7871, 7872 ],
            "B": [ "1", "1", "0", "0" ],
            "S": [ 7809 ],
            "Y": [ 7873, 7874, 7875, 7876 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4005$1484": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4005.20-4005.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7873, 7874, 7875, 7876 ],
            "B": [ "1", "0", "0", "0" ],
            "S": [ 7808 ],
            "Y": [ 7877, 7878, 7879, 7880 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4007$1485": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4007.20-4007.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7877, 7878, 7879, 7880 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 7807 ],
            "Y": [ 5774, 5775, 5776, 5777 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.\\sync_chain_0.$procdff$2731": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5281.3-5285.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 5778, 7881 ],
            "Q": [ 7881, 7804 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5161$1680": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5161.20-5161.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7882 ],
            "B": [ 7883 ],
            "Y": [ 6263 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5165$1682": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5165.20-5165.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7884 ],
            "B": [ 7885 ],
            "Y": [ 6262 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5167$1683": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5167.20-5167.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3406, 3407, 3408, 3409, 3410, 3411, 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "Y": [ 6266 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5183$1691": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5183.20-5183.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5754, 5755 ],
            "Y": [ 7886 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5193$1696": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5193.20-5193.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5754, 5755 ],
            "B": [ "0", "1" ],
            "Y": [ 7887 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5205$1702": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5205.20-5205.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5754, 5755 ],
            "B": [ "1" ],
            "Y": [ 7888 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5159$1679": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5159.20-5159.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7884 ],
            "Y": [ 7882 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5163$1681": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5163.20-5163.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7883 ],
            "Y": [ 7885 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5169$1684": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5169.20-5169.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6266 ],
            "B": [ 7889 ],
            "Y": [ 7890 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$procdff$2827": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5239.3-5243.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 7891, 7892, 7893, 7894, 7895, 7896, 7897, 7898, 7899, 7900, 7901, 7902, 7903, 7904, 7905, 7906 ],
            "Q": [ 3406, 3407, 3408, 3409, 3410, 3411, 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$procdff$2830": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5233.3-5237.32"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 7883 ],
            "Q": [ 7884 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$procmux$2565_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5226.5-5231.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7886, 7887, 7888 ],
            "B": [ "0", "1" ],
            "Y": [ 6374 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$procmux$2566_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5226.5-5231.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7886, 7887, 7888 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 6375 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$procmux$2568": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5218.5-5223.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 7907, 7908, 7909, 7910 ],
            "S": [ 6264, 6267 ],
            "Y": [ 5751, 5752 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$procmux$2569_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5218.5-5223.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7886, 7887, 7888 ],
            "B": [ "1" ],
            "Y": [ 6264 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$procmux$2573": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5210.5-5215.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 7911 ],
            "S": [ 6264 ],
            "Y": [ 7889 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5173$1686": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5173.20-5173.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3454, 3455, 3456, 3457, 3458, 3459, 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 7890 ],
            "Y": [ 7891, 7892, 7893, 7894, 7895, 7896, 7897, 7898, 7899, 7900, 7901, 7902, 7903, 7904, 7905, 7906 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5175$1687": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5175.20-5175.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6262 ],
            "Y": [ 7912 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5177$1688": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5177.20-5177.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "1", "0" ],
            "S": [ 6262 ],
            "Y": [ 7913, 7914 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5179$1689": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5179.20-5179.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7912 ],
            "B": [ "1" ],
            "S": [ 6263 ],
            "Y": [ 7911 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5181$1690": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5181.20-5181.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7913, 7914 ],
            "B": [ "0", "1" ],
            "S": [ 6263 ],
            "Y": [ 7907, 7908 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5187$1693": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5187.20-5187.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 7884 ],
            "Y": [ 5756 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5189$1694": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5189.20-5189.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 6266 ],
            "Y": [ 7909, 7910 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.\\sync_chain_0.$procdff$2731": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5281.3-5285.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 7, 7915 ],
            "Q": [ 7915, 7883 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5161$1680": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5161.20-5161.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7916 ],
            "B": [ 7917 ],
            "Y": [ 6256 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5165$1682": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5165.20-5165.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7918 ],
            "B": [ 7919 ],
            "Y": [ 6255 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5167$1683": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5167.20-5167.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477, 3478, 3479, 3480, 3481, 3482, 3483, 3484, 3485 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "Y": [ 6259 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5183$1691": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5183.20-5183.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5746, 5747 ],
            "Y": [ 7920 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5193$1696": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5193.20-5193.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5746, 5747 ],
            "B": [ "0", "1" ],
            "Y": [ 7921 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5205$1702": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5205.20-5205.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5746, 5747 ],
            "B": [ "1" ],
            "Y": [ 7922 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5159$1679": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5159.20-5159.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7918 ],
            "Y": [ 7916 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5163$1681": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5163.20-5163.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7917 ],
            "Y": [ 7919 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5169$1684": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5169.20-5169.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6259 ],
            "B": [ 7923 ],
            "Y": [ 7924 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$procdff$2827": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5239.3-5243.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 7925, 7926, 7927, 7928, 7929, 7930, 7931, 7932, 7933, 7934, 7935, 7936, 7937, 7938, 7939, 7940 ],
            "Q": [ 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477, 3478, 3479, 3480, 3481, 3482, 3483, 3484, 3485 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$procdff$2830": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5233.3-5237.32"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 7917 ],
            "Q": [ 7918 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$procmux$2565_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5226.5-5231.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7920, 7921, 7922 ],
            "B": [ "0", "1" ],
            "Y": [ 6376 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$procmux$2566_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5226.5-5231.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7920, 7921, 7922 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 6377 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$procmux$2568": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5218.5-5223.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 7941, 7942, 7943, 7944 ],
            "S": [ 6257, 6260 ],
            "Y": [ 5743, 5744 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$procmux$2569_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5218.5-5223.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7920, 7921, 7922 ],
            "B": [ "1" ],
            "Y": [ 6257 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$procmux$2573": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5210.5-5215.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 7945 ],
            "S": [ 6257 ],
            "Y": [ 7923 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5173$1686": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5173.20-5173.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 7924 ],
            "Y": [ 7925, 7926, 7927, 7928, 7929, 7930, 7931, 7932, 7933, 7934, 7935, 7936, 7937, 7938, 7939, 7940 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5175$1687": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5175.20-5175.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6255 ],
            "Y": [ 7946 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5177$1688": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5177.20-5177.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "1", "0" ],
            "S": [ 6255 ],
            "Y": [ 7947, 7948 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5179$1689": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5179.20-5179.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7946 ],
            "B": [ "1" ],
            "S": [ 6256 ],
            "Y": [ 7945 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5181$1690": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5181.20-5181.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7947, 7948 ],
            "B": [ "0", "1" ],
            "S": [ 6256 ],
            "Y": [ 7941, 7942 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5187$1693": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5187.20-5187.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 7918 ],
            "Y": [ 5748 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5189$1694": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5189.20-5189.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 6259 ],
            "Y": [ 7943, 7944 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.\\sync_chain_0.$procdff$2731": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5281.3-5285.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 8, 7949 ],
            "Q": [ 7949, 7917 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5161$1680": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5161.20-5161.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7950 ],
            "B": [ 7951 ],
            "Y": [ 6249 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5165$1682": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5165.20-5165.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7952 ],
            "B": [ 7953 ],
            "Y": [ 6248 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5167$1683": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5167.20-5167.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543, 3544, 3545, 3546, 3547, 3548, 3549 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "Y": [ 6252 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5183$1691": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5183.20-5183.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5738, 5739 ],
            "Y": [ 7954 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5193$1696": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5193.20-5193.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5738, 5739 ],
            "B": [ "0", "1" ],
            "Y": [ 7955 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5205$1702": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5205.20-5205.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5738, 5739 ],
            "B": [ "1" ],
            "Y": [ 7956 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5159$1679": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5159.20-5159.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7952 ],
            "Y": [ 7950 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5163$1681": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5163.20-5163.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7951 ],
            "Y": [ 7953 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5169$1684": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5169.20-5169.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6252 ],
            "B": [ 7957 ],
            "Y": [ 7958 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$procdff$2827": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5239.3-5243.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 7959, 7960, 7961, 7962, 7963, 7964, 7965, 7966, 7967, 7968, 7969, 7970, 7971, 7972, 7973, 7974 ],
            "Q": [ 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543, 3544, 3545, 3546, 3547, 3548, 3549 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$procdff$2830": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5233.3-5237.32"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 7951 ],
            "Q": [ 7952 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$procmux$2565_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5226.5-5231.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7954, 7955, 7956 ],
            "B": [ "0", "1" ],
            "Y": [ 6378 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$procmux$2566_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5226.5-5231.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7954, 7955, 7956 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 6379 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$procmux$2568": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5218.5-5223.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 7975, 7976, 7977, 7978 ],
            "S": [ 6250, 6253 ],
            "Y": [ 5735, 5736 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$procmux$2569_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5218.5-5223.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7954, 7955, 7956 ],
            "B": [ "1" ],
            "Y": [ 6250 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$procmux$2573": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5210.5-5215.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 7979 ],
            "S": [ 6250 ],
            "Y": [ 7957 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5173$1686": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5173.20-5173.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3582, 3583, 3584, 3585, 3586, 3587, 3588, 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596, 3597 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 7958 ],
            "Y": [ 7959, 7960, 7961, 7962, 7963, 7964, 7965, 7966, 7967, 7968, 7969, 7970, 7971, 7972, 7973, 7974 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5175$1687": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5175.20-5175.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6248 ],
            "Y": [ 7980 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5177$1688": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5177.20-5177.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "1", "0" ],
            "S": [ 6248 ],
            "Y": [ 7981, 7982 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5179$1689": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5179.20-5179.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7980 ],
            "B": [ "1" ],
            "S": [ 6249 ],
            "Y": [ 7979 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5181$1690": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5181.20-5181.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7981, 7982 ],
            "B": [ "0", "1" ],
            "S": [ 6249 ],
            "Y": [ 7975, 7976 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5187$1693": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5187.20-5187.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 7952 ],
            "Y": [ 5740 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5189$1694": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5189.20-5189.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 6252 ],
            "Y": [ 7977, 7978 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.\\sync_chain_0.$procdff$2731": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5281.3-5285.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 9, 7983 ],
            "Q": [ 7983, 7951 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5161$1680": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5161.20-5161.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7984 ],
            "B": [ 7985 ],
            "Y": [ 6242 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5165$1682": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5165.20-5165.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7986 ],
            "B": [ 7987 ],
            "Y": [ 6241 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5167$1683": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5167.20-5167.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3598, 3599, 3600, 3601, 3602, 3603, 3604, 3605, 3606, 3607, 3608, 3609, 3610, 3611, 3612, 3613 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "Y": [ 6245 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5183$1691": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5183.20-5183.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5730, 5731 ],
            "Y": [ 7988 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5193$1696": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5193.20-5193.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5730, 5731 ],
            "B": [ "0", "1" ],
            "Y": [ 7989 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5205$1702": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5205.20-5205.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5730, 5731 ],
            "B": [ "1" ],
            "Y": [ 7990 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5159$1679": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5159.20-5159.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7986 ],
            "Y": [ 7984 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5163$1681": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5163.20-5163.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7985 ],
            "Y": [ 7987 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5169$1684": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5169.20-5169.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6245 ],
            "B": [ 7991 ],
            "Y": [ 7992 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$procdff$2827": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5239.3-5243.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 7993, 7994, 7995, 7996, 7997, 7998, 7999, 8000, 8001, 8002, 8003, 8004, 8005, 8006, 8007, 8008 ],
            "Q": [ 3598, 3599, 3600, 3601, 3602, 3603, 3604, 3605, 3606, 3607, 3608, 3609, 3610, 3611, 3612, 3613 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$procdff$2830": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5233.3-5237.32"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 7985 ],
            "Q": [ 7986 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$procmux$2565_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5226.5-5231.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7988, 7989, 7990 ],
            "B": [ "0", "1" ],
            "Y": [ 6380 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$procmux$2566_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5226.5-5231.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7988, 7989, 7990 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 6381 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$procmux$2568": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5218.5-5223.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 8009, 8010, 8011, 8012 ],
            "S": [ 6243, 6246 ],
            "Y": [ 5727, 5728 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$procmux$2569_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5218.5-5223.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7988, 7989, 7990 ],
            "B": [ "1" ],
            "Y": [ 6243 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$procmux$2573": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5210.5-5215.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 8013 ],
            "S": [ 6243 ],
            "Y": [ 7991 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5173$1686": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5173.20-5173.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3646, 3647, 3648, 3649, 3650, 3651, 3652, 3653, 3654, 3655, 3656, 3657, 3658, 3659, 3660, 3661 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 7992 ],
            "Y": [ 7993, 7994, 7995, 7996, 7997, 7998, 7999, 8000, 8001, 8002, 8003, 8004, 8005, 8006, 8007, 8008 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5175$1687": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5175.20-5175.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6241 ],
            "Y": [ 8014 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5177$1688": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5177.20-5177.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "1", "0" ],
            "S": [ 6241 ],
            "Y": [ 8015, 8016 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5179$1689": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5179.20-5179.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8014 ],
            "B": [ "1" ],
            "S": [ 6242 ],
            "Y": [ 8013 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5181$1690": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5181.20-5181.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8015, 8016 ],
            "B": [ "0", "1" ],
            "S": [ 6242 ],
            "Y": [ 8009, 8010 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5187$1693": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5187.20-5187.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 7986 ],
            "Y": [ 5732 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5189$1694": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5189.20-5189.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 6245 ],
            "Y": [ 8011, 8012 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.\\sync_chain_0.$procdff$2731": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5281.3-5285.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 10, 8017 ],
            "Q": [ 8017, 7985 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5161$1680": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5161.20-5161.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8018 ],
            "B": [ 8019 ],
            "Y": [ 6235 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5165$1682": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5165.20-5165.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8020 ],
            "B": [ 8021 ],
            "Y": [ 6234 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5167$1683": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5167.20-5167.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3662, 3663, 3664, 3665, 3666, 3667, 3668, 3669, 3670, 3671, 3672, 3673, 3674, 3675, 3676, 3677 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "Y": [ 6238 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5183$1691": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5183.20-5183.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5722, 5723 ],
            "Y": [ 8022 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5193$1696": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5193.20-5193.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5722, 5723 ],
            "B": [ "0", "1" ],
            "Y": [ 8023 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5205$1702": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5205.20-5205.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5722, 5723 ],
            "B": [ "1" ],
            "Y": [ 8024 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5159$1679": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5159.20-5159.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8020 ],
            "Y": [ 8018 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5163$1681": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5163.20-5163.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8019 ],
            "Y": [ 8021 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5169$1684": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5169.20-5169.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6238 ],
            "B": [ 8025 ],
            "Y": [ 8026 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$procdff$2827": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5239.3-5243.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 8027, 8028, 8029, 8030, 8031, 8032, 8033, 8034, 8035, 8036, 8037, 8038, 8039, 8040, 8041, 8042 ],
            "Q": [ 3662, 3663, 3664, 3665, 3666, 3667, 3668, 3669, 3670, 3671, 3672, 3673, 3674, 3675, 3676, 3677 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$procdff$2830": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5233.3-5237.32"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 8019 ],
            "Q": [ 8020 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$procmux$2565_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5226.5-5231.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8022, 8023, 8024 ],
            "B": [ "0", "1" ],
            "Y": [ 6382 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$procmux$2566_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5226.5-5231.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8022, 8023, 8024 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 6383 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$procmux$2568": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5218.5-5223.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 8043, 8044, 8045, 8046 ],
            "S": [ 6236, 6239 ],
            "Y": [ 5719, 5720 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$procmux$2569_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5218.5-5223.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8022, 8023, 8024 ],
            "B": [ "1" ],
            "Y": [ 6236 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$procmux$2573": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5210.5-5215.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 8047 ],
            "S": [ 6236 ],
            "Y": [ 8025 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5173$1686": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5173.20-5173.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3710, 3711, 3712, 3713, 3714, 3715, 3716, 3717, 3718, 3719, 3720, 3721, 3722, 3723, 3724, 3725 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 8026 ],
            "Y": [ 8027, 8028, 8029, 8030, 8031, 8032, 8033, 8034, 8035, 8036, 8037, 8038, 8039, 8040, 8041, 8042 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5175$1687": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5175.20-5175.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6234 ],
            "Y": [ 8048 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5177$1688": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5177.20-5177.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "1", "0" ],
            "S": [ 6234 ],
            "Y": [ 8049, 8050 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5179$1689": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5179.20-5179.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8048 ],
            "B": [ "1" ],
            "S": [ 6235 ],
            "Y": [ 8047 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5181$1690": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5181.20-5181.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8049, 8050 ],
            "B": [ "0", "1" ],
            "S": [ 6235 ],
            "Y": [ 8043, 8044 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5187$1693": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5187.20-5187.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 8020 ],
            "Y": [ 5724 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5189$1694": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5189.20-5189.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 6238 ],
            "Y": [ 8045, 8046 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.\\sync_chain_0.$procdff$2731": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5281.3-5285.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 11, 8051 ],
            "Q": [ 8051, 8019 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5161$1680": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5161.20-5161.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8052 ],
            "B": [ 8053 ],
            "Y": [ 6228 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5165$1682": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5165.20-5165.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8054 ],
            "B": [ 8055 ],
            "Y": [ 6227 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5167$1683": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5167.20-5167.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3726, 3727, 3728, 3729, 3730, 3731, 3732, 3733, 3734, 3735, 3736, 3737, 3738, 3739, 3740, 3741 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "Y": [ 6231 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5183$1691": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5183.20-5183.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5714, 5715 ],
            "Y": [ 8056 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5193$1696": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5193.20-5193.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5714, 5715 ],
            "B": [ "0", "1" ],
            "Y": [ 8057 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5205$1702": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5205.20-5205.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5714, 5715 ],
            "B": [ "1" ],
            "Y": [ 8058 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5159$1679": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5159.20-5159.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8054 ],
            "Y": [ 8052 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5163$1681": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5163.20-5163.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8053 ],
            "Y": [ 8055 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5169$1684": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5169.20-5169.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6231 ],
            "B": [ 8059 ],
            "Y": [ 8060 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$procdff$2827": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5239.3-5243.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 8061, 8062, 8063, 8064, 8065, 8066, 8067, 8068, 8069, 8070, 8071, 8072, 8073, 8074, 8075, 8076 ],
            "Q": [ 3726, 3727, 3728, 3729, 3730, 3731, 3732, 3733, 3734, 3735, 3736, 3737, 3738, 3739, 3740, 3741 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$procdff$2830": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5233.3-5237.32"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 8053 ],
            "Q": [ 8054 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$procmux$2565_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5226.5-5231.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8056, 8057, 8058 ],
            "B": [ "0", "1" ],
            "Y": [ 6384 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$procmux$2566_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5226.5-5231.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8056, 8057, 8058 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 6385 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$procmux$2568": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5218.5-5223.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 8077, 8078, 8079, 8080 ],
            "S": [ 6229, 6232 ],
            "Y": [ 5711, 5712 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$procmux$2569_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5218.5-5223.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8056, 8057, 8058 ],
            "B": [ "1" ],
            "Y": [ 6229 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$procmux$2573": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5210.5-5215.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 8081 ],
            "S": [ 6229 ],
            "Y": [ 8059 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5173$1686": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5173.20-5173.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3774, 3775, 3776, 3777, 3778, 3779, 3780, 3781, 3782, 3783, 3784, 3785, 3786, 3787, 3788, 3789 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 8060 ],
            "Y": [ 8061, 8062, 8063, 8064, 8065, 8066, 8067, 8068, 8069, 8070, 8071, 8072, 8073, 8074, 8075, 8076 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5175$1687": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5175.20-5175.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6227 ],
            "Y": [ 8082 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5177$1688": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5177.20-5177.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "1", "0" ],
            "S": [ 6227 ],
            "Y": [ 8083, 8084 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5179$1689": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5179.20-5179.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8082 ],
            "B": [ "1" ],
            "S": [ 6228 ],
            "Y": [ 8081 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5181$1690": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5181.20-5181.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8083, 8084 ],
            "B": [ "0", "1" ],
            "S": [ 6228 ],
            "Y": [ 8077, 8078 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5187$1693": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5187.20-5187.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 8054 ],
            "Y": [ 5716 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5189$1694": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5189.20-5189.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 6231 ],
            "Y": [ 8079, 8080 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.\\sync_chain_0.$procdff$2731": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5281.3-5285.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 12, 8085 ],
            "Q": [ 8085, 8053 ]
          }
        },
        "$flatten\\atbs_core_0.\\memory2uart_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2473$1290": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2473.20-2473.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4289 ],
            "B": [ 5710 ],
            "Y": [ 6226 ]
          }
        },
        "$flatten\\atbs_core_0.\\memory2uart_0.$procdff$2815": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2510.3-2514.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 8086 ],
            "Q": [ 6197 ]
          }
        },
        "$flatten\\atbs_core_0.\\memory2uart_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2478$1291": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2478.20-2478.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 5700, 5701, 5702, 5703, 5704, 5705, 5706, 5707, 5667, 5668, 5669, 5670, 5671, 5672, 5673, 5674 ],
            "S": [ 6226 ],
            "Y": [ 8087, 8088, 8089, 8090, 8091, 8092, 8093, 8094, 8095, 8096, 8097, 8098, 8099, 8100, 8101, 8102 ]
          }
        },
        "$flatten\\atbs_core_0.\\memory2uart_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2480$1292": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2480.20-2480.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6226 ],
            "Y": [ 8103 ]
          }
        },
        "$flatten\\atbs_core_0.\\memory2uart_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2484$1293": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2484.20-2484.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8087, 8088, 8089, 8090, 8091, 8092, 8093, 8094, 8095, 8096, 8097, 8098, 8099, 8100, 8101, 8102 ],
            "B": [ 8104, 8105, 8106, 8106, 8106, 8106, 8106, 8106, 8107, 8108, 8109, 8110, 8111, 8112, 8113, 8114 ],
            "S": [ 5666 ],
            "Y": [ 5675, 5676, 5677, 5678, 5679, 5680, 5681, 5682, 5683, 5684, 5685, 5686, 5687, 5688, 5689, 5690 ]
          }
        },
        "$flatten\\atbs_core_0.\\memory2uart_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2490$1295": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2490.20-2490.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8103 ],
            "B": [ "1" ],
            "S": [ 5666 ],
            "Y": [ 8086 ]
          }
        },
        "$flatten\\atbs_core_0.\\memory2uart_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2496$1298": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2496.20-2496.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3794, 3795 ],
            "B": [ "0", "0" ],
            "S": [ 4282 ],
            "Y": [ 5708, 5709 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3631$1405": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3631.20-3631.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8115 ],
            "B": [ 8116 ],
            "Y": [ 8117 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3635$1407": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3635.20-3635.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8118 ],
            "B": [ 8117 ],
            "Y": [ 8119 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3649$1414": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3649.20-3649.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4164 ],
            "B": [ 4274 ],
            "Y": [ 8120 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3619$1399": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3619.20-3619.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 531, 532, 533, 534, 535, 536, 537, 538 ],
            "B": [ 6011, 51, 52, 53, 54, 55, 56, 57 ],
            "Y": [ 8115 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3633$1406": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3633.20-3633.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 51, 52, 53, 54, 55, 56, 57 ],
            "B": [ 6011, 51, 52, 53, 54, 55, 56, 57 ],
            "Y": [ 8118 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_0.$ne$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3627$1403": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3627.20-3627.51"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 51, 52, 53, 54, 55, 56, 57, "0" ],
            "Y": [ 8116 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3637$1408": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3637.20-3637.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4288 ],
            "B": [ 8119 ],
            "Y": [ 8121 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3653$1416": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3653.20-3653.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8120 ],
            "B": [ 4228 ],
            "Y": [ 8122 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3623$1401": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3623.20-3623.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3812, 3813, 3814, 3815, 3816, 3817, 3818, 3819 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 8115 ],
            "Y": [ 5650, 5651, 5652, 5653, 5654, 5655, 5656, 5657 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3639$1409": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3639.20-3639.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 8121 ],
            "Y": [ 25 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3655$1417": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3655.20-3655.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 8122 ],
            "Y": [ 26 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_1.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3631$1405": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3631.20-3631.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8123 ],
            "B": [ 8124 ],
            "Y": [ 8125 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_1.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3635$1407": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3635.20-3635.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8126 ],
            "B": [ 8125 ],
            "Y": [ 8127 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_1.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3649$1414": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3649.20-3649.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4161 ],
            "B": [ 4273 ],
            "Y": [ 8128 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_1.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3619$1399": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3619.20-3619.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 451, 452, 453, 454, 455, 456, 457, 458 ],
            "B": [ 6016, 74, 75, 76, 77, 78, 79, 80 ],
            "Y": [ 8123 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_1.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3633$1406": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3633.20-3633.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 74, 75, 76, 77, 78, 79, 80 ],
            "B": [ 6016, 74, 75, 76, 77, 78, 79, 80 ],
            "Y": [ 8126 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_1.$ne$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3627$1403": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3627.20-3627.51"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 74, 75, 76, 77, 78, 79, 80, "0" ],
            "Y": [ 8124 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_1.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3637$1408": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3637.20-3637.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4287 ],
            "B": [ 8127 ],
            "Y": [ 8129 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_1.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3653$1416": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3653.20-3653.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8128 ],
            "B": [ 4225 ],
            "Y": [ 8130 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3623$1401": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3623.20-3623.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3863, 3864, 3865, 3866, 3867, 3868, 3869, 3870 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 8123 ],
            "Y": [ 5642, 5643, 5644, 5645, 5646, 5647, 5648, 5649 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3639$1409": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3639.20-3639.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 8129 ],
            "Y": [ 27 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3655$1417": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3655.20-3655.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 8130 ],
            "Y": [ 28 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_2.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3631$1405": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3631.20-3631.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8131 ],
            "B": [ 8132 ],
            "Y": [ 8133 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_2.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3635$1407": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3635.20-3635.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8134 ],
            "B": [ 8133 ],
            "Y": [ 8135 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_2.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3649$1414": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3649.20-3649.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4158 ],
            "B": [ 4272 ],
            "Y": [ 8136 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_2.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3619$1399": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3619.20-3619.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 371, 372, 373, 374, 375, 376, 377, 378 ],
            "B": [ 6021, 129, 130, 131, 132, 133, 134, 135 ],
            "Y": [ 8131 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_2.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3633$1406": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3633.20-3633.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 129, 130, 131, 132, 133, 134, 135 ],
            "B": [ 6021, 129, 130, 131, 132, 133, 134, 135 ],
            "Y": [ 8134 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_2.$ne$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3627$1403": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3627.20-3627.51"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 129, 130, 131, 132, 133, 134, 135, "0" ],
            "Y": [ 8132 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_2.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3637$1408": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3637.20-3637.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4286 ],
            "B": [ 8135 ],
            "Y": [ 8137 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_2.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3653$1416": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3653.20-3653.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8136 ],
            "B": [ 4222 ],
            "Y": [ 8138 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_2.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3623$1401": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3623.20-3623.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3896, 3897, 3898, 3899, 3900, 3901, 3902, 3903 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 8131 ],
            "Y": [ 5634, 5635, 5636, 5637, 5638, 5639, 5640, 5641 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_2.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3639$1409": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3639.20-3639.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 8137 ],
            "Y": [ 29 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_2.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3655$1417": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3655.20-3655.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 8138 ],
            "Y": [ 30 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_3.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3545$1384": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3545.20-3545.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8139 ],
            "B": [ 8140 ],
            "Y": [ 8141 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_3.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3549$1386": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3549.20-3549.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8142 ],
            "B": [ 8141 ],
            "Y": [ 8143 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_3.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3563$1393": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3563.20-3563.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4155 ],
            "B": [ 4271 ],
            "Y": [ 8144 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_3.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3533$1378": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3533.20-3533.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271 ],
            "B": [ 6037, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
            "Y": [ 8139 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_3.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3547$1385": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3547.20-3547.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
            "B": [ 6037, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
            "Y": [ 8142 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_3.$ne$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3541$1382": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3541.20-3541.55"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, "0" ],
            "Y": [ 8140 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_3.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3551$1387": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3551.20-3551.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4285 ],
            "B": [ 8143 ],
            "Y": [ 8145 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_3.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3567$1395": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3567.20-3567.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8144 ],
            "B": [ 4219 ],
            "Y": [ 8146 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_3.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3537$1380": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3537.20-3537.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3953, 3954, 3955, 3956, 3957, 3958, 3959, 3960, 3961, 3962, 3963 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 8139 ],
            "Y": [ 5623, 5624, 5625, 5626, 5627, 5628, 5629, 5630, 5631, 5632, 5633 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_3.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3553$1388": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3553.20-3553.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 8145 ],
            "Y": [ 31 ]
          }
        },
        "$flatten\\atbs_core_0.\\sc_noc_generator_3.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3569$1396": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3569.20-3569.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 8146 ],
            "Y": [ 32 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4974$1652": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4974.20-4974.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5971 ],
            "B": [ 8147 ],
            "Y": [ 8148 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4976$1653": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4976.20-4976.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6531 ],
            "B": [ 8149 ],
            "Y": [ 8150 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4978$1654": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4978.20-4978.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6533 ],
            "B": [ 8151 ],
            "Y": [ 8152 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5006$1668": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5006.20-5006.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8153 ],
            "B": [ 8154 ],
            "Y": [ 6220 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4972$1651": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4972.20-4972.35"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5616 ],
            "Y": [ 8147 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5004$1667": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5004.20-5004.37"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8155 ],
            "Y": [ 8153 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5002$1666": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5002.20-5002.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5619 ],
            "B": [ 5622 ],
            "Y": [ 8155 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5008$1669": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5008.20-5008.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5823 ],
            "B": [ 6529 ],
            "Y": [ 6221 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$procdff$2782": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5040.3-5044.35"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 8155 ],
            "Q": [ 8154 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$procdff$2794": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5016.3-5020.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 41 ],
            "Q": [ 8156 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4980$1655": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4980.20-4980.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8156 ],
            "B": [ "0" ],
            "S": [ 8152 ],
            "Y": [ 8157 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4982$1656": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4982.20-4982.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 8152 ],
            "Y": [ 8158 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4984$1657": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4984.20-4984.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8157 ],
            "B": [ "1" ],
            "S": [ 8150 ],
            "Y": [ 8159 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4986$1658": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4986.20-4986.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8158 ],
            "B": [ "1" ],
            "S": [ 8150 ],
            "Y": [ 8160 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4988$1659": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4988.20-4988.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8156 ],
            "B": [ 8159 ],
            "S": [ 8148 ],
            "Y": [ 8161 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4990$1660": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4990.20-4990.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 8160 ],
            "S": [ 8148 ],
            "Y": [ 5823 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4992$1661": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4992.20-4992.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8162 ],
            "B": [ "0" ],
            "S": [ 6220 ],
            "Y": [ 5614 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4994$1662": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4994.20-4994.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0" ],
            "S": [ 6222 ],
            "Y": [ 8163 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4996$1663": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4996.20-4996.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8163 ],
            "B": [ "1" ],
            "S": [ 6223 ],
            "Y": [ 5617 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4998$1664": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4998.20-4998.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0" ],
            "S": [ 6224 ],
            "Y": [ 8164 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5000$1665": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5000.20-5000.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8164 ],
            "B": [ "1" ],
            "S": [ 6225 ],
            "Y": [ 5620 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5010$1670": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5010.20-5010.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "1" ],
            "S": [ 6221 ],
            "Y": [ 8162 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5012$1671": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5012.20-5012.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8156 ],
            "B": [ 8161 ],
            "S": [ 5823 ],
            "Y": [ 41 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3398$1357": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3398.20-3398.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5823 ],
            "B": [ 6218 ],
            "Y": [ 8165 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3404$1360": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3404.20-3404.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5823 ],
            "B": [ 8166 ],
            "Y": [ 6219 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3408$1361": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3408.20-3408.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 41 ],
            "B": [ 8167 ],
            "Y": [ 8168 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$procdff$2770": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3440.3-3444.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 8169 ],
            "Q": [ 8167 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$procdff$2773": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3434.3-3438.42"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 8170 ],
            "Q": [ 8166 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$procdff$2776": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3428.3-3432.42"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 8171 ],
            "Q": [ 6534 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3400$1358": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3400.20-3400.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 8165 ],
            "Y": [ 8170 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3402$1359": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3402.20-3402.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 41 ],
            "S": [ 8165 ],
            "Y": [ 8169 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3412$1363": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3412.20-3412.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4014, 4015, 4016, 4017, 4018, 4019, 4020, 4021, 4022, 4023, 4024, 4025, 4026, 4027, 4028, 4029, 4030, 4031, 4032 ],
            "B": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, "0" ],
            "S": [ 8168 ],
            "Y": [ 8172, 8173, 8174, 8175, 8176, 8177, 8178, 8179, 8180, 8181, 8182, 8183, 8184, 8185, 8186, 8187, 8188, 8189, 8190 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3414$1364": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3414.20-3414.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 8172, 8173, 8174, 8175, 8176, 8177, 8178, 8179, 8180, 8181, 8182, 8183, 8184, 8185, 8186, 8187, 8188, 8189, 8190 ],
            "S": [ 6219 ],
            "Y": [ 8191, 8192, 8193, 8194, 8195, 8196, 8197, 8198, 8199, 8200, 8201, 8202, 8203, 8204, 8205, 8206, 8207, 8208, 8209 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3416$1365": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3416.20-3416.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6219 ],
            "Y": [ 8210 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3418$1366": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3418.20-3418.71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8191, 8192, 8193, 8194, 8195, 8196, 8197, 8198, 8199, 8200, 8201, 8202, 8203, 8204, 8205, 8206, 8207, 8208, 8209 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 6218 ],
            "Y": [ 5594, 5595, 5596, 5597, 5598, 5599, 5600, 5601, 5602, 5603, 5604, 5605, 5606, 5607, 5608, 5609, 5610, 5611, 5612 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3420$1367": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3420.20-3420.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8210 ],
            "B": [ "1" ],
            "S": [ 6218 ],
            "Y": [ 8171 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2813$1304": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2813.20-2813.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8211 ],
            "B": [ 6535 ],
            "Y": [ 5566 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2825$1310": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2825.20-2825.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8212 ],
            "B": [ 5980 ],
            "Y": [ 8213 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2831$1312": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2831.20-2831.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8214 ],
            "B": [ 8213 ],
            "Y": [ 5567 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2858$1323": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2858.20-2858.48"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 237, 238, 239, 240, 241, 242 ],
            "Y": [ 8215 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2811$1303": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2811.20-2811.30"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6331 ],
            "Y": [ 8211 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2823$1309": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2823.20-2823.31"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6310 ],
            "Y": [ 8212 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2829$1311": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2829.20-2829.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5593 ],
            "Y": [ 8214 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procdff$2749": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3039.3-3043.38"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 8216, 8217, 8218, 8219 ],
            "Q": [ 8217, 8218, 8219, 5666 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procdff$2752": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3033.3-3037.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 8220, 8221, 8222, 8223, 8224, 8225, 8226, 8227, 8228, 8229, 8230, 8231, 8232, 8233, 8234, 8235, 8236, 8237, 8238 ],
            "Q": [ 5658, 5659, 5660, 5661, 5662, 5663, 5664, 5665, 8107, 8108, 8109, 8110, 8111, 8112, 8113, 8114, 8104, 8105, 8106 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procdff$2758": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3021.3-3025.29"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4329 ],
            "CLK": [ 2 ],
            "D": [ 8239 ],
            "Q": [ 5546 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2457": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3338.5-3343.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 8240, 8241, 8242, 8243, 8244, 8245, 8246, 8247, 8248, 8249, 8250, 8251, 8252, 8253, 8254, 8255, 8256, 8257, 8258, 8259, 8260, 8261, 8262, 8263, 8264, 8265, 8266, 8267, 8268, 8269, 8270, 8271, 8272, 8273, 8274, 8275, 8276, 8277, 8278, 8279, 8280, 8281, 8282, 8283, 8284, 8285, 8286, 8287, 8288, 8289, 8290, 8291, 8292, 8293, 8294, 8295, 8296, 8297, 8298, 8299, 8300, 8301, 8302, 8303, 8304, 8305, 8306, 8307, 8308, 8309, 8310, 8311, 8312, 8313, 8314, 8315 ],
            "S": [ 8316, 8317, 8318, 8319 ],
            "Y": [ 8220, 8221, 8222, 8223, 8224, 8225, 8226, 8227, 8228, 8229, 8230, 8231, 8232, 8233, 8234, 8235, 8236, 8237, 8238 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2458_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3338.5-3343.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 241, 242 ],
            "B": [ "1", "1" ],
            "Y": [ 8316 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2459_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3338.5-3343.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 241, 242 ],
            "B": [ "0", "1" ],
            "Y": [ 8317 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2460_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3338.5-3343.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 241, 242 ],
            "B": [ "1" ],
            "Y": [ 8318 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2461_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3338.5-3343.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 241, 242 ],
            "Y": [ 8319 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2462": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3328.5-3333.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 8320, 8321, 8322, 8323, 8324, 8325, 8326, 8327, 8328, 8329, 8330, 8331, 8332, 8333, 8334, 8335, 8336, 8337, 8338, 8339, 8340, 8341, 8342, 8343, 8344, 8345, 8346, 8347, 8348, 8349, 8350, 8351, 8352, 8353, 8354, 8355, 8356, 8357, 8358, 8359, 8360, 8361, 8362, 8363, 8364, 8365, 8366, 8367, 8368, 8369, 8370, 8371, 8372, 8373, 8374, 8375, 8376, 8377, 8378, 8379, 8380, 8381, 8382, 8383, 8384, 8385, 8386, 8387, 8388, 8389, 8390, 8391, 8392, 8393, 8394, 8395 ],
            "S": [ 8396, 8397, 8398, 8399 ],
            "Y": [ 8240, 8241, 8242, 8243, 8244, 8245, 8246, 8247, 8248, 8249, 8250, 8251, 8252, 8253, 8254, 8255, 8256, 8257, 8258 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2463_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3328.5-3333.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 239, 240 ],
            "B": [ "1", "1" ],
            "Y": [ 8396 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2464_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3328.5-3333.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 239, 240 ],
            "B": [ "0", "1" ],
            "Y": [ 8397 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2465_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3328.5-3333.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 239, 240 ],
            "B": [ "1" ],
            "Y": [ 8398 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2466_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3328.5-3333.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 239, 240 ],
            "Y": [ 8399 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2467": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3318.5-3323.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 8400, 8401, 8402, 8403, 8404, 8405, 8406, 8407, 8408, 8409, 8410, 8411, 8412, 8413, 8414, 8415, 8416, 8417, 8418, 8419, 8420, 8421, 8422, 8423, 8424, 8425, 8426, 8427, 8428, 8429, 8430, 8431, 8432, 8433, 8434, 8435, 8436, 8437, 8438, 8439, 8440, 8441, 8442, 8443, 8444, 8445, 8446, 8447, 8448, 8449, 8450, 8451, 8452, 8453, 8454, 8455, 8456, 8457, 8458, 8459, 8460, 8461, 8462, 8463, 8464, 8465, 8466, 8467, 8468, 8469, 8470, 8471, 8472, 8473, 8474, 8475 ],
            "S": [ 8396, 8397, 8398, 8399 ],
            "Y": [ 8259, 8260, 8261, 8262, 8263, 8264, 8265, 8266, 8267, 8268, 8269, 8270, 8271, 8272, 8273, 8274, 8275, 8276, 8277 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2472": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3308.5-3313.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 8476, 8477, 8478, 8479, 8480, 8481, 8482, 8483, 8484, 8485, 8486, 8487, 8488, 8489, 8490, 8491, 8492, 8493, 8494, 8495, 8496, 8497, 8498, 8499, 8500, 8501, 8502, 8503, 8504, 8505, 8506, 8507, 8508, 8509, 8510, 8511, 8512, 8513, 8514, 8515, 8516, 8517, 8518, 8519, 8520, 8521, 8522, 8523, 8524, 8525, 8526, 8527, 8528, 8529, 8530, 8531, 8532, 8533, 8534, 8535, 8536, 8537, 8538, 8539, 8540, 8541, 8542, 8543, 8544, 8545, 8546, 8547, 8548, 8549, 8550, 8551 ],
            "S": [ 8396, 8397, 8398, 8399 ],
            "Y": [ 8278, 8279, 8280, 8281, 8282, 8283, 8284, 8285, 8286, 8287, 8288, 8289, 8290, 8291, 8292, 8293, 8294, 8295, 8296 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2477": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3298.5-3303.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 8552, 8553, 8554, 8555, 8556, 8557, 8558, 8559, 8560, 8561, 8562, 8563, 8564, 8565, 8566, 8567, 8568, 8569, 8570, 8571, 8572, 8573, 8574, 8575, 8576, 8577, 8578, 8579, 8580, 8581, 8582, 8583, 8584, 8585, 8586, 8587, 8588, 8589, 8590, 8591, 8592, 8593, 8594, 8595, 8596, 8597, 8598, 8599, 8600, 8601, 8602, 8603, 8604, 8605, 8606, 8607, 8608, 8609, 8610, 8611, 8612, 8613, 8614, 8615, 8616, 8617, 8618, 8619, 8620, 8621, 8622, 8623, 8624, 8625, 8626, 8627 ],
            "S": [ 8396, 8397, 8398, 8399 ],
            "Y": [ 8297, 8298, 8299, 8300, 8301, 8302, 8303, 8304, 8305, 8306, 8307, 8308, 8309, 8310, 8311, 8312, 8313, 8314, 8315 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2482": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3288.5-3293.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 5547, 5548, 5549, 5550, 5551, 5552, 5553, 5554, 5555, 5556, 5557, 5558, 5559, 5560, 5561, 5562, 5563, 5564, 5565, 5527, 5528, 5529, 5530, 5531, 5532, 5533, 5534, 5535, 5536, 5537, 5538, 5539, 5540, 5541, 5542, 5543, 5544, 5545, 5508, 5509, 5510, 5511, 5512, 5513, 5514, 5515, 5516, 5517, 5518, 5519, 5520, 5521, 5522, 5523, 5524, 5525, 5526, 5489, 5490, 5491, 5492, 5493, 5494, 5495, 5496, 5497, 5498, 5499, 5500, 5501, 5502, 5503, 5504, 5505, 5506, 5507 ],
            "S": [ 8628, 8629, 8630, 8631 ],
            "Y": [ 8320, 8321, 8322, 8323, 8324, 8325, 8326, 8327, 8328, 8329, 8330, 8331, 8332, 8333, 8334, 8335, 8336, 8337, 8338 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2483_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3288.5-3293.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 237, 238 ],
            "B": [ "1", "1" ],
            "Y": [ 8628 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2484_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3288.5-3293.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 237, 238 ],
            "B": [ "0", "1" ],
            "Y": [ 8629 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2485_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3288.5-3293.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 237, 238 ],
            "B": [ "1" ],
            "Y": [ 8630 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2486_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3288.5-3293.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 237, 238 ],
            "Y": [ 8631 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2487": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3278.5-3283.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 5470, 5471, 5472, 5473, 5474, 5475, 5476, 5477, 5478, 5479, 5480, 5481, 5482, 5483, 5484, 5485, 5486, 5487, 5488, 5451, 5452, 5453, 5454, 5455, 5456, 5457, 5458, 5459, 5460, 5461, 5462, 5463, 5464, 5465, 5466, 5467, 5468, 5469, 5432, 5433, 5434, 5435, 5436, 5437, 5438, 5439, 5440, 5441, 5442, 5443, 5444, 5445, 5446, 5447, 5448, 5449, 5450, 5413, 5414, 5415, 5416, 5417, 5418, 5419, 5420, 5421, 5422, 5423, 5424, 5425, 5426, 5427, 5428, 5429, 5430, 5431 ],
            "S": [ 8628, 8629, 8630, 8631 ],
            "Y": [ 8339, 8340, 8341, 8342, 8343, 8344, 8345, 8346, 8347, 8348, 8349, 8350, 8351, 8352, 8353, 8354, 8355, 8356, 8357 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2492": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3268.5-3273.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 5394, 5395, 5396, 5397, 5398, 5399, 5400, 5401, 5402, 5403, 5404, 5405, 5406, 5407, 5408, 5409, 5410, 5411, 5412, 5375, 5376, 5377, 5378, 5379, 5380, 5381, 5382, 5383, 5384, 5385, 5386, 5387, 5388, 5389, 5390, 5391, 5392, 5393, 5356, 5357, 5358, 5359, 5360, 5361, 5362, 5363, 5364, 5365, 5366, 5367, 5368, 5369, 5370, 5371, 5372, 5373, 5374, 5337, 5338, 5339, 5340, 5341, 5342, 5343, 5344, 5345, 5346, 5347, 5348, 5349, 5350, 5351, 5352, 5353, 5354, 5355 ],
            "S": [ 8628, 8629, 8630, 8631 ],
            "Y": [ 8358, 8359, 8360, 8361, 8362, 8363, 8364, 8365, 8366, 8367, 8368, 8369, 8370, 8371, 8372, 8373, 8374, 8375, 8376 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2497": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3258.5-3263.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 5318, 5319, 5320, 5321, 5322, 5323, 5324, 5325, 5326, 5327, 5328, 5329, 5330, 5331, 5332, 5333, 5334, 5335, 5336, 5299, 5300, 5301, 5302, 5303, 5304, 5305, 5306, 5307, 5308, 5309, 5310, 5311, 5312, 5313, 5314, 5315, 5316, 5317, 5280, 5281, 5282, 5283, 5284, 5285, 5286, 5287, 5288, 5289, 5290, 5291, 5292, 5293, 5294, 5295, 5296, 5297, 5298, 5261, 5262, 5263, 5264, 5265, 5266, 5267, 5268, 5269, 5270, 5271, 5272, 5273, 5274, 5275, 5276, 5277, 5278, 5279 ],
            "S": [ 8628, 8629, 8630, 8631 ],
            "Y": [ 8377, 8378, 8379, 8380, 8381, 8382, 8383, 8384, 8385, 8386, 8387, 8388, 8389, 8390, 8391, 8392, 8393, 8394, 8395 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2502": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3248.5-3253.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 5242, 5243, 5244, 5245, 5246, 5247, 5248, 5249, 5250, 5251, 5252, 5253, 5254, 5255, 5256, 5257, 5258, 5259, 5260, 5223, 5224, 5225, 5226, 5227, 5228, 5229, 5230, 5231, 5232, 5233, 5234, 5235, 5236, 5237, 5238, 5239, 5240, 5241, 5204, 5205, 5206, 5207, 5208, 5209, 5210, 5211, 5212, 5213, 5214, 5215, 5216, 5217, 5218, 5219, 5220, 5221, 5222, 5185, 5186, 5187, 5188, 5189, 5190, 5191, 5192, 5193, 5194, 5195, 5196, 5197, 5198, 5199, 5200, 5201, 5202, 5203 ],
            "S": [ 8628, 8629, 8630, 8631 ],
            "Y": [ 8400, 8401, 8402, 8403, 8404, 8405, 8406, 8407, 8408, 8409, 8410, 8411, 8412, 8413, 8414, 8415, 8416, 8417, 8418 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2507": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3238.5-3243.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 5166, 5167, 5168, 5169, 5170, 5171, 5172, 5173, 5174, 5175, 5176, 5177, 5178, 5179, 5180, 5181, 5182, 5183, 5184, 5147, 5148, 5149, 5150, 5151, 5152, 5153, 5154, 5155, 5156, 5157, 5158, 5159, 5160, 5161, 5162, 5163, 5164, 5165, 5128, 5129, 5130, 5131, 5132, 5133, 5134, 5135, 5136, 5137, 5138, 5139, 5140, 5141, 5142, 5143, 5144, 5145, 5146, 5109, 5110, 5111, 5112, 5113, 5114, 5115, 5116, 5117, 5118, 5119, 5120, 5121, 5122, 5123, 5124, 5125, 5126, 5127 ],
            "S": [ 8628, 8629, 8630, 8631 ],
            "Y": [ 8419, 8420, 8421, 8422, 8423, 8424, 8425, 8426, 8427, 8428, 8429, 8430, 8431, 8432, 8433, 8434, 8435, 8436, 8437 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2512": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3228.5-3233.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 5090, 5091, 5092, 5093, 5094, 5095, 5096, 5097, 5098, 5099, 5100, 5101, 5102, 5103, 5104, 5105, 5106, 5107, 5108, 5071, 5072, 5073, 5074, 5075, 5076, 5077, 5078, 5079, 5080, 5081, 5082, 5083, 5084, 5085, 5086, 5087, 5088, 5089, 5052, 5053, 5054, 5055, 5056, 5057, 5058, 5059, 5060, 5061, 5062, 5063, 5064, 5065, 5066, 5067, 5068, 5069, 5070, 5033, 5034, 5035, 5036, 5037, 5038, 5039, 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051 ],
            "S": [ 8628, 8629, 8630, 8631 ],
            "Y": [ 8438, 8439, 8440, 8441, 8442, 8443, 8444, 8445, 8446, 8447, 8448, 8449, 8450, 8451, 8452, 8453, 8454, 8455, 8456 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2517": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3218.5-3223.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 5014, 5015, 5016, 5017, 5018, 5019, 5020, 5021, 5022, 5023, 5024, 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032, 4995, 4996, 4997, 4998, 4999, 5000, 5001, 5002, 5003, 5004, 5005, 5006, 5007, 5008, 5009, 5010, 5011, 5012, 5013, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4986, 4987, 4988, 4989, 4990, 4991, 4992, 4993, 4994, 4957, 4958, 4959, 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969, 4970, 4971, 4972, 4973, 4974, 4975 ],
            "S": [ 8628, 8629, 8630, 8631 ],
            "Y": [ 8457, 8458, 8459, 8460, 8461, 8462, 8463, 8464, 8465, 8466, 8467, 8468, 8469, 8470, 8471, 8472, 8473, 8474, 8475 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2522": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3208.5-3213.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951, 4952, 4953, 4954, 4955, 4956, 4919, 4920, 4921, 4922, 4923, 4924, 4925, 4926, 4927, 4928, 4929, 4930, 4931, 4932, 4933, 4934, 4935, 4936, 4937, 4900, 4901, 4902, 4903, 4904, 4905, 4906, 4907, 4908, 4909, 4910, 4911, 4912, 4913, 4914, 4915, 4916, 4917, 4918, 4881, 4882, 4883, 4884, 4885, 4886, 4887, 4888, 4889, 4890, 4891, 4892, 4893, 4894, 4895, 4896, 4897, 4898, 4899 ],
            "S": [ 8628, 8629, 8630, 8631 ],
            "Y": [ 8476, 8477, 8478, 8479, 8480, 8481, 8482, 8483, 8484, 8485, 8486, 8487, 8488, 8489, 8490, 8491, 8492, 8493, 8494 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2527": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3198.5-3203.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 4862, 4863, 4864, 4865, 4866, 4867, 4868, 4869, 4870, 4871, 4872, 4873, 4874, 4875, 4876, 4877, 4878, 4879, 4880, 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857, 4858, 4859, 4860, 4861, 4824, 4825, 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4839, 4840, 4841, 4842, 4805, 4806, 4807, 4808, 4809, 4810, 4811, 4812, 4813, 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821, 4822, 4823 ],
            "S": [ 8628, 8629, 8630, 8631 ],
            "Y": [ 8495, 8496, 8497, 8498, 8499, 8500, 8501, 8502, 8503, 8504, 8505, 8506, 8507, 8508, 8509, 8510, 8511, 8512, 8513 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2532": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3188.5-3193.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 4786, 4787, 4788, 4789, 4790, 4791, 4792, 4793, 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801, 4802, 4803, 4804, 4767, 4768, 4769, 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777, 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785, 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756, 4757, 4758, 4759, 4760, 4761, 4762, 4763, 4764, 4765, 4766, 4729, 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747 ],
            "S": [ 8628, 8629, 8630, 8631 ],
            "Y": [ 8514, 8515, 8516, 8517, 8518, 8519, 8520, 8521, 8522, 8523, 8524, 8525, 8526, 8527, 8528, 8529, 8530, 8531, 8532 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2537": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3178.5-3183.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 4710, 4711, 4712, 4713, 4714, 4715, 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4691, 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699, 4700, 4701, 4702, 4703, 4704, 4705, 4706, 4707, 4708, 4709, 4672, 4673, 4674, 4675, 4676, 4677, 4678, 4679, 4680, 4681, 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689, 4690, 4653, 4654, 4655, 4656, 4657, 4658, 4659, 4660, 4661, 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669, 4670, 4671 ],
            "S": [ 8628, 8629, 8630, 8631 ],
            "Y": [ 8533, 8534, 8535, 8536, 8537, 8538, 8539, 8540, 8541, 8542, 8543, 8544, 8545, 8546, 8547, 8548, 8549, 8550, 8551 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2542": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3168.5-3173.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 4634, 4635, 4636, 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648, 4649, 4650, 4651, 4652, 4615, 4616, 4617, 4618, 4619, 4620, 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4632, 4633, 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604, 4605, 4606, 4607, 4608, 4609, 4610, 4611, 4612, 4613, 4614, 4577, 4578, 4579, 4580, 4581, 4582, 4583, 4584, 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595 ],
            "S": [ 8628, 8629, 8630, 8631 ],
            "Y": [ 8552, 8553, 8554, 8555, 8556, 8557, 8558, 8559, 8560, 8561, 8562, 8563, 8564, 8565, 8566, 8567, 8568, 8569, 8570 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2547": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3158.5-3163.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 4558, 4559, 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567, 4568, 4569, 4570, 4571, 4572, 4573, 4574, 4575, 4576, 4539, 4540, 4541, 4542, 4543, 4544, 4545, 4546, 4547, 4548, 4549, 4550, 4551, 4552, 4553, 4554, 4555, 4556, 4557, 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534, 4535, 4536, 4537, 4538, 4501, 4502, 4503, 4504, 4505, 4506, 4507, 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518, 4519 ],
            "S": [ 8628, 8629, 8630, 8631 ],
            "Y": [ 8571, 8572, 8573, 8574, 8575, 8576, 8577, 8578, 8579, 8580, 8581, 8582, 8583, 8584, 8585, 8586, 8587, 8588, 8589 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2552": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3148.5-3153.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 4482, 4483, 4484, 4485, 4486, 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499, 4500, 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470, 4471, 4472, 4473, 4474, 4475, 4476, 4477, 4478, 4479, 4480, 4481, 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453, 4454, 4455, 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4425, 4426, 4427, 4428, 4429, 4430, 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443 ],
            "S": [ 8628, 8629, 8630, 8631 ],
            "Y": [ 8590, 8591, 8592, 8593, 8594, 8595, 8596, 8597, 8598, 8599, 8600, 8601, 8602, 8603, 8604, 8605, 8606, 8607, 8608 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2557": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3138.5-3143.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 4406, 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424, 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395, 4396, 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378, 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4349, 4350, 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358, 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367 ],
            "S": [ 8628, 8629, 8630, 8631 ],
            "Y": [ 8609, 8610, 8611, 8612, 8613, 8614, 8615, 8616, 8617, 8618, 8619, 8620, 8621, 8622, 8623, 8624, 8625, 8626, 8627 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2819$1307": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2819.20-2819.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 5566 ],
            "Y": [ 8239 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2837$1315": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2837.20-2837.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 5567 ],
            "Y": [ 8216 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2839$1316": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2839.20-2839.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x" ],
            "B": [ "1", "1", "1" ],
            "S": [ 5567 ],
            "Y": [ 8632, 8633, 8634 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2846$1317": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2846.20-2846.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8632, 8633, 8634 ],
            "B": [ "0", 5591, 5592 ],
            "S": [ 5710 ],
            "Y": [ 5587, 5588, 5589 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2860$1324": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2860.20-2860.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 8215 ],
            "Y": [ 6310 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2864$1326": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2864.20-2864.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4152 ],
            "Y": [ 6331 ]
          }
        },
        "$flatten\\atbs_core_0.\\sync_chain_0.$procdff$2731": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5281.3-5285.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ "1", 8635 ],
            "Q": [ 8635, 6445 ]
          }
        },
        "$flatten\\atbs_core_0.\\sync_chain_1.$procdff$2728": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5070.3-5074.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 4, 5, 8636, 8637 ],
            "Q": [ 8636, 8637, 8149, 8151 ]
          }
        },
        "$flatten\\atbs_core_0.\\sync_chain_2.$procdff$2731": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5281.3-5285.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 6, 8638 ],
            "Q": [ 8638, 6387 ]
          }
        },
        "$flatten\\atbs_core_0.\\time_measurement_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3473$1372": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3473.20-3473.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "Y": [ 8639 ]
          }
        },
        "$flatten\\atbs_core_0.\\time_measurement_0.$procdff$2722": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3487.3-3491.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 6464 ],
            "CLK": [ 2 ],
            "D": [ 8640 ],
            "Q": [ 6218 ]
          }
        },
        "$flatten\\atbs_core_0.\\time_measurement_0.$procdff$2725": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3481.3-3485.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 6464 ],
            "CLK": [ 2 ],
            "D": [ 8641, 8642, 8643, 8644, 8645, 8646, 8647, 8648, 8649, 8650, 8651, 8652, 8653, 8654, 8655, 8656, 8657, 8658 ],
            "Q": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ]
          }
        },
        "$flatten\\atbs_core_0.\\time_measurement_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3477$1374": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3477.20-3477.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4129, 4130, 4131, 4132, 4133, 4134, 4135, 4136, 4137, 4138, 4139, 4140, 4141, 4142, 4143, 4144, 4145, 4146 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 8639 ],
            "Y": [ 8641, 8642, 8643, 8644, 8645, 8646, 8647, 8648, 8649, 8650, 8651, 8652, 8653, 8654, 8655, 8656, 8657, 8658 ]
          }
        },
        "$flatten\\atbs_core_0.\\time_measurement_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3479$1375": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3479.20-3479.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 8639 ],
            "Y": [ 8640 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:290$1843": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:290.20-290.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8659 ],
            "B": [ 4281 ],
            "Y": [ 6192 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:372$1861": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:372.20-372.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8660 ],
            "B": [ 8661 ],
            "Y": [ 8662 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:374$1862": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:374.20-374.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8660 ],
            "B": [ 3965 ],
            "Y": [ 8663 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:376$1863": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:376.20-376.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3966 ],
            "B": [ 8661 ],
            "Y": [ 8664 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:378$1864": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:378.20-378.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3966 ],
            "B": [ 3965 ],
            "Y": [ 8665 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:384$1866": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:384.20-384.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8662 ],
            "B": [ 8666 ],
            "Y": [ 6216 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:386$1867": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:386.20-386.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8662 ],
            "B": [ 3964 ],
            "Y": [ 6214 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:388$1868": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:388.20-388.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8663 ],
            "B": [ 8666 ],
            "Y": [ 6212 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:390$1869": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:390.20-390.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8663 ],
            "B": [ 3964 ],
            "Y": [ 6210 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:392$1870": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:392.20-392.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8664 ],
            "B": [ 8666 ],
            "Y": [ 6208 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:394$1871": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:394.20-394.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8664 ],
            "B": [ 3964 ],
            "Y": [ 6206 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:396$1872": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:396.20-396.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8665 ],
            "B": [ 8666 ],
            "Y": [ 6204 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:398$1873": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:398.20-398.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8665 ],
            "B": [ 3964 ],
            "Y": [ 6199 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:282$1839": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:282.20-282.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 201, 202, 203, 204, 205, 206, 207, 208, 209 ],
            "B": [ 154, 155, 156, 157, 158, 159, 160, 161 ],
            "Y": [ 6132 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:288$1842": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:288.20-288.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3964, 3965, 3966 ],
            "B": [ "1", "1", "1" ],
            "Y": [ 8659 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:366$1859": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:366.20-366.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3966 ],
            "Y": [ 8660 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:370$1860": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:370.20-370.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3965 ],
            "Y": [ 8661 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:382$1865": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:382.20-382.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3964 ],
            "Y": [ 8666 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procdff$2710": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:352.3-356.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 8667 ],
            "Q": [ 5982 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procdff$2716": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:340.3-344.42"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 8668, 8669, 8670, 8671, 8672, 8673, 8674, 8675, 8676 ],
            "Q": [ 201, 202, 203, 204, 205, 206, 207, 208, 209 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procmux$2443": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:326.5-332.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 8677 ],
            "S": [ 6191 ],
            "Y": [ 8667 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procmux$2444_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:326.5-332.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6130, 6136, 6139, 6133 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 6191 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procmux$2447_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:317.5-323.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6130, 6136, 6139, 6133 ],
            "B": [ "1" ],
            "Y": [ 6368 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procmux$2448_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:317.5-323.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6130, 6136, 6139, 6133 ],
            "B": [ "0", "1" ],
            "Y": [ 6190 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procmux$2449_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:317.5-323.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6130, 6136, 6139, 6133 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 6189 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procmux$2452": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:308.5-314.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x", 8678, 8679, 8680, 8681, 8682, 8683, 8684, 8685 ],
            "S": [ 6202, 6189 ],
            "Y": [ 4326, 4323, 4320, 4317, 4314, 4311, 4308, 4305 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:254$1825": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:254.20-254.61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x" ],
            "B": [ 3973, 3974, 3975 ],
            "S": [ 4281 ],
            "Y": [ 8686, 8687, 8688 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:256$1826": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:256.20-256.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0" ],
            "B": [ 8686, 8687, 8688 ],
            "S": [ 6139 ],
            "Y": [ 4301, 4302, 4303 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:262$1829": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:262.20-262.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3922, 3923, 3924, 3925, 3926, 3927, 3928, 3929, 3930 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 218 ],
            "Y": [ 8689, 8690, 8691, 8692, 8693, 8694, 8695, 8696, 8697 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:266$1831": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:266.20-266.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8689, 8690, 8691, 8692, 8693, 8694, 8695, 8696, 8697 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 6130 ],
            "Y": [ 8668, 8669, 8670, 8671, 8672, 8673, 8674, 8675, 8676 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:284$1840": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:284.20-284.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 8698, 8699, 8700, 8701, 8702, 8703, 8704, 8705 ],
            "S": [ 6132 ],
            "Y": [ 8678, 8679, 8680, 8681, 8682, 8683, 8684, 8685 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:302$1849": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:302.20-302.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 6132 ],
            "Y": [ 8677 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:401$1874": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:401.20-401.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 13 ],
            "S": [ 6216 ],
            "Y": [ 8698 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:404$1875": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:404.20-404.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 13 ],
            "S": [ 6214 ],
            "Y": [ 8699 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:407$1876": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:407.20-407.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 13 ],
            "S": [ 6212 ],
            "Y": [ 8700 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:410$1877": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:410.20-410.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 13 ],
            "S": [ 6210 ],
            "Y": [ 8701 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:413$1878": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:413.20-413.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 13 ],
            "S": [ 6208 ],
            "Y": [ 8702 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:416$1879": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:416.20-416.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 13 ],
            "S": [ 6206 ],
            "Y": [ 8703 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:419$1880": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:419.20-419.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 13 ],
            "S": [ 6204 ],
            "Y": [ 8704 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:422$1881": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:422.20-422.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 13 ],
            "S": [ 6199 ],
            "Y": [ 8705 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:566$1904": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:566.20-566.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4280 ],
            "B": [ 4147 ],
            "Y": [ 8706 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:572$1907": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:572.20-572.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8706 ],
            "B": [ 4149 ],
            "Y": [ 6198 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:613$1919": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:613.20-613.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8707 ],
            "B": [ 6153 ],
            "Y": [ 8708 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:607$1916": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:607.20-607.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6187, 6188, 6183 ],
            "B": [ "0", "1" ],
            "Y": [ 8709 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:609$1917": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:609.20-609.43"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6187, 6188, 6183 ],
            "Y": [ 8710 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:611$1918": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:611.20-611.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8709 ],
            "B": [ 8710 ],
            "Y": [ 8707 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procdff$2698": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:629.3-633.42"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 8711, 8712, 8713, 8714, 8715, 8716, 8717, 8718, 8719 ],
            "Q": [ 144, 145, 146, 147, 148, 149, 150, 151, 152 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procdff$2704": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:617.3-621.31"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4296 ],
            "CLK": [ 2 ],
            "D": [ 8720 ],
            "Q": [ 5710 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2415": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:666.5-671.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 5699, 5698, 5697, 5696 ],
            "S": [ 8721, 8722, 8723, 8724 ],
            "Y": [ 8725 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2416_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:666.5-671.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 189, 190 ],
            "B": [ "1", "1" ],
            "Y": [ 8721 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2417_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:666.5-671.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 189, 190 ],
            "B": [ "0", "1" ],
            "Y": [ 8722 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2418_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:666.5-671.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 189, 190 ],
            "B": [ "1" ],
            "Y": [ 8723 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2419_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:666.5-671.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 189, 190 ],
            "Y": [ 8724 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2420": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:656.5-661.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 5695, 5694, 5693, 5692 ],
            "S": [ 8721, 8722, 8723, 8724 ],
            "Y": [ 8726 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2427_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:596.5-603.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6150, 6158, 6161, 6170, 6153 ],
            "B": [ "1" ],
            "Y": [ 6369 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2428_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:596.5-603.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6150, 6158, 6161, 6170, 6153 ],
            "B": [ "0", "1" ],
            "Y": [ 6196 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2429_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:596.5-603.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6150, 6158, 6161, 6170, 6153 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 6195 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2430_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:596.5-603.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6150, 6158, 6161, 6170, 6153 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 6194 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2431_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:596.5-603.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6150, 6158, 6161, 6170, 6153 ],
            "B": [ "0", "0", "0", "0", "1" ],
            "Y": [ 6193 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2433": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:586.5-593.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "1", 8727, "0", 8728 ],
            "S": [ 6370, 6196, 6195, 6194 ],
            "Y": [ 42 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:528$1885": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:528.20-528.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x" ],
            "B": [ 3877, 3878, 3879 ],
            "S": [ 4280 ],
            "Y": [ 8729, 8730, 8731 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:530$1886": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:530.20-530.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0" ],
            "B": [ 8729, 8730, 8731 ],
            "S": [ 6170 ],
            "Y": [ 4297, 4298, 4299 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:536$1889": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:536.20-536.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3838, 3839, 3840, 3841, 3842, 3843, 3844, 3845, 3846 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 170 ],
            "Y": [ 8711, 8712, 8713, 8714, 8715, 8716, 8717, 8718, 8719 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:548$1895": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:548.20-548.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0" ],
            "S": [ 4280 ],
            "Y": [ 8727 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:570$1906": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:570.20-570.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 8732 ],
            "S": [ 4149 ],
            "Y": [ 8728 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:615$1920": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:615.20-615.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 8708 ],
            "Y": [ 8720 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:675$1927": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:675.20-675.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8726 ],
            "B": [ 8725 ],
            "S": [ 191 ],
            "Y": [ 8732 ]
          }
        },
        "atbs_core_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:9039.118-9072.39",
            "module": "atbs_core_fixed_window_8000000_20_800000_16_65536_2_2_127_0_2_2_3_7_18_262144_8_7_7_128_8_256_11_2048_6_19_9_417_8",
            "module_hdlname": "atbs_core_fixed_window_8000000_20_800000_16_65536_2_2_127_0_2_2_3_7_18_262144_8_7_7_128_8_256_11_2048_6_19_9_417_8",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5288.1-8954.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6915.50-6935.73",
            "hdlname": "atbs_core_0 adaptive_ctrl_0",
            "module": "adaptive_threshold_control_19_18_7_7_127_0_3_2",
            "module_hdlname": "adaptive_threshold_control_19_18_7_7_127_0_3_2",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4410.1-4889.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4643.25-4652.53",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0",
            "module": "spike_shift_reg_19_18",
            "module_hdlname": "spike_shift_reg_19_18",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1338.1-2365.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4654.27-4660.55",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0",
            "module": "weyls_discrepancy_8_3_6",
            "module_hdlname": "weyls_discrepancy_8_3_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:678.1-1336.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1004.24-1007.55",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1013.24-1016.55",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1022.24-1025.55",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1031.24-1034.55",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1040.24-1043.55",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1049.24-1052.55",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:923.24-926.54",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:932.24-935.54",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:941.24-944.54",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:950.24-953.54",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:959.24-962.54",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:968.24-971.54",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:977.24-980.54",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:986.24-989.54",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:995.24-998.54",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1295.24-1299.38",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_0",
            "module": "priority_encoder_3_3",
            "module_hdlname": "priority_encoder_3_3",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1.1-28.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_1": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1301.24-1305.38",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_1",
            "module": "priority_encoder_3_3",
            "module_hdlname": "priority_encoder_3_3",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1.1-28.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.analog_trigger_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7009.17-7015.58",
            "hdlname": "atbs_core_0 analog_trigger_0",
            "module": "analog_trig_7",
            "module_hdlname": "analog_trig_7",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3666.1-3723.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.dac_control_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6937.23-6950.33",
            "hdlname": "atbs_core_0 dac_control_0",
            "module": "dac_control_7_7_1_8",
            "module_hdlname": "dac_control_7_7_1_8",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4060.1-4408.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4336.18-4340.34",
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0",
            "module": "sync_chain_2_1",
            "module_hdlname": "sync_chain_2_1",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5258.1-5286.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.dac_control_1": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6954.23-6967.33",
            "hdlname": "atbs_core_0 dac_control_1",
            "module": "dac_control_7_7_0_8",
            "module_hdlname": "dac_control_7_7_0_8",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3725.1-4058.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3986.18-3990.34",
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0",
            "module": "sync_chain_2_1",
            "module_hdlname": "sync_chain_2_1",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5258.1-5286.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6790.22-6794.43",
            "hdlname": "atbs_core_0 debouncer_0",
            "module": "debouncer_16_65536",
            "module_hdlname": "debouncer_16_65536",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5077.1-5256.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5151.18-5155.34",
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0",
            "module": "sync_chain_2_1",
            "module_hdlname": "sync_chain_2_1",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5258.1-5286.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_1": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6796.22-6800.43",
            "hdlname": "atbs_core_0 debouncer_1",
            "module": "debouncer_16_65536",
            "module_hdlname": "debouncer_16_65536",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5077.1-5256.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5151.18-5155.34",
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0",
            "module": "sync_chain_2_1",
            "module_hdlname": "sync_chain_2_1",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5258.1-5286.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_2": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6802.22-6806.43",
            "hdlname": "atbs_core_0 debouncer_2",
            "module": "debouncer_16_65536",
            "module_hdlname": "debouncer_16_65536",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5077.1-5256.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5151.18-5155.34",
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0",
            "module": "sync_chain_2_1",
            "module_hdlname": "sync_chain_2_1",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5258.1-5286.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_3": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6808.22-6812.43",
            "hdlname": "atbs_core_0 debouncer_3",
            "module": "debouncer_16_65536",
            "module_hdlname": "debouncer_16_65536",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5077.1-5256.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5151.18-5155.34",
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0",
            "module": "sync_chain_2_1",
            "module_hdlname": "sync_chain_2_1",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5258.1-5286.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_4": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6814.22-6818.43",
            "hdlname": "atbs_core_0 debouncer_4",
            "module": "debouncer_16_65536",
            "module_hdlname": "debouncer_16_65536",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5077.1-5256.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5151.18-5155.34",
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0",
            "module": "sync_chain_2_1",
            "module_hdlname": "sync_chain_2_1",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5258.1-5286.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_5": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6820.22-6824.43",
            "hdlname": "atbs_core_0 debouncer_5",
            "module": "debouncer_16_65536",
            "module_hdlname": "debouncer_16_65536",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5077.1-5256.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5151.18-5155.34",
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0",
            "module": "sync_chain_2_1",
            "module_hdlname": "sync_chain_2_1",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5258.1-5286.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.memory2uart_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7115.20-7122.53",
            "hdlname": "atbs_core_0 memory2uart_0",
            "module": "memory2uart_19_8",
            "module_hdlname": "memory2uart_19_8",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2405.1-2521.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.sc_noc_generator_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7023.22-7031.48",
            "hdlname": "atbs_core_0 sc_noc_generator_0",
            "module": "sc_noc_generator_8",
            "module_hdlname": "sc_noc_generator_8",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3580.1-3664.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.sc_noc_generator_1": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7039.22-7047.48",
            "hdlname": "atbs_core_0 sc_noc_generator_1",
            "module": "sc_noc_generator_8",
            "module_hdlname": "sc_noc_generator_8",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3580.1-3664.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.sc_noc_generator_2": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7055.22-7063.48",
            "hdlname": "atbs_core_0 sc_noc_generator_2",
            "module": "sc_noc_generator_8",
            "module_hdlname": "sc_noc_generator_8",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3580.1-3664.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.sc_noc_generator_3": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7071.23-7079.48",
            "hdlname": "atbs_core_0 sc_noc_generator_3",
            "module": "sc_noc_generator_11",
            "module_hdlname": "sc_noc_generator_11",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3494.1-3578.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.spike_detector_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6899.18-6913.50",
            "hdlname": "atbs_core_0 spike_detector_0",
            "module": "spike_detector",
            "module_hdlname": "spike_detector",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4891.1-5045.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.spike_encoder_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7091.23-7099.65",
            "hdlname": "atbs_core_0 spike_encoder_0",
            "module": "spike_encoder_18_19",
            "module_hdlname": "spike_encoder_18_19",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3346.1-3445.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.spike_memory_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7103.21-7113.48",
            "hdlname": "atbs_core_0 spike_memory_0",
            "module": "spike_memory_19_6",
            "module_hdlname": "spike_memory_19_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2523.1-3344.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.sync_chain_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6768.18-6772.34",
            "hdlname": "atbs_core_0 sync_chain_0",
            "module": "sync_chain_2_1",
            "module_hdlname": "sync_chain_2_1",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5258.1-5286.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.sync_chain_1": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6890.18-6894.34",
            "hdlname": "atbs_core_0 sync_chain_1",
            "module": "sync_chain_2_2",
            "module_hdlname": "sync_chain_2_2",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5047.1-5075.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.sync_chain_2": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6783.18-6787.34",
            "hdlname": "atbs_core_0 sync_chain_2",
            "module": "sync_chain_2_1",
            "module_hdlname": "sync_chain_2_1",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5258.1-5286.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.time_measurement_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7085.30-7089.50",
            "hdlname": "atbs_core_0 time_measurement_0",
            "module": "time_measurement_18_262144",
            "module_hdlname": "time_measurement_18_262144",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3447.1-3492.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.uart_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:7124.12-7134.34",
            "hdlname": "atbs_core_0 uart_0",
            "module": "uart_9_8",
            "module_hdlname": "uart_9_8",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2367.1-2403.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.uart_0.uart_rx_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2396.15-2402.53",
            "hdlname": "atbs_core_0 uart_0 uart_rx_0",
            "module": "uart_rx_9_8",
            "module_hdlname": "uart_rx_9_8",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:135.1-424.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.uart_0.uart_tx_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2387.15-2394.27",
            "hdlname": "atbs_core_0 uart_0 uart_tx_0",
            "module": "uart_tx_9_8",
            "module_hdlname": "uart_tx_9_8",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:426.1-676.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        }
      },
      "netnames": {
        "$auto$alumacc.cc:431:extract_cmp_alu$4021": {
          "hide_name": 1,
          "bits": [ 2029, 2030, 2031, 2032, 2033, 2034, 2035 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4022": {
          "hide_name": 1,
          "bits": [ 1998, 1999, 2000 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4023": {
          "hide_name": 1,
          "bits": [ 1982, 1983, 1984, 1985, 1986, 1987, 1988 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4024": {
          "hide_name": 1,
          "bits": [ 1961, 1962, 1963, 1964, 1965, 1966, 1967 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4025": {
          "hide_name": 1,
          "bits": [ 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4026": {
          "hide_name": 1,
          "bits": [ 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4027": {
          "hide_name": 1,
          "bits": [ 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4028": {
          "hide_name": 1,
          "bits": [ 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4029": {
          "hide_name": 1,
          "bits": [ 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4030": {
          "hide_name": 1,
          "bits": [ 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4031": {
          "hide_name": 1,
          "bits": [ 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4032": {
          "hide_name": 1,
          "bits": [ 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4033": {
          "hide_name": 1,
          "bits": [ 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4034": {
          "hide_name": 1,
          "bits": [ 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4035": {
          "hide_name": 1,
          "bits": [ 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4036": {
          "hide_name": 1,
          "bits": [ 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4037": {
          "hide_name": 1,
          "bits": [ 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4038": {
          "hide_name": 1,
          "bits": [ 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4039": {
          "hide_name": 1,
          "bits": [ 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4040": {
          "hide_name": 1,
          "bits": [ 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4041": {
          "hide_name": 1,
          "bits": [ 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4042": {
          "hide_name": 1,
          "bits": [ 704, 705, 706, 707, 708, 709, 710 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4043": {
          "hide_name": 1,
          "bits": [ 675, 676, 677, 678, 679, 680, 681, 682 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4044": {
          "hide_name": 1,
          "bits": [ 643, 644, 645, 646, 647, 648, 649, 650 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4045": {
          "hide_name": 1,
          "bits": [ 617, 618 ],
          "attributes": {
            "unused_bits": "0 1"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4046": {
          "hide_name": 1,
          "bits": [ 603, 604, 605, 606, 607, 608, 609, 610 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4047": {
          "hide_name": 1,
          "bits": [ 579, 580, 581, 582, 583, 584, 585, 586 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4048": {
          "hide_name": 1,
          "bits": [ 555, 556, 557, 558, 559, 560, 561, 562 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4049": {
          "hide_name": 1,
          "bits": [ 523, 524, 525, 526, 527, 528, 529, 530 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4050": {
          "hide_name": 1,
          "bits": [ 499, 500, 501, 502, 503, 504, 505, 506 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4051": {
          "hide_name": 1,
          "bits": [ 475, 476, 477, 478, 479, 480, 481, 482 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4052": {
          "hide_name": 1,
          "bits": [ 443, 444, 445, 446, 447, 448, 449, 450 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4053": {
          "hide_name": 1,
          "bits": [ 419, 420, 421, 422, 423, 424, 425, 426 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4054": {
          "hide_name": 1,
          "bits": [ 395, 396, 397, 398, 399, 400, 401, 402 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4055": {
          "hide_name": 1,
          "bits": [ 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4056": {
          "hide_name": 1,
          "bits": [ 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4057": {
          "hide_name": 1,
          "bits": [ 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4058": {
          "hide_name": 1,
          "bits": [ 255, 256, 257, 258, 259, 260 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4059": {
          "hide_name": 1,
          "bits": [ 228, 229, 230, 231, 232, 233, 234, 235, 236 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4060": {
          "hide_name": 1,
          "bits": [ 198, 199, 200 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$4061": {
          "hide_name": 1,
          "bits": [ 180, 181, 182, 183, 184, 185, 186, 187, 188 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4063": {
          "hide_name": 1,
          "bits": [ 171, 172, 173, 174, 175, 176, 177, 178, 179 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4070": {
          "hide_name": 1,
          "bits": [ 195, 196, 197 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4079": {
          "hide_name": 1,
          "bits": [ 219, 220, 221, 222, 223, 224, 225, 226, 227 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4086": {
          "hide_name": 1,
          "bits": [ 249, 250, 251, 252, 253, 254 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4099": {
          "hide_name": 1,
          "bits": [ 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4104": {
          "hide_name": 1,
          "bits": [ 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4113": {
          "hide_name": 1,
          "bits": [ 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4124": {
          "hide_name": 1,
          "bits": [ 387, 388, 389, 390, 391, 392, 393, 394 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4129": {
          "hide_name": 1,
          "bits": [ 411, 412, 413, 414, 415, 416, 417, 418 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4138": {
          "hide_name": 1,
          "bits": [ 435, 436, 437, 438, 439, 440, 441, 442 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4149": {
          "hide_name": 1,
          "bits": [ 467, 468, 469, 470, 471, 472, 473, 474 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4154": {
          "hide_name": 1,
          "bits": [ 491, 492, 493, 494, 495, 496, 497, 498 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4163": {
          "hide_name": 1,
          "bits": [ 515, 516, 517, 518, 519, 520, 521, 522 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4174": {
          "hide_name": 1,
          "bits": [ 547, 548, 549, 550, 551, 552, 553, 554 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4179": {
          "hide_name": 1,
          "bits": [ 571, 572, 573, 574, 575, 576, 577, 578 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4188": {
          "hide_name": 1,
          "bits": [ 595, 596, 597, 598, 599, 600, 601, 602 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4199": {
          "hide_name": 1,
          "bits": [ 615, 616 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4206": {
          "hide_name": 1,
          "bits": [ 635, 636, 637, 638, 639, 640, 641, 642 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4213": {
          "hide_name": 1,
          "bits": [ 667, 668, 669, 670, 671, 672, 673, 674 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4220": {
          "hide_name": 1,
          "bits": [ 697, 698, 699, 700, 701, 702, 703 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4225": {
          "hide_name": 1,
          "bits": [ 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4238": {
          "hide_name": 1,
          "bits": [ 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4251": {
          "hide_name": 1,
          "bits": [ 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4264": {
          "hide_name": 1,
          "bits": [ 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4277": {
          "hide_name": 1,
          "bits": [ 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4290": {
          "hide_name": 1,
          "bits": [ 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4303": {
          "hide_name": 1,
          "bits": [ 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4316": {
          "hide_name": 1,
          "bits": [ 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4329": {
          "hide_name": 1,
          "bits": [ 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4342": {
          "hide_name": 1,
          "bits": [ 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4355": {
          "hide_name": 1,
          "bits": [ 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4368": {
          "hide_name": 1,
          "bits": [ 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4381": {
          "hide_name": 1,
          "bits": [ 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4394": {
          "hide_name": 1,
          "bits": [ 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4407": {
          "hide_name": 1,
          "bits": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4420": {
          "hide_name": 1,
          "bits": [ 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4425": {
          "hide_name": 1,
          "bits": [ 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4430": {
          "hide_name": 1,
          "bits": [ 1954, 1955, 1956, 1957, 1958, 1959, 1960 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4435": {
          "hide_name": 1,
          "bits": [ 1975, 1976, 1977, 1978, 1979, 1980, 1981 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4446": {
          "hide_name": 1,
          "bits": [ 1995, 1996, 1997 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4457": {
          "hide_name": 1,
          "bits": [ 2022, 2023, 2024, 2025, 2026, 2027, 2028 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4468": {
          "hide_name": 1,
          "bits": [ 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4471": {
          "hide_name": 1,
          "bits": [ 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4474": {
          "hide_name": 1,
          "bits": [ 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4477": {
          "hide_name": 1,
          "bits": [ 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4480": {
          "hide_name": 1,
          "bits": [ 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4483": {
          "hide_name": 1,
          "bits": [ 2200, 2201, 2202, 2203, 2204, 2205, 2206 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4486": {
          "hide_name": 1,
          "bits": [ 2221, 2222, 2223, 2224, 2225, 2226, 2227 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4489": {
          "hide_name": 1,
          "bits": [ 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4492": {
          "hide_name": 1,
          "bits": [ 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4495": {
          "hide_name": 1,
          "bits": [ 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4498": {
          "hide_name": 1,
          "bits": [ 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4501": {
          "hide_name": 1,
          "bits": [ 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4504": {
          "hide_name": 1,
          "bits": [ 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4507": {
          "hide_name": 1,
          "bits": [ 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4510": {
          "hide_name": 1,
          "bits": [ 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4513": {
          "hide_name": 1,
          "bits": [ 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4516": {
          "hide_name": 1,
          "bits": [ 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699, 2700, 2701, 2702, 2703, 2704 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4519": {
          "hide_name": 1,
          "bits": [ 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4522": {
          "hide_name": 1,
          "bits": [ 2800, 2801, 2802, 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4525": {
          "hide_name": 1,
          "bits": [ 2857, 2858, 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4528": {
          "hide_name": 1,
          "bits": [ 2914, 2915, 2916, 2917, 2918, 2919, 2920, 2921, 2922, 2923, 2924, 2925, 2926, 2927, 2928, 2929, 2930, 2931, 2932 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4531": {
          "hide_name": 1,
          "bits": [ 2971, 2972, 2973, 2974, 2975, 2976, 2977, 2978, 2979, 2980, 2981, 2982, 2983, 2984, 2985, 2986, 2987, 2988, 2989 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4534": {
          "hide_name": 1,
          "bits": [ 3028, 3029, 3030, 3031, 3032, 3033, 3034, 3035, 3036, 3037, 3038, 3039, 3040, 3041, 3042, 3043, 3044, 3045, 3046 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4537": {
          "hide_name": 1,
          "bits": [ 3085, 3086, 3087, 3088, 3089, 3090, 3091, 3092, 3093, 3094, 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102, 3103 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4540": {
          "hide_name": 1,
          "bits": [ 3142, 3143, 3144, 3145, 3146, 3147, 3148, 3149, 3150, 3151, 3152, 3153, 3154, 3155, 3156, 3157, 3158, 3159, 3160 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4543": {
          "hide_name": 1,
          "bits": [ 3199, 3200, 3201, 3202, 3203, 3204, 3205, 3206, 3207, 3208, 3209, 3210, 3211, 3212, 3213, 3214, 3215, 3216, 3217 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4546": {
          "hide_name": 1,
          "bits": [ 3228, 3229, 3230 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4549": {
          "hide_name": 1,
          "bits": [ 3241, 3242, 3243, 3244, 3245, 3246, 3247 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4552": {
          "hide_name": 1,
          "bits": [ 3269, 3270, 3271, 3272, 3273, 3274, 3275, 3276 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4555": {
          "hide_name": 1,
          "bits": [ 3295, 3296, 3297, 3298, 3299, 3300, 3301, 3302 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4558": {
          "hide_name": 1,
          "bits": [ 3309, 3310, 3311 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4561": {
          "hide_name": 1,
          "bits": [ 3323, 3324, 3325, 3326, 3327, 3328, 3329, 3330 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4574": {
          "hide_name": 1,
          "bits": [ 3362, 3363, 3364, 3365, 3366, 3367, 3368, 3369 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4577": {
          "hide_name": 1,
          "bits": [ 3376, 3377, 3378 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4580": {
          "hide_name": 1,
          "bits": [ 3390, 3391, 3392, 3393, 3394, 3395, 3396, 3397 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4593": {
          "hide_name": 1,
          "bits": [ 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451, 3452, 3453 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4596": {
          "hide_name": 1,
          "bits": [ 3502, 3503, 3504, 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4599": {
          "hide_name": 1,
          "bits": [ 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578, 3579, 3580, 3581 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4602": {
          "hide_name": 1,
          "bits": [ 3630, 3631, 3632, 3633, 3634, 3635, 3636, 3637, 3638, 3639, 3640, 3641, 3642, 3643, 3644, 3645 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4605": {
          "hide_name": 1,
          "bits": [ 3694, 3695, 3696, 3697, 3698, 3699, 3700, 3701, 3702, 3703, 3704, 3705, 3706, 3707, 3708, 3709 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4608": {
          "hide_name": 1,
          "bits": [ 3758, 3759, 3760, 3761, 3762, 3763, 3764, 3765, 3766, 3767, 3768, 3769, 3770, 3771, 3772, 3773 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4611": {
          "hide_name": 1,
          "bits": [ 3792, 3793 ],
          "attributes": {
            "unused_bits": "0 1"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4614": {
          "hide_name": 1,
          "bits": [ 3804, 3805, 3806, 3807, 3808, 3809, 3810, 3811 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4617": {
          "hide_name": 1,
          "bits": [ 3829, 3830, 3831, 3832, 3833, 3834, 3835, 3836, 3837 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4620": {
          "hide_name": 1,
          "bits": [ 3855, 3856, 3857, 3858, 3859, 3860, 3861, 3862 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4623": {
          "hide_name": 1,
          "bits": [ 3874, 3875, 3876 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4626": {
          "hide_name": 1,
          "bits": [ 3888, 3889, 3890, 3891, 3892, 3893, 3894, 3895 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4629": {
          "hide_name": 1,
          "bits": [ 3913, 3914, 3915, 3916, 3917, 3918, 3919, 3920, 3921 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4632": {
          "hide_name": 1,
          "bits": [ 3942, 3943, 3944, 3945, 3946, 3947, 3948, 3949, 3950, 3951, 3952 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4635": {
          "hide_name": 1,
          "bits": [ 3970, 3971, 3972 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4638": {
          "hide_name": 1,
          "bits": [ 3995, 3996, 3997, 3998, 3999, 4000, 4001, 4002, 4003, 4004, 4005, 4006, 4007, 4008, 4009, 4010, 4011, 4012, 4013 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4641": {
          "hide_name": 1,
          "bits": [ 4045, 4046, 4047, 4048, 4049, 4050 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4644": {
          "hide_name": 1,
          "bits": [ 4069, 4070, 4071, 4072, 4073, 4074 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4647": {
          "hide_name": 1,
          "bits": [ 4087, 4088, 4089, 4090, 4091, 4092 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$4650": {
          "hide_name": 1,
          "bits": [ 4111, 4112, 4113, 4114, 4115, 4116, 4117, 4118, 4119, 4120, 4121, 4122, 4123, 4124, 4125, 4126, 4127, 4128 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4064": {
          "hide_name": 1,
          "bits": [ 162, 163, 164, 165, 166, 167, 168, 169, 170 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4071": {
          "hide_name": 1,
          "bits": [ 192, 193, 194 ],
          "attributes": {
            "unused_bits": "0 1"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4080": {
          "hide_name": 1,
          "bits": [ 210, 211, 212, 213, 214, 215, 216, 217, 218 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4087": {
          "hide_name": 1,
          "bits": [ 243, 244, 245, 246, 247, 248 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4100": {
          "hide_name": 1,
          "bits": [ 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4105": {
          "hide_name": 1,
          "bits": [ 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4114": {
          "hide_name": 1,
          "bits": [ 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4125": {
          "hide_name": 1,
          "bits": [ 379, 380, 381, 382, 383, 384, 385, 386 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4130": {
          "hide_name": 1,
          "bits": [ 403, 404, 405, 406, 407, 408, 409, 410 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4139": {
          "hide_name": 1,
          "bits": [ 427, 428, 429, 430, 431, 432, 433, 434 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4150": {
          "hide_name": 1,
          "bits": [ 459, 460, 461, 462, 463, 464, 465, 466 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4155": {
          "hide_name": 1,
          "bits": [ 483, 484, 485, 486, 487, 488, 489, 490 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4164": {
          "hide_name": 1,
          "bits": [ 507, 508, 509, 510, 511, 512, 513, 514 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4175": {
          "hide_name": 1,
          "bits": [ 539, 540, 541, 542, 543, 544, 545, 546 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4180": {
          "hide_name": 1,
          "bits": [ 563, 564, 565, 566, 567, 568, 569, 570 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4189": {
          "hide_name": 1,
          "bits": [ 587, 588, 589, 590, 591, 592, 593, 594 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4200": {
          "hide_name": 1,
          "bits": [ 613, 614 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4207": {
          "hide_name": 1,
          "bits": [ 627, 628, 629, 630, 631, 632, 633, 634 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4214": {
          "hide_name": 1,
          "bits": [ 659, 660, 661, 662, 663, 664, 665, 666 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4221": {
          "hide_name": 1,
          "bits": [ 690, 691, 692, 693, 694, 695, 696 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4226": {
          "hide_name": 1,
          "bits": [ 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4239": {
          "hide_name": 1,
          "bits": [ 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4252": {
          "hide_name": 1,
          "bits": [ 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4265": {
          "hide_name": 1,
          "bits": [ 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4278": {
          "hide_name": 1,
          "bits": [ 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4291": {
          "hide_name": 1,
          "bits": [ 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4304": {
          "hide_name": 1,
          "bits": [ 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4317": {
          "hide_name": 1,
          "bits": [ 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4330": {
          "hide_name": 1,
          "bits": [ 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4343": {
          "hide_name": 1,
          "bits": [ 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4356": {
          "hide_name": 1,
          "bits": [ 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4369": {
          "hide_name": 1,
          "bits": [ 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4382": {
          "hide_name": 1,
          "bits": [ 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4395": {
          "hide_name": 1,
          "bits": [ 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4408": {
          "hide_name": 1,
          "bits": [ 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4421": {
          "hide_name": 1,
          "bits": [ 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4426": {
          "hide_name": 1,
          "bits": [ 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4431": {
          "hide_name": 1,
          "bits": [ 1947, 1948, 1949, 1950, 1951, 1952, 1953 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4436": {
          "hide_name": 1,
          "bits": [ 1968, 1969, 1970, 1971, 1972, 1973, 1974 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4447": {
          "hide_name": 1,
          "bits": [ 1992, 1993, 1994 ],
          "attributes": {
            "unused_bits": "0 1"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4458": {
          "hide_name": 1,
          "bits": [ 2015, 2016, 2017, 2018, 2019, 2020, 2021 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4469": {
          "hide_name": 1,
          "bits": [ 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4472": {
          "hide_name": 1,
          "bits": [ 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4475": {
          "hide_name": 1,
          "bits": [ 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4478": {
          "hide_name": 1,
          "bits": [ 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4481": {
          "hide_name": 1,
          "bits": [ 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4484": {
          "hide_name": 1,
          "bits": [ 2193, 2194, 2195, 2196, 2197, 2198, 2199 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4487": {
          "hide_name": 1,
          "bits": [ 2214, 2215, 2216, 2217, 2218, 2219, 2220 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4490": {
          "hide_name": 1,
          "bits": [ 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4493": {
          "hide_name": 1,
          "bits": [ 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4496": {
          "hide_name": 1,
          "bits": [ 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4499": {
          "hide_name": 1,
          "bits": [ 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4502": {
          "hide_name": 1,
          "bits": [ 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4505": {
          "hide_name": 1,
          "bits": [ 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4508": {
          "hide_name": 1,
          "bits": [ 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4511": {
          "hide_name": 1,
          "bits": [ 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4514": {
          "hide_name": 1,
          "bits": [ 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4517": {
          "hide_name": 1,
          "bits": [ 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682, 2683, 2684, 2685 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4520": {
          "hide_name": 1,
          "bits": [ 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4523": {
          "hide_name": 1,
          "bits": [ 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793, 2794, 2795, 2796, 2797, 2798, 2799 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4526": {
          "hide_name": 1,
          "bits": [ 2838, 2839, 2840, 2841, 2842, 2843, 2844, 2845, 2846, 2847, 2848, 2849, 2850, 2851, 2852, 2853, 2854, 2855, 2856 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4529": {
          "hide_name": 1,
          "bits": [ 2895, 2896, 2897, 2898, 2899, 2900, 2901, 2902, 2903, 2904, 2905, 2906, 2907, 2908, 2909, 2910, 2911, 2912, 2913 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4532": {
          "hide_name": 1,
          "bits": [ 2952, 2953, 2954, 2955, 2956, 2957, 2958, 2959, 2960, 2961, 2962, 2963, 2964, 2965, 2966, 2967, 2968, 2969, 2970 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4535": {
          "hide_name": 1,
          "bits": [ 3009, 3010, 3011, 3012, 3013, 3014, 3015, 3016, 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026, 3027 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4538": {
          "hide_name": 1,
          "bits": [ 3066, 3067, 3068, 3069, 3070, 3071, 3072, 3073, 3074, 3075, 3076, 3077, 3078, 3079, 3080, 3081, 3082, 3083, 3084 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4541": {
          "hide_name": 1,
          "bits": [ 3123, 3124, 3125, 3126, 3127, 3128, 3129, 3130, 3131, 3132, 3133, 3134, 3135, 3136, 3137, 3138, 3139, 3140, 3141 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4544": {
          "hide_name": 1,
          "bits": [ 3180, 3181, 3182, 3183, 3184, 3185, 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3196, 3197, 3198 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4547": {
          "hide_name": 1,
          "bits": [ 3225, 3226, 3227 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4550": {
          "hide_name": 1,
          "bits": [ 3234, 3235, 3236, 3237, 3238, 3239, 3240 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4553": {
          "hide_name": 1,
          "bits": [ 3261, 3262, 3263, 3264, 3265, 3266, 3267, 3268 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4556": {
          "hide_name": 1,
          "bits": [ 3287, 3288, 3289, 3290, 3291, 3292, 3293, 3294 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4559": {
          "hide_name": 1,
          "bits": [ 3306, 3307, 3308 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4562": {
          "hide_name": 1,
          "bits": [ 3315, 3316, 3317, 3318, 3319, 3320, 3321, 3322 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4575": {
          "hide_name": 1,
          "bits": [ 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4578": {
          "hide_name": 1,
          "bits": [ 3373, 3374, 3375 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4581": {
          "hide_name": 1,
          "bits": [ 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4594": {
          "hide_name": 1,
          "bits": [ 3422, 3423, 3424, 3425, 3426, 3427, 3428, 3429, 3430, 3431, 3432, 3433, 3434, 3435, 3436, 3437 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4597": {
          "hide_name": 1,
          "bits": [ 3486, 3487, 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 3496, 3497, 3498, 3499, 3500, 3501 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4600": {
          "hide_name": 1,
          "bits": [ 3550, 3551, 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3563, 3564, 3565 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4603": {
          "hide_name": 1,
          "bits": [ 3614, 3615, 3616, 3617, 3618, 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627, 3628, 3629 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4606": {
          "hide_name": 1,
          "bits": [ 3678, 3679, 3680, 3681, 3682, 3683, 3684, 3685, 3686, 3687, 3688, 3689, 3690, 3691, 3692, 3693 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4609": {
          "hide_name": 1,
          "bits": [ 3742, 3743, 3744, 3745, 3746, 3747, 3748, 3749, 3750, 3751, 3752, 3753, 3754, 3755, 3756, 3757 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4612": {
          "hide_name": 1,
          "bits": [ 3790, 3791 ],
          "attributes": {
            "unused_bits": "0 1"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4615": {
          "hide_name": 1,
          "bits": [ 3796, 3797, 3798, 3799, 3800, 3801, 3802, 3803 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4618": {
          "hide_name": 1,
          "bits": [ 3820, 3821, 3822, 3823, 3824, 3825, 3826, 3827, 3828 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4621": {
          "hide_name": 1,
          "bits": [ 3847, 3848, 3849, 3850, 3851, 3852, 3853, 3854 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4624": {
          "hide_name": 1,
          "bits": [ 3871, 3872, 3873 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4627": {
          "hide_name": 1,
          "bits": [ 3880, 3881, 3882, 3883, 3884, 3885, 3886, 3887 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4630": {
          "hide_name": 1,
          "bits": [ 3904, 3905, 3906, 3907, 3908, 3909, 3910, 3911, 3912 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4633": {
          "hide_name": 1,
          "bits": [ 3931, 3932, 3933, 3934, 3935, 3936, 3937, 3938, 3939, 3940, 3941 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4636": {
          "hide_name": 1,
          "bits": [ 3967, 3968, 3969 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4639": {
          "hide_name": 1,
          "bits": [ 3976, 3977, 3978, 3979, 3980, 3981, 3982, 3983, 3984, 3985, 3986, 3987, 3988, 3989, 3990, 3991, 3992, 3993, 3994 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4642": {
          "hide_name": 1,
          "bits": [ 4039, 4040, 4041, 4042, 4043, 4044 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4645": {
          "hide_name": 1,
          "bits": [ 4063, 4064, 4065, 4066, 4067, 4068 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4648": {
          "hide_name": 1,
          "bits": [ 4081, 4082, 4083, 4084, 4085, 4086 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$4651": {
          "hide_name": 1,
          "bits": [ 4093, 4094, 4095, 4096, 4097, 4098, 4099, 4100, 4101, 4102, 4103, 4104, 4105, 4106, 4107, 4108, 4109, 4110 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$3134": {
          "hide_name": 1,
          "bits": [ 6131 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$3138": {
          "hide_name": 1,
          "bits": [ 6134 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$3143": {
          "hide_name": 1,
          "bits": [ 6137 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$3147": {
          "hide_name": 1,
          "bits": [ 6140 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$3152": {
          "hide_name": 1,
          "bits": [ 6142 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$3156": {
          "hide_name": 1,
          "bits": [ 6144 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$3161": {
          "hide_name": 1,
          "bits": [ 6146 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$3165": {
          "hide_name": 1,
          "bits": [ 6148 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$3174": {
          "hide_name": 1,
          "bits": [ 6151 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$3178": {
          "hide_name": 1,
          "bits": [ 6154 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$3183": {
          "hide_name": 1,
          "bits": [ 6177 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$3187": {
          "hide_name": 1,
          "bits": [ 6156 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$3192": {
          "hide_name": 1,
          "bits": [ 6173 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$3196": {
          "hide_name": 1,
          "bits": [ 6159 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$3200": {
          "hide_name": 1,
          "bits": [ 6162 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$3204": {
          "hide_name": 1,
          "bits": [ 6175 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$3209": {
          "hide_name": 1,
          "bits": [ 6164 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$3213": {
          "hide_name": 1,
          "bits": [ 6166 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$3218": {
          "hide_name": 1,
          "bits": [ 6168 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$3222": {
          "hide_name": 1,
          "bits": [ 6171 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:170:map_fsm$3128": {
          "hide_name": 1,
          "bits": [ 6178, 6179, 6180, 6181 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:170:map_fsm$3168": {
          "hide_name": 1,
          "bits": [ 6182, 6183, 6184, 6185, 6186 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$3132": {
          "hide_name": 1,
          "bits": [ 6129 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$3141": {
          "hide_name": 1,
          "bits": [ 6135 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$3145": {
          "hide_name": 1,
          "bits": [ 6138 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$3150": {
          "hide_name": 1,
          "bits": [ 6141 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$3154": {
          "hide_name": 1,
          "bits": [ 6143 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$3159": {
          "hide_name": 1,
          "bits": [ 6145 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$3163": {
          "hide_name": 1,
          "bits": [ 6147 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$3172": {
          "hide_name": 1,
          "bits": [ 6149 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$3176": {
          "hide_name": 1,
          "bits": [ 6152 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$3181": {
          "hide_name": 1,
          "bits": [ 6176 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$3185": {
          "hide_name": 1,
          "bits": [ 6155 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$3190": {
          "hide_name": 1,
          "bits": [ 6172 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$3194": {
          "hide_name": 1,
          "bits": [ 6157 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$3198": {
          "hide_name": 1,
          "bits": [ 6160 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$3202": {
          "hide_name": 1,
          "bits": [ 6174 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$3207": {
          "hide_name": 1,
          "bits": [ 6163 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$3211": {
          "hide_name": 1,
          "bits": [ 6165 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$3216": {
          "hide_name": 1,
          "bits": [ 6167 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$3220": {
          "hide_name": 1,
          "bits": [ 6169 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3269": {
          "hide_name": 1,
          "bits": [ 4300 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3272": {
          "hide_name": 1,
          "bits": [ 4304 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3275": {
          "hide_name": 1,
          "bits": [ 6200 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3277": {
          "hide_name": 1,
          "bits": [ 6201 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3279": {
          "hide_name": 1,
          "bits": [ 6203 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3284": {
          "hide_name": 1,
          "bits": [ 6205 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3293": {
          "hide_name": 1,
          "bits": [ 6207 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3302": {
          "hide_name": 1,
          "bits": [ 6209 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3311": {
          "hide_name": 1,
          "bits": [ 6211 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3320": {
          "hide_name": 1,
          "bits": [ 6213 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3329": {
          "hide_name": 1,
          "bits": [ 6215 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3338": {
          "hide_name": 1,
          "bits": [ 6217 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3351": {
          "hide_name": 1,
          "bits": [ 5590 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3354": {
          "hide_name": 1,
          "bits": [ 5613 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3357": {
          "hide_name": 1,
          "bits": [ 5615 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3360": {
          "hide_name": 1,
          "bits": [ 5618 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3363": {
          "hide_name": 1,
          "bits": [ 5621 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3371": {
          "hide_name": 1,
          "bits": [ 5691 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3375": {
          "hide_name": 1,
          "bits": [ 6230 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3377": {
          "hide_name": 1,
          "bits": [ 6233 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3385": {
          "hide_name": 1,
          "bits": [ 6237 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3387": {
          "hide_name": 1,
          "bits": [ 6240 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3395": {
          "hide_name": 1,
          "bits": [ 6244 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3397": {
          "hide_name": 1,
          "bits": [ 6247 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3405": {
          "hide_name": 1,
          "bits": [ 6251 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3407": {
          "hide_name": 1,
          "bits": [ 6254 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3415": {
          "hide_name": 1,
          "bits": [ 6258 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3417": {
          "hide_name": 1,
          "bits": [ 6261 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3425": {
          "hide_name": 1,
          "bits": [ 6265 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3427": {
          "hide_name": 1,
          "bits": [ 6268 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3435": {
          "hide_name": 1,
          "bits": [ 5760 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3439": {
          "hide_name": 1,
          "bits": [ 6272 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3441": {
          "hide_name": 1,
          "bits": [ 6273 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3443": {
          "hide_name": 1,
          "bits": [ 6274 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3448": {
          "hide_name": 1,
          "bits": [ 5772 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3452": {
          "hide_name": 1,
          "bits": [ 5780 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3456": {
          "hide_name": 1,
          "bits": [ 6280 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3458": {
          "hide_name": 1,
          "bits": [ 6281 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3460": {
          "hide_name": 1,
          "bits": [ 6282 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3465": {
          "hide_name": 1,
          "bits": [ 5809 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3471": {
          "hide_name": 1,
          "bits": [ 5826 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3474": {
          "hide_name": 1,
          "bits": [ 5831 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3477": {
          "hide_name": 1,
          "bits": [ 5836 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3480": {
          "hide_name": 1,
          "bits": [ 5841 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3483": {
          "hide_name": 1,
          "bits": [ 5846 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3486": {
          "hide_name": 1,
          "bits": [ 5851 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3489": {
          "hide_name": 1,
          "bits": [ 5856 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3492": {
          "hide_name": 1,
          "bits": [ 5861 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3495": {
          "hide_name": 1,
          "bits": [ 5866 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3498": {
          "hide_name": 1,
          "bits": [ 5871 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3501": {
          "hide_name": 1,
          "bits": [ 5876 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3504": {
          "hide_name": 1,
          "bits": [ 5881 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3507": {
          "hide_name": 1,
          "bits": [ 5886 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3510": {
          "hide_name": 1,
          "bits": [ 5891 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3513": {
          "hide_name": 1,
          "bits": [ 5896 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3516": {
          "hide_name": 1,
          "bits": [ 5914 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3519": {
          "hide_name": 1,
          "bits": [ 5931 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3525": {
          "hide_name": 1,
          "bits": [ 6292 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3527": {
          "hide_name": 1,
          "bits": [ 6293 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3532": {
          "hide_name": 1,
          "bits": [ 5950 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3535": {
          "hide_name": 1,
          "bits": [ 5959 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3538": {
          "hide_name": 1,
          "bits": [ 5968 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3541": {
          "hide_name": 1,
          "bits": [ 6298 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3543": {
          "hide_name": 1,
          "bits": [ 6300 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3548": {
          "hide_name": 1,
          "bits": [ 6303 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3550": {
          "hide_name": 1,
          "bits": [ 6305 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3555": {
          "hide_name": 1,
          "bits": [ 6307 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3562": {
          "hide_name": 1,
          "bits": [ 6309 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3564": {
          "hide_name": 1,
          "bits": [ 6311 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3570": {
          "hide_name": 1,
          "bits": [ 6317 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3580": {
          "hide_name": 1,
          "bits": [ 6318 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3634": {
          "hide_name": 1,
          "bits": [ 6319 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3660": {
          "hide_name": 1,
          "bits": [ 6320 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3762": {
          "hide_name": 1,
          "bits": [ 6322 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3827": {
          "hide_name": 1,
          "bits": [ 6324 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3829": {
          "hide_name": 1,
          "bits": [ 6327 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3831": {
          "hide_name": 1,
          "bits": [ 6328 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3833": {
          "hide_name": 1,
          "bits": [ 6329 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3838": {
          "hide_name": 1,
          "bits": [ 6330 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3840": {
          "hide_name": 1,
          "bits": [ 6332 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3847": {
          "hide_name": 1,
          "bits": [ 6333 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3852": {
          "hide_name": 1,
          "bits": [ 6336 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3877": {
          "hide_name": 1,
          "bits": [ 6339 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3906": {
          "hide_name": 1,
          "bits": [ 6342 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3939": {
          "hide_name": 1,
          "bits": [ 6345 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3976": {
          "hide_name": 1,
          "bits": [ 6348 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3281": {
          "hide_name": 1,
          "bits": [ 4306 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3290": {
          "hide_name": 1,
          "bits": [ 4309 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3299": {
          "hide_name": 1,
          "bits": [ 4312 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3308": {
          "hide_name": 1,
          "bits": [ 4315 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3317": {
          "hide_name": 1,
          "bits": [ 4318 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3326": {
          "hide_name": 1,
          "bits": [ 4321 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3335": {
          "hide_name": 1,
          "bits": [ 4324 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3344": {
          "hide_name": 1,
          "bits": [ 4327 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3379": {
          "hide_name": 1,
          "bits": [ 5713 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3382": {
          "hide_name": 1,
          "bits": [ 5717 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3389": {
          "hide_name": 1,
          "bits": [ 5721 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3392": {
          "hide_name": 1,
          "bits": [ 5725 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3399": {
          "hide_name": 1,
          "bits": [ 5729 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3402": {
          "hide_name": 1,
          "bits": [ 5733 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3409": {
          "hide_name": 1,
          "bits": [ 5737 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3412": {
          "hide_name": 1,
          "bits": [ 5741 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3419": {
          "hide_name": 1,
          "bits": [ 5745 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3422": {
          "hide_name": 1,
          "bits": [ 5749 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3429": {
          "hide_name": 1,
          "bits": [ 5753 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3432": {
          "hide_name": 1,
          "bits": [ 5757 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3445": {
          "hide_name": 1,
          "bits": [ 5770 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3462": {
          "hide_name": 1,
          "bits": [ 5807 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3529": {
          "hide_name": 1,
          "bits": [ 5942 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3545": {
          "hide_name": 1,
          "bits": [ 5970 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3552": {
          "hide_name": 1,
          "bits": [ 5973 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3559": {
          "hide_name": 1,
          "bits": [ 5976 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3566": {
          "hide_name": 1,
          "bits": [ 5979 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3572": {
          "hide_name": 1,
          "bits": [ 5991 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3577": {
          "hide_name": 1,
          "bits": [ 6000 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3584": {
          "hide_name": 1,
          "bits": [ 6010 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3591": {
          "hide_name": 1,
          "bits": [ 6013 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3600": {
          "hide_name": 1,
          "bits": [ 6015 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3609": {
          "hide_name": 1,
          "bits": [ 6018 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3620": {
          "hide_name": 1,
          "bits": [ 6020 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3631": {
          "hide_name": 1,
          "bits": [ 6023 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3644": {
          "hide_name": 1,
          "bits": [ 6036 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3657": {
          "hide_name": 1,
          "bits": [ 6039 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3672": {
          "hide_name": 1,
          "bits": [ 6044 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3687": {
          "hide_name": 1,
          "bits": [ 6049 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3704": {
          "hide_name": 1,
          "bits": [ 6060 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3721": {
          "hide_name": 1,
          "bits": [ 6062 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3740": {
          "hide_name": 1,
          "bits": [ 6071 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3759": {
          "hide_name": 1,
          "bits": [ 6080 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3780": {
          "hide_name": 1,
          "bits": [ 6101 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3801": {
          "hide_name": 1,
          "bits": [ 6103 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3824": {
          "hide_name": 1,
          "bits": [ 6105 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3835": {
          "hide_name": 1,
          "bits": [ 6107 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3842": {
          "hide_name": 1,
          "bits": [ 6109 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3849": {
          "hide_name": 1,
          "bits": [ 6111 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3874": {
          "hide_name": 1,
          "bits": [ 6113 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3903": {
          "hide_name": 1,
          "bits": [ 6116 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3936": {
          "hide_name": 1,
          "bits": [ 6119 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3973": {
          "hide_name": 1,
          "bits": [ 6122 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$4014": {
          "hide_name": 1,
          "bits": [ 6125 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$3078": {
          "hide_name": 1,
          "bits": [ 6297 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$3082": {
          "hide_name": 1,
          "bits": [ 6202 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$3084": {
          "hide_name": 1,
          "bits": [ 6370 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$3086": {
          "hide_name": 1,
          "bits": [ 6308 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$3088": {
          "hide_name": 1,
          "bits": [ 6325 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$3092": {
          "hide_name": 1,
          "bits": [ 6267 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$3096": {
          "hide_name": 1,
          "bits": [ 6260 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$3100": {
          "hide_name": 1,
          "bits": [ 6253 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$3104": {
          "hide_name": 1,
          "bits": [ 6246 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$3108": {
          "hide_name": 1,
          "bits": [ 6239 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$3112": {
          "hide_name": 1,
          "bits": [ 6232 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3576": {
          "hide_name": 1,
          "bits": [ 6349 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3588": {
          "hide_name": 1,
          "bits": [ 6350 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3604": {
          "hide_name": 1,
          "bits": [ 6351 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3624": {
          "hide_name": 1,
          "bits": [ 6352 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3648": {
          "hide_name": 1,
          "bits": [ 6353 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3676": {
          "hide_name": 1,
          "bits": [ 6354 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3708": {
          "hide_name": 1,
          "bits": [ 6355 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3744": {
          "hide_name": 1,
          "bits": [ 6356 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3784": {
          "hide_name": 1,
          "bits": [ 6357 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3855": {
          "hide_name": 1,
          "bits": [ 6358 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3880": {
          "hide_name": 1,
          "bits": [ 6359 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3882": {
          "hide_name": 1,
          "bits": [ 6360 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3909": {
          "hide_name": 1,
          "bits": [ 6361 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3911": {
          "hide_name": 1,
          "bits": [ 6362 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3942": {
          "hide_name": 1,
          "bits": [ 6363 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3944": {
          "hide_name": 1,
          "bits": [ 6364 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3979": {
          "hide_name": 1,
          "bits": [ 6365 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3981": {
          "hide_name": 1,
          "bits": [ 6366 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4073": {
          "hide_name": 1,
          "bits": [ 4148 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4089": {
          "hide_name": 1,
          "bits": [ 4216 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4095": {
          "hide_name": 1,
          "bits": [ 4150 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4107": {
          "hide_name": 1,
          "bits": [ 4154 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4116": {
          "hide_name": 1,
          "bits": [ 4218 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4132": {
          "hide_name": 1,
          "bits": [ 4157 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4141": {
          "hide_name": 1,
          "bits": [ 4221 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4157": {
          "hide_name": 1,
          "bits": [ 4160 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4166": {
          "hide_name": 1,
          "bits": [ 4224 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4182": {
          "hide_name": 1,
          "bits": [ 4163 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4191": {
          "hide_name": 1,
          "bits": [ 4227 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4228": {
          "hide_name": 1,
          "bits": [ 4230 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4234": {
          "hide_name": 1,
          "bits": [ 4166 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4241": {
          "hide_name": 1,
          "bits": [ 4232 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4247": {
          "hide_name": 1,
          "bits": [ 4169 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4254": {
          "hide_name": 1,
          "bits": [ 4234 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4260": {
          "hide_name": 1,
          "bits": [ 4172 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4267": {
          "hide_name": 1,
          "bits": [ 4236 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4273": {
          "hide_name": 1,
          "bits": [ 4175 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4280": {
          "hide_name": 1,
          "bits": [ 4238 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4286": {
          "hide_name": 1,
          "bits": [ 4178 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4293": {
          "hide_name": 1,
          "bits": [ 4240 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4299": {
          "hide_name": 1,
          "bits": [ 4181 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4306": {
          "hide_name": 1,
          "bits": [ 4242 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4312": {
          "hide_name": 1,
          "bits": [ 4184 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4319": {
          "hide_name": 1,
          "bits": [ 4244 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4325": {
          "hide_name": 1,
          "bits": [ 4187 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4332": {
          "hide_name": 1,
          "bits": [ 4246 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4338": {
          "hide_name": 1,
          "bits": [ 4190 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4345": {
          "hide_name": 1,
          "bits": [ 4248 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4351": {
          "hide_name": 1,
          "bits": [ 4193 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4358": {
          "hide_name": 1,
          "bits": [ 4250 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4364": {
          "hide_name": 1,
          "bits": [ 4196 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4371": {
          "hide_name": 1,
          "bits": [ 4252 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4377": {
          "hide_name": 1,
          "bits": [ 4198 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4384": {
          "hide_name": 1,
          "bits": [ 4254 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4390": {
          "hide_name": 1,
          "bits": [ 4201 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4397": {
          "hide_name": 1,
          "bits": [ 4256 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4403": {
          "hide_name": 1,
          "bits": [ 4205 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4410": {
          "hide_name": 1,
          "bits": [ 4258 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4416": {
          "hide_name": 1,
          "bits": [ 4207 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4438": {
          "hide_name": 1,
          "bits": [ 4260 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4460": {
          "hide_name": 1,
          "bits": [ 4266 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4564": {
          "hide_name": 1,
          "bits": [ 4211 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$4583": {
          "hide_name": 1,
          "bits": [ 4214 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4091": {
          "hide_name": 1,
          "bits": [ 4151 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4109": {
          "hide_name": 1,
          "bits": [ 4153 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4134": {
          "hide_name": 1,
          "bits": [ 4156 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4159": {
          "hide_name": 1,
          "bits": [ 4159 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4184": {
          "hide_name": 1,
          "bits": [ 4162 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4230": {
          "hide_name": 1,
          "bits": [ 4165 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4243": {
          "hide_name": 1,
          "bits": [ 4168 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4256": {
          "hide_name": 1,
          "bits": [ 4171 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4269": {
          "hide_name": 1,
          "bits": [ 4174 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4282": {
          "hide_name": 1,
          "bits": [ 4177 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4295": {
          "hide_name": 1,
          "bits": [ 4180 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4308": {
          "hide_name": 1,
          "bits": [ 4183 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4321": {
          "hide_name": 1,
          "bits": [ 4186 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4334": {
          "hide_name": 1,
          "bits": [ 4189 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4347": {
          "hide_name": 1,
          "bits": [ 4192 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4360": {
          "hide_name": 1,
          "bits": [ 4195 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4373": {
          "hide_name": 1,
          "bits": [ 4199 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4386": {
          "hide_name": 1,
          "bits": [ 4202 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4399": {
          "hide_name": 1,
          "bits": [ 4204 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4412": {
          "hide_name": 1,
          "bits": [ 4208 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4451": {
          "hide_name": 1,
          "bits": [ 4264 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4462": {
          "hide_name": 1,
          "bits": [ 4267 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4566": {
          "hide_name": 1,
          "bits": [ 4210 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$4585": {
          "hide_name": 1,
          "bits": [ 4213 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4093": {
          "hide_name": 1,
          "bits": [ 4217 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4120": {
          "hide_name": 1,
          "bits": [ 4220 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4145": {
          "hide_name": 1,
          "bits": [ 4223 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4170": {
          "hide_name": 1,
          "bits": [ 4226 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4195": {
          "hide_name": 1,
          "bits": [ 4229 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4232": {
          "hide_name": 1,
          "bits": [ 4231 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4245": {
          "hide_name": 1,
          "bits": [ 4233 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4258": {
          "hide_name": 1,
          "bits": [ 4235 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4271": {
          "hide_name": 1,
          "bits": [ 4237 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4284": {
          "hide_name": 1,
          "bits": [ 4239 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4297": {
          "hide_name": 1,
          "bits": [ 4241 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4310": {
          "hide_name": 1,
          "bits": [ 4243 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4323": {
          "hide_name": 1,
          "bits": [ 4245 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4336": {
          "hide_name": 1,
          "bits": [ 4247 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4349": {
          "hide_name": 1,
          "bits": [ 4249 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4362": {
          "hide_name": 1,
          "bits": [ 4251 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4375": {
          "hide_name": 1,
          "bits": [ 4253 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4388": {
          "hide_name": 1,
          "bits": [ 4255 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4401": {
          "hide_name": 1,
          "bits": [ 4257 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4414": {
          "hide_name": 1,
          "bits": [ 4259 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4442": {
          "hide_name": 1,
          "bits": [ 4262 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4453": {
          "hide_name": 1,
          "bits": [ 4265 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4464": {
          "hide_name": 1,
          "bits": [ 4268 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4568": {
          "hide_name": 1,
          "bits": [ 4269 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$4587": {
          "hide_name": 1,
          "bits": [ 4270 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.$procmux$2600_CMP": {
          "hide_name": 1,
          "bits": [ 6302 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.$procmux$2601_CMP": {
          "hide_name": 1,
          "bits": [ 6301 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.$procmux$2604_CMP": {
          "hide_name": 1,
          "bits": [ 6323 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.$procmux$2606_CMP": {
          "hide_name": 1,
          "bits": [ 6296 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.$procmux$2611_CMP": {
          "hide_name": 1,
          "bits": [ 6373 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.$procmux$2612_CMP": {
          "hide_name": 1,
          "bits": [ 6372 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.$procmux$2613_CMP": {
          "hide_name": 1,
          "bits": [ 6371 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.$procmux$2615_CMP": {
          "hide_name": 1,
          "bits": [ 6306 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$procmux$2577_CMP": {
          "hide_name": 1,
          "bits": [ 5790 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$procmux$2581_CMP": {
          "hide_name": 1,
          "bits": [ 6277 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$procmux$2588_CMP": {
          "hide_name": 1,
          "bits": [ 6127 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$procmux$2592_CMP": {
          "hide_name": 1,
          "bits": [ 6269 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$procmux$2565_CMP": {
          "hide_name": 1,
          "bits": [ 6374 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$procmux$2566_CMP": {
          "hide_name": 1,
          "bits": [ 6375 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$procmux$2569_CMP": {
          "hide_name": 1,
          "bits": [ 6264 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$procmux$2565_CMP": {
          "hide_name": 1,
          "bits": [ 6376 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$procmux$2566_CMP": {
          "hide_name": 1,
          "bits": [ 6377 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$procmux$2569_CMP": {
          "hide_name": 1,
          "bits": [ 6257 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$procmux$2565_CMP": {
          "hide_name": 1,
          "bits": [ 6378 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$procmux$2566_CMP": {
          "hide_name": 1,
          "bits": [ 6379 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$procmux$2569_CMP": {
          "hide_name": 1,
          "bits": [ 6250 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$procmux$2565_CMP": {
          "hide_name": 1,
          "bits": [ 6380 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$procmux$2566_CMP": {
          "hide_name": 1,
          "bits": [ 6381 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$procmux$2569_CMP": {
          "hide_name": 1,
          "bits": [ 6243 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$procmux$2565_CMP": {
          "hide_name": 1,
          "bits": [ 6382 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$procmux$2566_CMP": {
          "hide_name": 1,
          "bits": [ 6383 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$procmux$2569_CMP": {
          "hide_name": 1,
          "bits": [ 6236 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$procmux$2565_CMP": {
          "hide_name": 1,
          "bits": [ 6384 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$procmux$2566_CMP": {
          "hide_name": 1,
          "bits": [ 6385 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$procmux$2569_CMP": {
          "hide_name": 1,
          "bits": [ 6229 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2458_CMP": {
          "hide_name": 1,
          "bits": [ 8316 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2459_CMP": {
          "hide_name": 1,
          "bits": [ 8317 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2460_CMP": {
          "hide_name": 1,
          "bits": [ 8318 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2461_CMP": {
          "hide_name": 1,
          "bits": [ 8319 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2463_CMP": {
          "hide_name": 1,
          "bits": [ 8396 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2464_CMP": {
          "hide_name": 1,
          "bits": [ 8397 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2465_CMP": {
          "hide_name": 1,
          "bits": [ 8398 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2466_CMP": {
          "hide_name": 1,
          "bits": [ 8399 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2483_CMP": {
          "hide_name": 1,
          "bits": [ 8628 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2484_CMP": {
          "hide_name": 1,
          "bits": [ 8629 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2485_CMP": {
          "hide_name": 1,
          "bits": [ 8630 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2486_CMP": {
          "hide_name": 1,
          "bits": [ 8631 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procmux$2444_CMP": {
          "hide_name": 1,
          "bits": [ 6191 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procmux$2447_CMP": {
          "hide_name": 1,
          "bits": [ 6368 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procmux$2448_CMP": {
          "hide_name": 1,
          "bits": [ 6190 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procmux$2449_CMP": {
          "hide_name": 1,
          "bits": [ 6189 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2416_CMP": {
          "hide_name": 1,
          "bits": [ 8721 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2417_CMP": {
          "hide_name": 1,
          "bits": [ 8722 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2418_CMP": {
          "hide_name": 1,
          "bits": [ 8723 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2419_CMP": {
          "hide_name": 1,
          "bits": [ 8724 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2427_CMP": {
          "hide_name": 1,
          "bits": [ 6369 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2428_CMP": {
          "hide_name": 1,
          "bits": [ 6196 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2429_CMP": {
          "hide_name": 1,
          "bits": [ 6195 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2430_CMP": {
          "hide_name": 1,
          "bits": [ 6194 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2431_CMP": {
          "hide_name": 1,
          "bits": [ 6193 ],
          "attributes": {
          }
        },
        "adaptive_mode_i": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8963.11-8963.26"
          }
        },
        "atbs_core_0.adapt_on_overflow_strb": {
          "hide_name": 0,
          "bits": [ 6286 ],
          "attributes": {
            "hdlname": "atbs_core_0 adapt_on_overflow_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5376.8-5376.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.adapt_on_overflow": {
          "hide_name": 0,
          "bits": [ 5932 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 adapt_on_overflow",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4436.8-4436.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.adapt_on_overflow_strb": {
          "hide_name": 0,
          "bits": [ 6286 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 adapt_on_overflow_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4435.8-4435.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.adapt_on_overflow_strb_o": {
          "hide_name": 0,
          "bits": [ 6286 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 adapt_on_overflow_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4430.11-4430.35"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.adaptive_limited_strb": {
          "hide_name": 0,
          "bits": [ 7060 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 adaptive_limited_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4441.8-4441.29"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.adaptive_strb": {
          "hide_name": 0,
          "bits": [ 7074 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 adaptive_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4440.8-4440.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4411.11-4411.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.curr_time_i": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 curr_time_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4415.18-4415.29"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.d_max_i": {
          "hide_name": 0,
          "bits": [ "0", "1", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 d_max_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4418.17-4418.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.d_min_i": {
          "hide_name": 0,
          "bits": [ "0", "1", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 d_min_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4419.17-4419.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.decreasing_en_o": {
          "hide_name": 0,
          "bits": [ 6532 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 decreasing_en_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4423.11-4423.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps": {
          "hide_name": 0,
          "bits": [ 1877, 1878, 1879, 1880, 1881, 1882, 1883 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4448.14-4448.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps_limited": {
          "hide_name": 0,
          "bits": [ 7133, 7134, 7135, 7136, 7137, 7138, 7139 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps_limited",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4450.14-4450.33"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps_lower": {
          "hide_name": 0,
          "bits": [ 2235, 2236, 2237, 2238, 2239, 2240, 2241 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps_lower",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4453.14-4453.31"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps_lower_o": {
          "hide_name": 0,
          "bits": [ 2235, 2236, 2237, 2238, 2239, 2240, 2241 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps_lower_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4429.17-4429.36"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps_lower_strb": {
          "hide_name": 0,
          "bits": [ 6295 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps_lower_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4447.8-4447.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps_lower_strb_o": {
          "hide_name": 0,
          "bits": [ 6295 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps_lower_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4427.11-4427.35"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps_strb": {
          "hide_name": 0,
          "bits": [ 6285 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4443.8-4443.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps_sum": {
          "hide_name": 0,
          "bits": [ 2228, 2229, 2230, 2231, 2232, 2233, 2234 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps_sum",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4451.14-4451.29"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps_upper": {
          "hide_name": 0,
          "bits": [ 2266, 2267, 2268, 2269, 2270, 2271, 2272 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps_upper",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4452.14-4452.31"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps_upper_o": {
          "hide_name": 0,
          "bits": [ 2266, 2267, 2268, 2269, 2270, 2271, 2272 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps_upper_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4428.17-4428.36"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps_upper_strb": {
          "hide_name": 0,
          "bits": [ 6294 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps_upper_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4446.8-4446.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps_upper_strb_o": {
          "hide_name": 0,
          "bits": [ 6294 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps_upper_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4426.11-4426.35"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.direction_lower": {
          "hide_name": 0,
          "bits": [ 6527 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 direction_lower",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4445.8-4445.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.direction_lower_o": {
          "hide_name": 0,
          "bits": [ 6527 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 direction_lower_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4425.11-4425.28"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.direction_upper": {
          "hide_name": 0,
          "bits": [ 6525 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 direction_upper",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4444.8-4444.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.direction_upper_o": {
          "hide_name": 0,
          "bits": [ 6525 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 direction_upper_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4424.11-4424.28"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.increasing_en_o": {
          "hide_name": 0,
          "bits": [ 6530 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 increasing_en_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4422.11-4422.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.is_empty_interval": {
          "hide_name": 0,
          "bits": [ 5934 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 is_empty_interval",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4438.8-4438.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.max_delta_steps_i": {
          "hide_name": 0,
          "bits": [ 1940, 1941, 1942, 1943, 1944, 1945, 1946 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 max_delta_steps_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4421.17-4421.34"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1643_o": {
          "hide_name": 0,
          "bits": [ 7075 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1643_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4469.8-4469.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1645_o": {
          "hide_name": 0,
          "bits": [ 5933 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1645_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4470.8-4470.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1649_o": {
          "hide_name": 0,
          "bits": [ 7076 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1649_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4471.8-4471.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1651_o": {
          "hide_name": 0,
          "bits": [ 5930 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1651_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4472.8-4472.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1655_o": {
          "hide_name": 0,
          "bits": [ 4261 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1655_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4473.8-4473.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1656_o": {
          "hide_name": 0,
          "bits": [ 6286 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1656_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4474.8-4474.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1657_o": {
          "hide_name": 0,
          "bits": [ 7054 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1657_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4475.8-4475.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1658_o": {
          "hide_name": 0,
          "bits": [ 7070 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1658_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4476.8-4476.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1660_o": {
          "hide_name": 0,
          "bits": [ 4276 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1660_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4477.8-4477.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1661_o": {
          "hide_name": 0,
          "bits": [ 4295 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1661_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4478.8-4478.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1662_o": {
          "hide_name": 0,
          "bits": [ 6287 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1662_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4479.8-4479.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1664_o": {
          "hide_name": 0,
          "bits": [ "0", 1877, 1878, 1879, 1880, 1881, 1882 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1664_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4480.14-4480.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1665_o": {
          "hide_name": 0,
          "bits": [ 4263 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1665_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4481.8-4481.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1667_o": {
          "hide_name": 0,
          "bits": [ 4275 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1667_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4482.8-4482.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1668_o": {
          "hide_name": 0,
          "bits": [ 6288 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1668_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4483.8-4483.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1670_o": {
          "hide_name": 0,
          "bits": [ 1878, 1879, 1880, 1881, 1882, 1883, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1670_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4484.14-4484.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1673_o": {
          "hide_name": 0,
          "bits": [ 7077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1673_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4485.8-4485.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1674_o": {
          "hide_name": 0,
          "bits": [ 7078, 7079, 7080, 7081, 7082, 7083, 7084 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1674_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4486.14-4486.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1676_o": {
          "hide_name": 0,
          "bits": [ 7085 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1676_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4487.8-4487.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1679_o": {
          "hide_name": 0,
          "bits": [ 7086 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1679_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4488.8-4488.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1680_o": {
          "hide_name": 0,
          "bits": [ 7087, 7088, 7089, 7090, 7091, 7092, 7093 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1680_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4489.14-4489.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1682_o": {
          "hide_name": 0,
          "bits": [ 7073 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1682_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4490.8-4490.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1685_o": {
          "hide_name": 0,
          "bits": [ 7072 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1685_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4491.8-4491.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1689_o": {
          "hide_name": 0,
          "bits": [ 7071 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1689_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4492.8-4492.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1691_o": {
          "hide_name": 0,
          "bits": [ 7094, 7095, 7096, 7097, 7098, 7099, 7100 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1691_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4493.14-4493.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1692_o": {
          "hide_name": 0,
          "bits": [ 7101, 7102, 7103, 7104, 7105, 7106, 7107 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1692_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4494.14-4494.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1694_o": {
          "hide_name": 0,
          "bits": [ 7108, 7109, 7110, 7111, 7112, 7113, 7114 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1694_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4495.14-4495.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1696_o": {
          "hide_name": 0,
          "bits": [ 5943, 5944, 5945, 5946, 5947, 5948, 5949 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1696_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4496.14-4496.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1697_o": {
          "hide_name": 0,
          "bits": [ 5935, 5936, 5937, 5938, 5939, 5940, 5941 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1697_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4497.14-4497.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1699_o": {
          "hide_name": 0,
          "bits": [ 2228, 2229, 2230, 2231, 2232, 2233, 2234 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1699_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4498.14-4498.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1702_o": {
          "hide_name": 0,
          "bits": [ 1877, 1878, 1879, 1880, 1881, 1882, 1883, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1702_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4500.14-4500.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1703_o": {
          "hide_name": 0,
          "bits": [ 4294 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1703_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4501.8-4501.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1704_o": {
          "hide_name": 0,
          "bits": [ 7055 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1704_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4502.8-4502.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1705_o": {
          "hide_name": 0,
          "bits": [ 1908, 1909, 1910, 1911, 1912, 1913, 1914 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1705_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4503.14-4503.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1706_o": {
          "hide_name": 0,
          "bits": [ 1877, 1878, 1879, 1880, 1881, 1882, 1883, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1706_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4504.14-4504.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1707_o": {
          "hide_name": 0,
          "bits": [ 4293 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1707_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4505.8-4505.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1708_o": {
          "hide_name": 0,
          "bits": [ 7056 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1708_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4506.8-4506.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1709_o": {
          "hide_name": 0,
          "bits": [ 7057 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1709_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4507.8-4507.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1710_o": {
          "hide_name": 0,
          "bits": [ 1869, 1870, 1871, 1872, 1873, 1874, 1875 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1710_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4508.14-4508.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1712_o": {
          "hide_name": 0,
          "bits": [ 7115 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1712_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4509.8-4509.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1714_o": {
          "hide_name": 0,
          "bits": [ 7116 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1714_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4510.8-4510.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1715_o": {
          "hide_name": 0,
          "bits": [ 7117, 7118, 7119, 7120, 7121, 7122, 7123 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1715_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4511.14-4511.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1716_o": {
          "hide_name": 0,
          "bits": [ 7124 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1716_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4512.8-4512.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1718_o": {
          "hide_name": 0,
          "bits": [ 7125 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1718_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4513.8-4513.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1719_o": {
          "hide_name": 0,
          "bits": [ 7126, 7127, 7128, 7129, 7130, 7131, 7132 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1719_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4514.14-4514.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1721_o": {
          "hide_name": 0,
          "bits": [ 6289 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1721_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4515.8-4515.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1723_o": {
          "hide_name": 0,
          "bits": [ 7060 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1723_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4516.8-4516.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1724_o": {
          "hide_name": 0,
          "bits": [ 7133, 7134, 7135, 7136, 7137, 7138, 7139 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1724_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4517.14-4517.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1727_o": {
          "hide_name": 0,
          "bits": [ 7063 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1727_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4518.8-4518.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1729_o": {
          "hide_name": 0,
          "bits": [ 7140 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1729_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4519.8-4519.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1731_o": {
          "hide_name": 0,
          "bits": [ 6295 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1731_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4520.8-4520.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1732_o": {
          "hide_name": 0,
          "bits": [ 7141, 7142, 7143, 7144, 7145, 7146, 7147 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1732_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4521.14-4521.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1733_o": {
          "hide_name": 0,
          "bits": [ 7148, 7149, 7150, 7151, 7152, 7153, 7154 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1733_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4522.14-4522.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1734_o": {
          "hide_name": 0,
          "bits": [ 6294 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1734_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4523.8-4523.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1735_o": {
          "hide_name": 0,
          "bits": [ 7059 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1735_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4524.8-4524.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1736_o": {
          "hide_name": 0,
          "bits": [ 7155, 7156, 7157, 7158, 7159, 7160, 7161 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1736_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4525.14-4525.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1737_o": {
          "hide_name": 0,
          "bits": [ 7162, 7163, 7164, 7165, 7166, 7167, 7168 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1737_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4526.14-4526.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1738_o": {
          "hide_name": 0,
          "bits": [ 7061 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1738_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4527.8-4527.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1739_o": {
          "hide_name": 0,
          "bits": [ 7062 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1739_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4528.8-4528.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1740_o": {
          "hide_name": 0,
          "bits": [ 2266, 2267, 2268, 2269, 2270, 2271, 2272 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1740_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4529.14-4529.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1741_o": {
          "hide_name": 0,
          "bits": [ 2235, 2236, 2237, 2238, 2239, 2240, 2241 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1741_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4530.14-4530.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1742_o": {
          "hide_name": 0,
          "bits": [ 7064 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1742_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4531.8-4531.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1743_o": {
          "hide_name": 0,
          "bits": [ 7065 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1743_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4532.8-4532.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1744_o": {
          "hide_name": 0,
          "bits": [ 7066 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1744_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4533.8-4533.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1745_o": {
          "hide_name": 0,
          "bits": [ 7066 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1745_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4534.8-4534.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1747_o": {
          "hide_name": 0,
          "bits": [ 7063 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1747_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4535.8-4535.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1748_o": {
          "hide_name": 0,
          "bits": [ 6525 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1748_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4536.8-4536.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1749_o": {
          "hide_name": 0,
          "bits": [ 6527 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1749_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4537.8-4537.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1751_o": {
          "hide_name": 0,
          "bits": [ 2235, 2236, 2237, 2238, 2239, 2240, 2241, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1751_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4538.14-4538.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1752_o": {
          "hide_name": 0,
          "bits": [ 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1752_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4539.14-4539.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1753_o": {
          "hide_name": 0,
          "bits": [ 2235, 2236, 2237, 2238, 2239, 2240, 2241, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1753_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4540.14-4540.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1754_o": {
          "hide_name": 0,
          "bits": [ 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1754_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4541.14-4541.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1755_o": {
          "hide_name": 0,
          "bits": [ 7169, 7170, 7171, 7172, 7173, 7174, 7175, 7176 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1755_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4542.14-4542.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1756_o": {
          "hide_name": 0,
          "bits": [ 7177, 7178, 7179, 7180, 7181, 7182, 7183, 7184 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1756_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4543.14-4543.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1757_o": {
          "hide_name": 0,
          "bits": [ 2266, 2267, 2268, 2269, 2270, 2271, 2272, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1757_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4544.14-4544.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1758_o": {
          "hide_name": 0,
          "bits": [ 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1758_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4545.14-4545.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1759_o": {
          "hide_name": 0,
          "bits": [ 2266, 2267, 2268, 2269, 2270, 2271, 2272, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1759_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4546.14-4546.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1760_o": {
          "hide_name": 0,
          "bits": [ 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1760_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4547.14-4547.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1761_o": {
          "hide_name": 0,
          "bits": [ 7185, 7186, 7187, 7188, 7189, 7190, 7191, 7192 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1761_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4548.14-4548.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1762_o": {
          "hide_name": 0,
          "bits": [ 7193, 7194, 7195, 7196, 7197, 7198, 7199, 7200 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1762_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4549.14-4549.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1764_o": {
          "hide_name": 0,
          "bits": [ 5951, 5952, 5953, 5954, 5955, 5956, 5957, 5958 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1764_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4550.14-4550.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1766_o": {
          "hide_name": 0,
          "bits": [ 5960, 5961, 5962, 5963, 5964, 5965, 5966, 5967 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1766_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4551.14-4551.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1770_o": {
          "hide_name": 0,
          "bits": [ 7067 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1770_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4552.8-4552.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1771_o": {
          "hide_name": 0,
          "bits": [ 6530 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1771_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4553.8-4553.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1775_o": {
          "hide_name": 0,
          "bits": [ 7068 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1775_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4554.8-4554.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1776_o": {
          "hide_name": 0,
          "bits": [ 6532 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1776_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4555.8-4555.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1778_q": {
          "hide_name": 0,
          "bits": [ 5932 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1778_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4556.7-4556.14"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1779_q": {
          "hide_name": 0,
          "bits": [ 5934 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1779_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4557.7-4557.14"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1780_q": {
          "hide_name": 0,
          "bits": [ 7074 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1780_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4558.7-4558.14"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1781_q": {
          "hide_name": 0,
          "bits": [ 7058 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1781_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4559.7-4559.14"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1782_q": {
          "hide_name": 0,
          "bits": [ 6285 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1782_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4560.7-4560.14"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1783_q": {
          "hide_name": 0,
          "bits": [ 1877, 1878, 1879, 1880, 1881, 1882, 1883 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1783_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4561.13-4561.20"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1784_q": {
          "hide_name": 0,
          "bits": [ 2207, 2208, 2209, 2210, 2211, 2212, 2213 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1784_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4562.13-4562.20"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1785_q": {
          "hide_name": 0,
          "bits": [ 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1785_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4563.13-4563.20"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1786_q": {
          "hide_name": 0,
          "bits": [ 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1786_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4564.13-4564.20"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.next_adapt_on_overflow": {
          "hide_name": 0,
          "bits": [ 5930 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 next_adapt_on_overflow",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4437.8-4437.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.next_adaptive_strb": {
          "hide_name": 0,
          "bits": [ 7073 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 next_adaptive_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4457.8-4457.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.next_delta_steps": {
          "hide_name": 0,
          "bits": [ 5935, 5936, 5937, 5938, 5939, 5940, 5941 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 next_delta_steps",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4462.14-4462.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.next_delta_steps_strb": {
          "hide_name": 0,
          "bits": [ 7071 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 next_delta_steps_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4459.8-4459.29"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.next_is_empty_interval": {
          "hide_name": 0,
          "bits": [ 5933 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 next_is_empty_interval",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4464.8-4464.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.next_prev_delta_steps": {
          "hide_name": 0,
          "bits": [ 5943, 5944, 5945, 5946, 5947, 5948, 5949 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 next_prev_delta_steps",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4463.14-4463.35"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.next_steps_to_lower_v": {
          "hide_name": 0,
          "bits": [ 5960, 5961, 5962, 5963, 5964, 5965, 5966, 5967 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 next_steps_to_lower_v",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4461.14-4461.35"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.next_steps_to_upper_v": {
          "hide_name": 0,
          "bits": [ 5951, 5952, 5953, 5954, 5955, 5956, 5957, 5958 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 next_steps_to_upper_v",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4460.14-4460.35"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.next_widen_threshold_strb": {
          "hide_name": 0,
          "bits": [ 7072 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 next_widen_threshold_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4458.8-4458.33"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.overflow_strb_i": {
          "hide_name": 0,
          "bits": [ 6218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 overflow_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4414.11-4414.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.prev_delta_steps": {
          "hide_name": 0,
          "bits": [ 2207, 2208, 2209, 2210, 2211, 2212, 2213 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 prev_delta_steps",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4449.14-4449.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.reset_delta": {
          "hide_name": 0,
          "bits": [ 6289 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 reset_delta",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4434.8-4434.19"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4329 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4412.11-4412.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_i": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4416.11-4416.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1339.11-1339.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.curr_time_i": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 curr_time_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1342.18-1342.29"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.end_of_window_logic_carry": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355, 1431, 1507, 1583, 1659, 1735, 1811 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 end_of_window_logic_carry",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1485.14-1485.39"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.end_of_window_logic_virt_win_end": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 end_of_window_logic_virt_win_end",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1484.15-1484.47"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2634_o": {
          "hide_name": 0,
          "bits": [ 7202, 7203, 7204, 7205, 7206, 7207, 7208, 7209, 7210, 7211, 7212, 7213, 7214, 7215, 7216 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2634_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1357.15-1357.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2635_o": {
          "hide_name": 0,
          "bits": [ 5897, 5898 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2635_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1358.14-1358.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2636_o": {
          "hide_name": 0,
          "bits": [ 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2636_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1359.15-1359.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2637_o": {
          "hide_name": 0,
          "bits": [ 5915 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2637_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1360.8-1360.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2638_o": {
          "hide_name": 0,
          "bits": [ 5892, 5893 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2638_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1361.14-1361.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2639_o": {
          "hide_name": 0,
          "bits": [ 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2639_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1362.15-1362.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2640_o": {
          "hide_name": 0,
          "bits": [ 5916 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2640_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1363.8-1363.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2641_o": {
          "hide_name": 0,
          "bits": [ 5887, 5888 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2641_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1364.14-1364.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2642_o": {
          "hide_name": 0,
          "bits": [ 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2642_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1365.15-1365.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2643_o": {
          "hide_name": 0,
          "bits": [ 5917 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2643_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1366.8-1366.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2644_o": {
          "hide_name": 0,
          "bits": [ 5882, 5883 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2644_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1367.14-1367.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2645_o": {
          "hide_name": 0,
          "bits": [ 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2645_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1368.15-1368.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2646_o": {
          "hide_name": 0,
          "bits": [ 5918 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2646_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1369.8-1369.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2647_o": {
          "hide_name": 0,
          "bits": [ 5877, 5878 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2647_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1370.14-1370.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2648_o": {
          "hide_name": 0,
          "bits": [ 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2648_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1371.15-1371.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2649_o": {
          "hide_name": 0,
          "bits": [ 5919 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2649_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1372.8-1372.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2650_o": {
          "hide_name": 0,
          "bits": [ 5872, 5873 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2650_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1373.14-1373.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2651_o": {
          "hide_name": 0,
          "bits": [ 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2651_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1374.15-1374.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2652_o": {
          "hide_name": 0,
          "bits": [ 5920 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2652_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1375.8-1375.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2653_o": {
          "hide_name": 0,
          "bits": [ 5867, 5868 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2653_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1376.14-1376.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2654_o": {
          "hide_name": 0,
          "bits": [ 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2654_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1377.15-1377.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2655_o": {
          "hide_name": 0,
          "bits": [ 5921 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2655_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1378.8-1378.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2656_o": {
          "hide_name": 0,
          "bits": [ 5862, 5863 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2656_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1379.14-1379.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2657_o": {
          "hide_name": 0,
          "bits": [ 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2657_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1380.15-1380.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2658_o": {
          "hide_name": 0,
          "bits": [ 5922 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2658_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1381.8-1381.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2659_o": {
          "hide_name": 0,
          "bits": [ 5857, 5858 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2659_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1382.14-1382.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2660_o": {
          "hide_name": 0,
          "bits": [ 2820, 2821, 2822, 2823, 2824, 2825, 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2660_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1383.15-1383.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2661_o": {
          "hide_name": 0,
          "bits": [ 5923 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2661_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1384.8-1384.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2662_o": {
          "hide_name": 0,
          "bits": [ 5852, 5853 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2662_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1385.14-1385.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2663_o": {
          "hide_name": 0,
          "bits": [ 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2663_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1386.15-1386.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2664_o": {
          "hide_name": 0,
          "bits": [ 5924 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2664_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1387.8-1387.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2665_o": {
          "hide_name": 0,
          "bits": [ 5847, 5848 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2665_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1388.14-1388.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2666_o": {
          "hide_name": 0,
          "bits": [ 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2666_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1389.15-1389.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2667_o": {
          "hide_name": 0,
          "bits": [ 5925 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2667_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1390.8-1390.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2668_o": {
          "hide_name": 0,
          "bits": [ 5842, 5843 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2668_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1391.14-1391.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2669_o": {
          "hide_name": 0,
          "bits": [ 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2669_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1392.15-1392.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2670_o": {
          "hide_name": 0,
          "bits": [ 5926 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2670_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1393.8-1393.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2671_o": {
          "hide_name": 0,
          "bits": [ 5837, 5838 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2671_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1394.14-1394.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2672_o": {
          "hide_name": 0,
          "bits": [ 3048, 3049, 3050, 3051, 3052, 3053, 3054, 3055, 3056, 3057, 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2672_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1395.15-1395.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2673_o": {
          "hide_name": 0,
          "bits": [ 5927 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2673_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1396.8-1396.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2674_o": {
          "hide_name": 0,
          "bits": [ 5832, 5833 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2674_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1397.14-1397.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2675_o": {
          "hide_name": 0,
          "bits": [ 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121, 3122 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2675_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1398.15-1398.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2676_o": {
          "hide_name": 0,
          "bits": [ 5928 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2676_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1399.8-1399.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2677_o": {
          "hide_name": 0,
          "bits": [ 7056 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2677_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1400.8-1400.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2679_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2679_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1401.15-1401.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2680_o": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2680_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1402.15-1402.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2681_o": {
          "hide_name": 0,
          "bits": [ 4209 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2681_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1403.8-1403.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2683_o": {
          "hide_name": 0,
          "bits": [ 5897, 5898 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2683_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1404.14-1404.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2684_o": {
          "hide_name": 0,
          "bits": [ 7217, 7218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2684_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1405.14-1405.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2685_o": {
          "hide_name": 0,
          "bits": [ 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2685_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1406.15-1406.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2686_o": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2686_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1407.15-1407.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2687_o": {
          "hide_name": 0,
          "bits": [ 4206 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2687_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1408.8-1408.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2689_o": {
          "hide_name": 0,
          "bits": [ 5892, 5893 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2689_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1409.14-1409.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2690_o": {
          "hide_name": 0,
          "bits": [ 7219, 7220 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2690_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1410.14-1410.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2691_o": {
          "hide_name": 0,
          "bits": [ 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2691_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1411.15-1411.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2692_o": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2692_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1412.15-1412.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2693_o": {
          "hide_name": 0,
          "bits": [ 4203 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2693_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1413.8-1413.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2695_o": {
          "hide_name": 0,
          "bits": [ 5887, 5888 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2695_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1414.14-1414.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2696_o": {
          "hide_name": 0,
          "bits": [ 7221, 7222 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2696_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1415.14-1415.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2697_o": {
          "hide_name": 0,
          "bits": [ 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2697_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1416.15-1416.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2698_o": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2698_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1417.15-1417.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2699_o": {
          "hide_name": 0,
          "bits": [ 4200 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2699_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1418.8-1418.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2701_o": {
          "hide_name": 0,
          "bits": [ 5882, 5883 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2701_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1419.14-1419.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2702_o": {
          "hide_name": 0,
          "bits": [ 7223, 7224 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2702_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1420.14-1420.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2703_o": {
          "hide_name": 0,
          "bits": [ 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2703_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1421.15-1421.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2704_o": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2704_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1422.15-1422.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2705_o": {
          "hide_name": 0,
          "bits": [ 4197 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2705_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1423.8-1423.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2707_o": {
          "hide_name": 0,
          "bits": [ 5877, 5878 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2707_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1424.14-1424.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2708_o": {
          "hide_name": 0,
          "bits": [ 7225, 7226 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2708_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1425.14-1425.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2709_o": {
          "hide_name": 0,
          "bits": [ 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2709_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1426.15-1426.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2710_o": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2710_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1427.15-1427.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2711_o": {
          "hide_name": 0,
          "bits": [ 4194 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2711_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1428.8-1428.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2713_o": {
          "hide_name": 0,
          "bits": [ 5872, 5873 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2713_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1429.14-1429.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2714_o": {
          "hide_name": 0,
          "bits": [ 7227, 7228 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2714_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1430.14-1430.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2715_o": {
          "hide_name": 0,
          "bits": [ 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2715_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1431.15-1431.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2716_o": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2716_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1432.15-1432.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2717_o": {
          "hide_name": 0,
          "bits": [ 4191 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2717_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1433.8-1433.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2719_o": {
          "hide_name": 0,
          "bits": [ 5867, 5868 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2719_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1434.14-1434.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2720_o": {
          "hide_name": 0,
          "bits": [ 7229, 7230 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2720_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1435.14-1435.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2721_o": {
          "hide_name": 0,
          "bits": [ 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2721_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1436.15-1436.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2722_o": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2722_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1437.15-1437.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2723_o": {
          "hide_name": 0,
          "bits": [ 4188 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2723_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1438.8-1438.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2725_o": {
          "hide_name": 0,
          "bits": [ 5862, 5863 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2725_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1439.14-1439.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2726_o": {
          "hide_name": 0,
          "bits": [ 7231, 7232 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2726_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1440.14-1440.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2727_o": {
          "hide_name": 0,
          "bits": [ 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2727_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1441.15-1441.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2728_o": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2728_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1442.15-1442.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2729_o": {
          "hide_name": 0,
          "bits": [ 4185 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2729_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1443.8-1443.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2731_o": {
          "hide_name": 0,
          "bits": [ 5857, 5858 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2731_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1444.14-1444.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2732_o": {
          "hide_name": 0,
          "bits": [ 7233, 7234 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2732_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1445.14-1445.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2733_o": {
          "hide_name": 0,
          "bits": [ 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2733_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1446.15-1446.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2734_o": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2734_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1447.15-1447.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2735_o": {
          "hide_name": 0,
          "bits": [ 4182 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2735_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1448.8-1448.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2737_o": {
          "hide_name": 0,
          "bits": [ 5852, 5853 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2737_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1449.14-1449.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2738_o": {
          "hide_name": 0,
          "bits": [ 7235, 7236 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2738_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1450.14-1450.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2739_o": {
          "hide_name": 0,
          "bits": [ 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2739_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1451.15-1451.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2740_o": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2740_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1452.15-1452.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2741_o": {
          "hide_name": 0,
          "bits": [ 4179 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2741_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1453.8-1453.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2743_o": {
          "hide_name": 0,
          "bits": [ 5847, 5848 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2743_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1454.14-1454.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2744_o": {
          "hide_name": 0,
          "bits": [ 7237, 7238 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2744_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1455.14-1455.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2745_o": {
          "hide_name": 0,
          "bits": [ 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2745_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1456.15-1456.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2746_o": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2746_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1457.15-1457.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2747_o": {
          "hide_name": 0,
          "bits": [ 4176 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2747_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1458.8-1458.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2749_o": {
          "hide_name": 0,
          "bits": [ 5842, 5843 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2749_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1459.14-1459.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2750_o": {
          "hide_name": 0,
          "bits": [ 7239, 7240 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2750_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1460.14-1460.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2751_o": {
          "hide_name": 0,
          "bits": [ 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2751_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1461.15-1461.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2752_o": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2752_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1462.15-1462.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2753_o": {
          "hide_name": 0,
          "bits": [ 4173 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2753_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1463.8-1463.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2755_o": {
          "hide_name": 0,
          "bits": [ 5837, 5838 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2755_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1464.14-1464.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2756_o": {
          "hide_name": 0,
          "bits": [ 7241, 7242 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2756_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1465.14-1465.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2757_o": {
          "hide_name": 0,
          "bits": [ 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2757_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1466.15-1466.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2758_o": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2758_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1467.15-1467.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2759_o": {
          "hide_name": 0,
          "bits": [ 4170 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2759_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1468.8-1468.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2761_o": {
          "hide_name": 0,
          "bits": [ 5832, 5833 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2761_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1469.14-1469.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2762_o": {
          "hide_name": 0,
          "bits": [ 7243, 7244 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2762_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1470.14-1470.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2763_o": {
          "hide_name": 0,
          "bits": [ 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2763_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1471.15-1471.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2764_o": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2764_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1472.15-1472.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2765_o": {
          "hide_name": 0,
          "bits": [ 4167 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2765_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1473.8-1473.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2767_o": {
          "hide_name": 0,
          "bits": [ 5827, 5828 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2767_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1474.14-1474.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2768_o": {
          "hide_name": 0,
          "bits": [ 7245, 7246 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2768_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1475.14-1475.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2769_o": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2820, 2821, 2822, 2823, 2824, 2825, 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3048, 3049, 3050, 3051, 3052, 3053, 3054, 3055, 3056, 3057, 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121, 3122 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2769_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1476.16-1476.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2771_o": {
          "hide_name": 0,
          "bits": [ 7217, 7218, 7219, 7220, 7221, 7222, 7223, 7224, 7225, 7226, 7227, 7228, 7229, 7230, 7231, 7232, 7233, 7234, 7235, 7236, 7237, 7238, 7239, 7240, 7241, 7242, 7243, 7244, 7245, 7246 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2771_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1478.15-1478.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2772_o": {
          "hide_name": 0,
          "bits": [ 41, 7056, 5897, 5898, 5892, 5893, 5887, 5888, 5882, 5883, 5877, 5878, 5872, 5873, 5867, 5868, 5862, 5863, 5857, 5858, 5852, 5853, 5847, 5848, 5842, 5843, 5837, 5838, 5832, 5833 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2772_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1479.15-1479.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2773_o": {
          "hide_name": 0,
          "bits": [ 5894, 5895, 5889, 5890, 5884, 5885, 5879, 5880, 5874, 5875, 5869, 5870, 5864, 5865, 5859, 5860, 5854, 5855, 5849, 5850, 5844, 5845, 5839, 5840, 5834, 5835, 5829, 5830, 5824, 5825 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2773_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1480.15-1480.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2774_o": {
          "hide_name": 0,
          "bits": [ "0", 5915, 5916, 5917, 5918, 5919, 5920, 5921, 5922, 5923, 5924, 5925, 5926, 5927, 5928 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2774_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1481.15-1481.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2775_o": {
          "hide_name": 0,
          "bits": [ 5899, 5900, 5901, 5902, 5903, 5904, 5905, 5906, 5907, 5908, 5909, 5910, 5911, 5912, 5913 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2775_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1482.15-1482.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2778_o": {
          "hide_name": 0,
          "bits": [ 7201 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2778_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1483.8-1483.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2784_o": {
          "hide_name": 0,
          "bits": [ 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2784_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1486.15-1486.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2785_o": {
          "hide_name": 0,
          "bits": [ 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2785_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1487.15-1487.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2786_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2786_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1488.15-1488.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2787_o": {
          "hide_name": 0,
          "bits": [ 5915 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2787_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1489.8-1489.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2789_o": {
          "hide_name": 0,
          "bits": [ 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2789_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1490.16-1490.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2790_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2790_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1491.16-1491.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2791_o": {
          "hide_name": 0,
          "bits": [ 2420 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2791_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1492.8-1492.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2792_o": {
          "hide_name": 0,
          "bits": [ 1811 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2792_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1493.8-1493.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2793_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355, 1431, 1507, 1583, 1659, 1735 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2793_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1494.15-1494.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2794_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355, 1431, 1507, 1583, 1659, 1735, 1811 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2794_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1495.15-1495.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2795_o": {
          "hide_name": 0,
          "bits": [ 1811 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2795_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1496.8-1496.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2796_o": {
          "hide_name": 0,
          "bits": [ 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2796_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1497.16-1497.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2797_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2797_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1498.16-1498.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2798_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2798_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1499.15-1499.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2799_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2799_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1500.15-1500.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2800_o": {
          "hide_name": 0,
          "bits": [ 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2800_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1501.15-1501.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2801_o": {
          "hide_name": 0,
          "bits": [ 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2801_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1502.15-1502.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2802_o": {
          "hide_name": 0,
          "bits": [ 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2802_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1503.15-1503.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2803_o": {
          "hide_name": 0,
          "bits": [ 5916 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2803_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1504.8-1504.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2805_o": {
          "hide_name": 0,
          "bits": [ 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2805_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1505.16-1505.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2806_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2806_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1506.16-1506.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2807_o": {
          "hide_name": 0,
          "bits": [ 2477 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2807_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1507.8-1507.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2808_o": {
          "hide_name": 0,
          "bits": [ 1735 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2808_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1508.8-1508.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2809_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355, 1431, 1507, 1583, 1659 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2809_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1509.15-1509.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2810_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355, 1431, 1507, 1583, 1659, 1735, 1811 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2810_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1510.15-1510.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2811_o": {
          "hide_name": 0,
          "bits": [ 1735 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2811_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1511.8-1511.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2812_o": {
          "hide_name": 0,
          "bits": [ 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2812_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1512.16-1512.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2813_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2813_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1513.16-1513.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2814_o": {
          "hide_name": 0,
          "bits": [ 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2814_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1514.15-1514.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2815_o": {
          "hide_name": 0,
          "bits": [ 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2815_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1515.15-1515.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2816_o": {
          "hide_name": 0,
          "bits": [ 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2816_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1516.15-1516.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2817_o": {
          "hide_name": 0,
          "bits": [ 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2817_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1517.15-1517.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2818_o": {
          "hide_name": 0,
          "bits": [ 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2818_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1518.15-1518.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2819_o": {
          "hide_name": 0,
          "bits": [ 5917 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2819_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1519.8-1519.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2821_o": {
          "hide_name": 0,
          "bits": [ 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2821_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1520.16-1520.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2822_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2822_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1521.16-1521.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2823_o": {
          "hide_name": 0,
          "bits": [ 2534 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2823_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1522.8-1522.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2824_o": {
          "hide_name": 0,
          "bits": [ 1659 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2824_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1523.8-1523.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2825_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355, 1431, 1507, 1583 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2825_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1524.15-1524.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2826_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355, 1431, 1507, 1583, 1659, 1735, 1811 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2826_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1525.15-1525.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2827_o": {
          "hide_name": 0,
          "bits": [ 1659 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2827_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1526.8-1526.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2828_o": {
          "hide_name": 0,
          "bits": [ 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2828_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1527.16-1527.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2829_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2829_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1528.16-1528.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2830_o": {
          "hide_name": 0,
          "bits": [ 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2830_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1529.15-1529.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2831_o": {
          "hide_name": 0,
          "bits": [ 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2831_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1530.15-1530.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2832_o": {
          "hide_name": 0,
          "bits": [ 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2832_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1531.15-1531.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2833_o": {
          "hide_name": 0,
          "bits": [ 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2833_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1532.15-1532.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2834_o": {
          "hide_name": 0,
          "bits": [ 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2834_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1533.15-1533.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2835_o": {
          "hide_name": 0,
          "bits": [ 5918 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2835_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1534.8-1534.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2837_o": {
          "hide_name": 0,
          "bits": [ 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2837_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1535.16-1535.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2838_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2838_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1536.16-1536.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2839_o": {
          "hide_name": 0,
          "bits": [ 2591 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2839_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1537.8-1537.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2840_o": {
          "hide_name": 0,
          "bits": [ 1583 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2840_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1538.8-1538.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2841_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355, 1431, 1507 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2841_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1539.15-1539.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2842_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355, 1431, 1507, 1583, 1659, 1735, 1811 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2842_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1540.15-1540.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2843_o": {
          "hide_name": 0,
          "bits": [ 1583 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2843_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1541.8-1541.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2844_o": {
          "hide_name": 0,
          "bits": [ 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2844_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1542.16-1542.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2845_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2845_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1543.16-1543.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2846_o": {
          "hide_name": 0,
          "bits": [ 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2846_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1544.15-1544.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2847_o": {
          "hide_name": 0,
          "bits": [ 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2847_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1545.15-1545.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2848_o": {
          "hide_name": 0,
          "bits": [ 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2848_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1546.15-1546.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2849_o": {
          "hide_name": 0,
          "bits": [ 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2849_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1547.15-1547.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2850_o": {
          "hide_name": 0,
          "bits": [ 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2850_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1548.15-1548.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2851_o": {
          "hide_name": 0,
          "bits": [ 5919 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2851_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1549.8-1549.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2853_o": {
          "hide_name": 0,
          "bits": [ 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2853_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1550.16-1550.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2854_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2854_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1551.16-1551.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2855_o": {
          "hide_name": 0,
          "bits": [ 2648 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2855_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1552.8-1552.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2856_o": {
          "hide_name": 0,
          "bits": [ 1507 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2856_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1553.8-1553.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2857_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355, 1431 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2857_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1554.14-1554.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2858_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355, 1431, 1507, 1583, 1659, 1735, 1811 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2858_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1555.15-1555.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2859_o": {
          "hide_name": 0,
          "bits": [ 1507 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2859_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1556.8-1556.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2860_o": {
          "hide_name": 0,
          "bits": [ 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2860_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1557.16-1557.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2861_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2861_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1558.16-1558.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2862_o": {
          "hide_name": 0,
          "bits": [ 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2862_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1559.15-1559.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2863_o": {
          "hide_name": 0,
          "bits": [ 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2863_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1560.15-1560.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2864_o": {
          "hide_name": 0,
          "bits": [ 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2864_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1561.15-1561.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2865_o": {
          "hide_name": 0,
          "bits": [ 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2865_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1562.15-1562.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2866_o": {
          "hide_name": 0,
          "bits": [ 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2866_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1563.15-1563.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2867_o": {
          "hide_name": 0,
          "bits": [ 5920 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2867_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1564.8-1564.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2869_o": {
          "hide_name": 0,
          "bits": [ 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2869_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1565.16-1565.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2870_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2870_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1566.16-1566.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2871_o": {
          "hide_name": 0,
          "bits": [ 2705 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2871_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1567.8-1567.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2872_o": {
          "hide_name": 0,
          "bits": [ 1431 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2872_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1568.8-1568.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2873_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2873_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1569.14-1569.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2874_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355, 1431, 1507, 1583, 1659, 1735, 1811 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2874_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1570.15-1570.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2875_o": {
          "hide_name": 0,
          "bits": [ 1431 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2875_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1571.8-1571.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2876_o": {
          "hide_name": 0,
          "bits": [ 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2876_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1572.16-1572.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2877_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2877_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1573.16-1573.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2878_o": {
          "hide_name": 0,
          "bits": [ 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2878_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1574.15-1574.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2879_o": {
          "hide_name": 0,
          "bits": [ 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2879_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1575.15-1575.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2880_o": {
          "hide_name": 0,
          "bits": [ 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2880_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1576.15-1576.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2881_o": {
          "hide_name": 0,
          "bits": [ 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2881_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1577.15-1577.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2882_o": {
          "hide_name": 0,
          "bits": [ 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2882_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1578.15-1578.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2883_o": {
          "hide_name": 0,
          "bits": [ 5921 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2883_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1579.8-1579.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2885_o": {
          "hide_name": 0,
          "bits": [ 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2885_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1580.16-1580.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2886_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2886_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1581.16-1581.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2887_o": {
          "hide_name": 0,
          "bits": [ 2762 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2887_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1582.8-1582.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2888_o": {
          "hide_name": 0,
          "bits": [ 1355 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2888_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1583.8-1583.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2889_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2889_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1584.14-1584.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2890_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355, 1431, 1507, 1583, 1659, 1735, 1811 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2890_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1585.15-1585.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2891_o": {
          "hide_name": 0,
          "bits": [ 1355 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2891_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1586.8-1586.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2892_o": {
          "hide_name": 0,
          "bits": [ 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2892_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1587.16-1587.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2893_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2893_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1588.16-1588.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2894_o": {
          "hide_name": 0,
          "bits": [ 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2894_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1589.15-1589.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2895_o": {
          "hide_name": 0,
          "bits": [ 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2895_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1590.15-1590.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2896_o": {
          "hide_name": 0,
          "bits": [ 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2896_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1591.15-1591.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2897_o": {
          "hide_name": 0,
          "bits": [ 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2897_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1592.15-1592.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2898_o": {
          "hide_name": 0,
          "bits": [ 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2898_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1593.15-1593.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2899_o": {
          "hide_name": 0,
          "bits": [ 5922 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2899_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1594.8-1594.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2901_o": {
          "hide_name": 0,
          "bits": [ 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2901_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1595.16-1595.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2902_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2902_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1596.16-1596.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2903_o": {
          "hide_name": 0,
          "bits": [ 2819 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2903_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1597.8-1597.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2904_o": {
          "hide_name": 0,
          "bits": [ 1279 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2904_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1598.8-1598.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2905_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2905_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1599.14-1599.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2906_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355, 1431, 1507, 1583, 1659, 1735, 1811 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2906_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1600.15-1600.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2907_o": {
          "hide_name": 0,
          "bits": [ 1279 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2907_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1601.8-1601.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2908_o": {
          "hide_name": 0,
          "bits": [ 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2908_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1602.16-1602.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2909_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2909_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1603.16-1603.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2910_o": {
          "hide_name": 0,
          "bits": [ 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2910_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1604.15-1604.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2911_o": {
          "hide_name": 0,
          "bits": [ 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2911_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1605.15-1605.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2912_o": {
          "hide_name": 0,
          "bits": [ 2820, 2821, 2822, 2823, 2824, 2825, 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2912_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1606.15-1606.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2913_o": {
          "hide_name": 0,
          "bits": [ 2820, 2821, 2822, 2823, 2824, 2825, 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2913_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1607.15-1607.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2914_o": {
          "hide_name": 0,
          "bits": [ 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2914_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1608.15-1608.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2915_o": {
          "hide_name": 0,
          "bits": [ 5923 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2915_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1609.8-1609.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2917_o": {
          "hide_name": 0,
          "bits": [ 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2917_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1610.16-1610.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2918_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2918_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1611.16-1611.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2919_o": {
          "hide_name": 0,
          "bits": [ 2876 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2919_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1612.8-1612.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2920_o": {
          "hide_name": 0,
          "bits": [ 1203 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2920_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1613.8-1613.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2921_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2921_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1614.14-1614.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2922_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355, 1431, 1507, 1583, 1659, 1735, 1811 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2922_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1615.15-1615.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2923_o": {
          "hide_name": 0,
          "bits": [ 1203 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2923_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1616.8-1616.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2924_o": {
          "hide_name": 0,
          "bits": [ 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2924_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1617.16-1617.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2925_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2925_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1618.16-1618.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2926_o": {
          "hide_name": 0,
          "bits": [ 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2926_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1619.15-1619.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2927_o": {
          "hide_name": 0,
          "bits": [ 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2927_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1620.15-1620.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2928_o": {
          "hide_name": 0,
          "bits": [ 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2928_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1621.15-1621.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2929_o": {
          "hide_name": 0,
          "bits": [ 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2929_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1622.15-1622.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2930_o": {
          "hide_name": 0,
          "bits": [ 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2930_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1623.15-1623.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2931_o": {
          "hide_name": 0,
          "bits": [ 5924 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2931_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1624.8-1624.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2933_o": {
          "hide_name": 0,
          "bits": [ 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2933_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1625.15-1625.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2934_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2934_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1626.16-1626.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2935_o": {
          "hide_name": 0,
          "bits": [ 2933 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2935_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1627.8-1627.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2936_o": {
          "hide_name": 0,
          "bits": [ 1127 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2936_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1628.8-1628.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2937_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2937_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1629.14-1629.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2938_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355, 1431, 1507, 1583, 1659, 1735, 1811 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2938_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1630.15-1630.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2939_o": {
          "hide_name": 0,
          "bits": [ 1127 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2939_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1631.8-1631.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2940_o": {
          "hide_name": 0,
          "bits": [ 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2940_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1632.15-1632.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2941_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2941_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1633.16-1633.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2942_o": {
          "hide_name": 0,
          "bits": [ 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2942_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1634.15-1634.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2943_o": {
          "hide_name": 0,
          "bits": [ 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2943_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1635.15-1635.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2944_o": {
          "hide_name": 0,
          "bits": [ 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2944_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1636.15-1636.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2945_o": {
          "hide_name": 0,
          "bits": [ 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2945_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1637.15-1637.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2946_o": {
          "hide_name": 0,
          "bits": [ 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2946_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1638.15-1638.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2947_o": {
          "hide_name": 0,
          "bits": [ 5925 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2947_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1639.8-1639.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2949_o": {
          "hide_name": 0,
          "bits": [ 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2949_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1640.15-1640.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2950_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2950_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1641.16-1641.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2951_o": {
          "hide_name": 0,
          "bits": [ 2990 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2951_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1642.8-1642.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2952_o": {
          "hide_name": 0,
          "bits": [ 1051 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2952_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1643.8-1643.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2953_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2953_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1644.14-1644.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2954_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355, 1431, 1507, 1583, 1659, 1735, 1811 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2954_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1645.15-1645.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2955_o": {
          "hide_name": 0,
          "bits": [ 1051 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2955_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1646.8-1646.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2956_o": {
          "hide_name": 0,
          "bits": [ 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2956_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1647.15-1647.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2957_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2957_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1648.16-1648.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2958_o": {
          "hide_name": 0,
          "bits": [ 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2958_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1649.15-1649.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2959_o": {
          "hide_name": 0,
          "bits": [ 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2959_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1650.15-1650.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2960_o": {
          "hide_name": 0,
          "bits": [ 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2960_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1651.15-1651.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2961_o": {
          "hide_name": 0,
          "bits": [ 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2961_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1652.15-1652.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2962_o": {
          "hide_name": 0,
          "bits": [ 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2962_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1653.15-1653.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2963_o": {
          "hide_name": 0,
          "bits": [ 5926 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2963_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1654.8-1654.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2965_o": {
          "hide_name": 0,
          "bits": [ 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2965_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1655.15-1655.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2966_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2966_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1656.16-1656.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2967_o": {
          "hide_name": 0,
          "bits": [ 3047 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2967_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1657.8-1657.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2968_o": {
          "hide_name": 0,
          "bits": [ 975 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2968_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1658.8-1658.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2969_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2969_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1659.14-1659.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2970_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355, 1431, 1507, 1583, 1659, 1735, 1811 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2970_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1660.15-1660.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2971_o": {
          "hide_name": 0,
          "bits": [ 975 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2971_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1661.8-1661.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2972_o": {
          "hide_name": 0,
          "bits": [ 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2972_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1662.15-1662.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2973_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2973_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1663.16-1663.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2974_o": {
          "hide_name": 0,
          "bits": [ 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2974_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1664.15-1664.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2975_o": {
          "hide_name": 0,
          "bits": [ 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2975_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1665.15-1665.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2976_o": {
          "hide_name": 0,
          "bits": [ 3048, 3049, 3050, 3051, 3052, 3053, 3054, 3055, 3056, 3057, 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2976_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1666.15-1666.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2977_o": {
          "hide_name": 0,
          "bits": [ 3048, 3049, 3050, 3051, 3052, 3053, 3054, 3055, 3056, 3057, 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2977_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1667.15-1667.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2978_o": {
          "hide_name": 0,
          "bits": [ 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2978_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1668.15-1668.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2979_o": {
          "hide_name": 0,
          "bits": [ 5927 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2979_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1669.8-1669.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2981_o": {
          "hide_name": 0,
          "bits": [ 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2981_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1670.15-1670.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2982_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2982_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1671.16-1671.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2983_o": {
          "hide_name": 0,
          "bits": [ 3104 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2983_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1672.8-1672.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2984_o": {
          "hide_name": 0,
          "bits": [ 899 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2984_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1673.8-1673.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2985_o": {
          "hide_name": 0,
          "bits": [ 747, 823 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2985_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1674.14-1674.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2986_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355, 1431, 1507, 1583, 1659, 1735, 1811 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2986_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1675.15-1675.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2987_o": {
          "hide_name": 0,
          "bits": [ 899 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2987_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1676.8-1676.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2988_o": {
          "hide_name": 0,
          "bits": [ 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2988_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1677.15-1677.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2989_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2989_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1678.16-1678.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2990_o": {
          "hide_name": 0,
          "bits": [ 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2990_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1679.15-1679.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2991_o": {
          "hide_name": 0,
          "bits": [ 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2991_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1680.15-1680.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2992_o": {
          "hide_name": 0,
          "bits": [ 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121, 3122 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2992_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1681.15-1681.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2993_o": {
          "hide_name": 0,
          "bits": [ 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121, 3122, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2993_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1682.15-1682.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2994_o": {
          "hide_name": 0,
          "bits": [ 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2994_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1683.15-1683.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2995_o": {
          "hide_name": 0,
          "bits": [ 5928 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2995_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1684.8-1684.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2997_o": {
          "hide_name": 0,
          "bits": [ 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2997_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1685.15-1685.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2998_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2998_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1686.16-1686.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2999_o": {
          "hide_name": 0,
          "bits": [ 3161 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2999_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1687.8-1687.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3000_o": {
          "hide_name": 0,
          "bits": [ 823 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3000_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1688.8-1688.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3001_o": {
          "hide_name": 0,
          "bits": [ 747 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3001_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1689.8-1689.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3002_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355, 1431, 1507, 1583, 1659, 1735, 1811 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3002_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1690.15-1690.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3003_o": {
          "hide_name": 0,
          "bits": [ 823 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3003_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1691.8-1691.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3004_o": {
          "hide_name": 0,
          "bits": [ 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3004_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1692.15-1692.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3005_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3005_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1693.16-1693.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3006_o": {
          "hide_name": 0,
          "bits": [ 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3006_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1694.15-1694.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3007_o": {
          "hide_name": 0,
          "bits": [ 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3007_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1695.15-1695.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3008_o": {
          "hide_name": 0,
          "bits": [ 3162, 3163, 3164, 3165, 3166, 3167, 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175, 3176, 3177, 3178, 3179 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3008_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1696.15-1696.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3009_o": {
          "hide_name": 0,
          "bits": [ 3162, 3163, 3164, 3165, 3166, 3167, 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175, 3176, 3177, 3178, 3179, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3009_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1697.15-1697.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3010_o": {
          "hide_name": 0,
          "bits": [ 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3010_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1698.15-1698.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3011_o": {
          "hide_name": 0,
          "bits": [ 5929 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3011_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1699.8-1699.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3013_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3013_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1700.16-1700.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3014_o": {
          "hide_name": 0,
          "bits": [ 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3014_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1701.8-1701.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3015_o": {
          "hide_name": 0,
          "bits": [ 747 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3015_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1702.8-1702.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3016_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355, 1431, 1507, 1583, 1659, 1735, 1811 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3016_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1703.15-1703.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3017_o": {
          "hide_name": 0,
          "bits": [ 747 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3017_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1704.8-1704.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3018_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3018_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1705.16-1705.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3019_o": {
          "hide_name": 0,
          "bits": [ 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3019_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1706.15-1706.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3020_o": {
          "hide_name": 0,
          "bits": [ 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3020_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1707.15-1707.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3022_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 2420, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 2477, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 2534, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 2591, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 2648, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 2705, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 2762, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 2819, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 2876, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 2933, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 2990, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 3047, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 3104, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 3161, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 3218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3022_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1708.16-1708.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3023_o": {
          "hide_name": 0,
          "bits": [ 747, 823, 899, 975, 1051, 1127, 1203, 1279, 1355, 1431, 1507, 1583, 1659, 1735, 1811 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3023_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1709.15-1709.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3024_q": {
          "hide_name": 0,
          "bits": [ 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2820, 2821, 2822, 2823, 2824, 2825, 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3048, 3049, 3050, 3051, 3052, 3053, 3054, 3055, 3056, 3057, 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121, 3122, 3162, 3163, 3164, 3165, 3166, 3167, 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175, 3176, 3177, 3178, 3179 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3024_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1710.15-1710.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3025_q": {
          "hide_name": 0,
          "bits": [ 5897, 5898, 5892, 5893, 5887, 5888, 5882, 5883, 5877, 5878, 5872, 5873, 5867, 5868, 5862, 5863, 5857, 5858, 5852, 5853, 5847, 5848, 5842, 5843, 5837, 5838, 5832, 5833, 5827, 5828 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3025_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1711.14-1711.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3026_o": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3026_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1712.16-1712.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3027_q": {
          "hide_name": 0,
          "bits": [ 5915, 5916, 5917, 5918, 5919, 5920, 5921, 5922, 5923, 5924, 5925, 5926, 5927, 5928, 5929 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3027_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1713.14-1713.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n3028_q": {
          "hide_name": 0,
          "bits": [ 7069 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n3028_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1714.7-1714.14"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.next_overflow_marker": {
          "hide_name": 0,
          "bits": [ 5899, 5900, 5901, 5902, 5903, 5904, 5905, 5906, 5907, 5908, 5909, 5910, 5911, 5912, 5913 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 next_overflow_marker",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1354.15-1354.35"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.next_spikes": {
          "hide_name": 0,
          "bits": [ 5894, 5895, 5889, 5890, 5884, 5885, 5879, 5880, 5874, 5875, 5869, 5870, 5864, 5865, 5859, 5860, 5854, 5855, 5849, 5850, 5844, 5845, 5839, 5840, 5834, 5835, 5829, 5830, 5824, 5825 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 next_spikes",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1351.15-1351.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.next_spikes_strb": {
          "hide_name": 0,
          "bits": [ 7201 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 next_spikes_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1356.8-1356.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.overflow_marker": {
          "hide_name": 0,
          "bits": [ 5915, 5916, 5917, 5918, 5919, 5920, 5921, 5922, 5923, 5924, 5925, 5926, 5927, 5928, 5929 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 overflow_marker",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1353.15-1353.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.overflow_strb_i": {
          "hide_name": 0,
          "bits": [ 6218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 overflow_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1341.11-1341.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4329 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1340.11-1340.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.spike_i": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1343.11-1343.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.spike_strb_i": {
          "hide_name": 0,
          "bits": [ 5823 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 spike_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1344.11-1344.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.spikes": {
          "hide_name": 0,
          "bits": [ 5897, 5898, 5892, 5893, 5887, 5888, 5882, 5883, 5877, 5878, 5872, 5873, 5867, 5868, 5862, 5863, 5857, 5858, 5852, 5853, 5847, 5848, 5842, 5843, 5837, 5838, 5832, 5833, 5827, 5828 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 spikes",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1350.15-1350.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.spikes_o": {
          "hide_name": 0,
          "bits": [ 5897, 5898, 5892, 5893, 5887, 5888, 5882, 5883, 5877, 5878, 5872, 5873, 5867, 5868, 5862, 5863, 5857, 5858, 5852, 5853, 5847, 5848, 5842, 5843, 5837, 5838, 5832, 5833, 5827, 5828 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 spikes_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1346.18-1346.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.spikes_strb": {
          "hide_name": 0,
          "bits": [ 7069 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 spikes_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1355.8-1355.19"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.spikes_strb_o": {
          "hide_name": 0,
          "bits": [ 7069 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 spikes_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1347.11-1347.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.timestamps": {
          "hide_name": 0,
          "bits": [ 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2820, 2821, 2822, 2823, 2824, 2825, 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3048, 3049, 3050, 3051, 3052, 3053, 3054, 3055, 3056, 3057, 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121, 3122, 3162, 3163, 3164, 3165, 3166, 3167, 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175, 3176, 3177, 3178, 3179 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 timestamps",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1348.16-1348.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.win_end": {
          "hide_name": 0,
          "bits": [ 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 win_end",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1352.16-1352.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.win_length_i": {
          "hide_name": 0,
          "bits": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 win_length_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:1345.18-1345.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0_spikes_o": {
          "hide_name": 0,
          "bits": [ 5897, 5898, 5892, 5893, 5887, 5888, 5882, 5883, 5877, 5878, 5872, 5873, 5867, 5868, 5862, 5863, 5857, 5858, 5852, 5853, 5847, 5848, 5842, 5843, 5837, 5838, 5832, 5833, 5827, 5828 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0_spikes_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4465.15-4465.41"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0_spikes_strb_o": {
          "hide_name": 0,
          "bits": [ 7069 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0_spikes_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4466.8-4466.39"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_strb_i": {
          "hide_name": 0,
          "bits": [ 5823 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4417.11-4417.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spikes": {
          "hide_name": 0,
          "bits": [ 5897, 5898, 5892, 5893, 5887, 5888, 5882, 5883, 5877, 5878, 5872, 5873, 5867, 5868, 5862, 5863, 5857, 5858, 5852, 5853, 5847, 5848, 5842, 5843, 5837, 5838, 5832, 5833, 5827, 5828 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spikes",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4431.15-4431.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spikes_strb": {
          "hide_name": 0,
          "bits": [ 7069 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spikes_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4432.8-4432.19"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.start_weylsd_calc": {
          "hide_name": 0,
          "bits": [ 7070 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 start_weylsd_calc",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4439.8-4439.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.steps_to_lower_v": {
          "hide_name": 0,
          "bits": [ 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 steps_to_lower_v",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4455.14-4455.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.steps_to_upper_v": {
          "hide_name": 0,
          "bits": [ 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 steps_to_upper_v",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4454.14-4454.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.sync_reset_i": {
          "hide_name": 0,
          "bits": [ 6290 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 sync_reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4413.11-4413.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.buf_reg": {
          "hide_name": 0,
          "bits": [ 7289, 7290, 7291, 7392, 7393, 7394 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 buf_reg",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:685.14-685.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.buf_thermocodes": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", 7247, 7248, 7249, 7337, "0", "0", 7253, 7254, 7255, 7338, 7339, 7340, 7259, 7260, 7261, 7347, 7348, 7349, 7265, 7266, 7267, 7356, 7357, 7358, 7271, 7272, 7273, 7365, 7366, 7367, 7277, 7278, 7279, 7374, 7375, 7376, 7283, 7284, 7285, 7383, 7384, 7385, 7465, 7466, 7467, 7468, 7469, 7470, 7295, 7296, 7297, 7401, 7402, 7403, 7301, 7302, 7303, 7410, 7411, 7412, 7307, 7308, 7309, 7419, 7420, 7421, 7313, 7314, 7315, 7428, 7429, 7430, 7319, 7320, 7321, 7437, 7438, 7439, 7325, 7326, 7327, 7446, 7447, 7448, 7331, 7332, 7333, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 buf_thermocodes",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:690.15-690.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:679.11-679.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.eval_orresult_offset_comp": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 7250, 7251, 7252, 7337, "0", "0", 7256, 7257, 7258, 7338, 7339, 7340, 7262, 7263, 7264, 7347, 7348, 7349, 7268, 7269, 7270, 7356, 7357, 7358, 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 eval_orresult_offset_comp",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:748.14-748.39"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n3494_o": {
          "hide_name": 0,
          "bits": [ 7481 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n3494_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n3496_o": {
          "hide_name": 0,
          "bits": [ 7477 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n3496_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n3497_o": {
          "hide_name": 0,
          "bits": [ 7485 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n3497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n3499_o": {
          "hide_name": 0,
          "bits": [ 7478 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n3499_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n3501_o": {
          "hide_name": 0,
          "bits": [ 7479 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n3501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n3502_o": {
          "hide_name": 0,
          "bits": [ 7486 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n3502_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n3504_o": {
          "hide_name": 0,
          "bits": [ 7480 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n3504_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n3506_o": {
          "hide_name": 0,
          "bits": [ 7471 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n3506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n3507_o": {
          "hide_name": 0,
          "bits": [ 7482 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n3507_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n3509_o": {
          "hide_name": 0,
          "bits": [ 7472 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n3509_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n3511_o": {
          "hide_name": 0,
          "bits": [ 7473 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n3511_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n3512_o": {
          "hide_name": 0,
          "bits": [ 7483 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n3512_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n3514_o": {
          "hide_name": 0,
          "bits": [ 7474 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n3514_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n3516_o": {
          "hide_name": 0,
          "bits": [ 7475 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n3516_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n3517_o": {
          "hide_name": 0,
          "bits": [ 7484 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n3517_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n3519_o": {
          "hide_name": 0,
          "bits": [ 7476 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n3519_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 5872, 5873 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 7295, 7296, 7297, 7401, 7402, 7403 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 7301, 7302, 7303, 7410, 7411, 7412 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 7301, 7302, 7303, 7410, 7411, 7412 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:727.14-727.52"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n3494_o": {
          "hide_name": 0,
          "bits": [ 7497 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n3494_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n3496_o": {
          "hide_name": 0,
          "bits": [ 7493 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n3496_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n3497_o": {
          "hide_name": 0,
          "bits": [ 7501 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n3497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n3499_o": {
          "hide_name": 0,
          "bits": [ 7494 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n3499_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n3501_o": {
          "hide_name": 0,
          "bits": [ 7495 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n3501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n3502_o": {
          "hide_name": 0,
          "bits": [ 7502 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n3502_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n3504_o": {
          "hide_name": 0,
          "bits": [ 7496 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n3504_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n3506_o": {
          "hide_name": 0,
          "bits": [ 7487 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n3506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n3507_o": {
          "hide_name": 0,
          "bits": [ 7498 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n3507_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n3509_o": {
          "hide_name": 0,
          "bits": [ 7488 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n3509_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n3511_o": {
          "hide_name": 0,
          "bits": [ 7489 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n3511_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n3512_o": {
          "hide_name": 0,
          "bits": [ 7499 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n3512_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n3514_o": {
          "hide_name": 0,
          "bits": [ 7490 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n3514_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n3516_o": {
          "hide_name": 0,
          "bits": [ 7491 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n3516_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n3517_o": {
          "hide_name": 0,
          "bits": [ 7500 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n3517_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n3519_o": {
          "hide_name": 0,
          "bits": [ 7492 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n3519_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 5877, 5878 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 7301, 7302, 7303, 7410, 7411, 7412 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 7307, 7308, 7309, 7419, 7420, 7421 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 7307, 7308, 7309, 7419, 7420, 7421 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:730.14-730.52"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n3494_o": {
          "hide_name": 0,
          "bits": [ 7513 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n3494_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n3496_o": {
          "hide_name": 0,
          "bits": [ 7509 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n3496_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n3497_o": {
          "hide_name": 0,
          "bits": [ 7517 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n3497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n3499_o": {
          "hide_name": 0,
          "bits": [ 7510 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n3499_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n3501_o": {
          "hide_name": 0,
          "bits": [ 7511 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n3501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n3502_o": {
          "hide_name": 0,
          "bits": [ 7518 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n3502_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n3504_o": {
          "hide_name": 0,
          "bits": [ 7512 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n3504_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n3506_o": {
          "hide_name": 0,
          "bits": [ 7503 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n3506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n3507_o": {
          "hide_name": 0,
          "bits": [ 7514 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n3507_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n3509_o": {
          "hide_name": 0,
          "bits": [ 7504 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n3509_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n3511_o": {
          "hide_name": 0,
          "bits": [ 7505 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n3511_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n3512_o": {
          "hide_name": 0,
          "bits": [ 7515 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n3512_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n3514_o": {
          "hide_name": 0,
          "bits": [ 7506 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n3514_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n3516_o": {
          "hide_name": 0,
          "bits": [ 7507 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n3516_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n3517_o": {
          "hide_name": 0,
          "bits": [ 7516 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n3517_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n3519_o": {
          "hide_name": 0,
          "bits": [ 7508 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n3519_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 5882, 5883 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 7307, 7308, 7309, 7419, 7420, 7421 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 7313, 7314, 7315, 7428, 7429, 7430 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 7313, 7314, 7315, 7428, 7429, 7430 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:733.14-733.52"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n3494_o": {
          "hide_name": 0,
          "bits": [ 7529 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n3494_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n3496_o": {
          "hide_name": 0,
          "bits": [ 7525 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n3496_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n3497_o": {
          "hide_name": 0,
          "bits": [ 7533 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n3497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n3499_o": {
          "hide_name": 0,
          "bits": [ 7526 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n3499_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n3501_o": {
          "hide_name": 0,
          "bits": [ 7527 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n3501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n3502_o": {
          "hide_name": 0,
          "bits": [ 7534 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n3502_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n3504_o": {
          "hide_name": 0,
          "bits": [ 7528 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n3504_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n3506_o": {
          "hide_name": 0,
          "bits": [ 7519 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n3506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n3507_o": {
          "hide_name": 0,
          "bits": [ 7530 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n3507_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n3509_o": {
          "hide_name": 0,
          "bits": [ 7520 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n3509_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n3511_o": {
          "hide_name": 0,
          "bits": [ 7521 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n3511_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n3512_o": {
          "hide_name": 0,
          "bits": [ 7531 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n3512_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n3514_o": {
          "hide_name": 0,
          "bits": [ 7522 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n3514_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n3516_o": {
          "hide_name": 0,
          "bits": [ 7523 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n3516_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n3517_o": {
          "hide_name": 0,
          "bits": [ 7532 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n3517_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n3519_o": {
          "hide_name": 0,
          "bits": [ 7524 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n3519_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 5887, 5888 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 7313, 7314, 7315, 7428, 7429, 7430 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 7319, 7320, 7321, 7437, 7438, 7439 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 7319, 7320, 7321, 7437, 7438, 7439 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:736.14-736.52"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n3494_o": {
          "hide_name": 0,
          "bits": [ 7545 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n3494_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n3496_o": {
          "hide_name": 0,
          "bits": [ 7541 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n3496_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n3497_o": {
          "hide_name": 0,
          "bits": [ 7549 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n3497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n3499_o": {
          "hide_name": 0,
          "bits": [ 7542 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n3499_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n3501_o": {
          "hide_name": 0,
          "bits": [ 7543 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n3501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n3502_o": {
          "hide_name": 0,
          "bits": [ 7550 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n3502_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n3504_o": {
          "hide_name": 0,
          "bits": [ 7544 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n3504_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n3506_o": {
          "hide_name": 0,
          "bits": [ 7535 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n3506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n3507_o": {
          "hide_name": 0,
          "bits": [ 7546 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n3507_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n3509_o": {
          "hide_name": 0,
          "bits": [ 7536 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n3509_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n3511_o": {
          "hide_name": 0,
          "bits": [ 7537 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n3511_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n3512_o": {
          "hide_name": 0,
          "bits": [ 7547 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n3512_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n3514_o": {
          "hide_name": 0,
          "bits": [ 7538 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n3514_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n3516_o": {
          "hide_name": 0,
          "bits": [ 7539 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n3516_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n3517_o": {
          "hide_name": 0,
          "bits": [ 7548 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n3517_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n3519_o": {
          "hide_name": 0,
          "bits": [ 7540 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n3519_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 5892, 5893 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 7319, 7320, 7321, 7437, 7438, 7439 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 7325, 7326, 7327, 7446, 7447, 7448 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 7325, 7326, 7327, 7446, 7447, 7448 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:739.14-739.52"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n3494_o": {
          "hide_name": 0,
          "bits": [ 7561 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n3494_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n3496_o": {
          "hide_name": 0,
          "bits": [ 7557 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n3496_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n3497_o": {
          "hide_name": 0,
          "bits": [ 7565 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n3497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n3499_o": {
          "hide_name": 0,
          "bits": [ 7558 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n3499_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n3501_o": {
          "hide_name": 0,
          "bits": [ 7559 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n3501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n3502_o": {
          "hide_name": 0,
          "bits": [ 7566 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n3502_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n3504_o": {
          "hide_name": 0,
          "bits": [ 7560 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n3504_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n3506_o": {
          "hide_name": 0,
          "bits": [ 7551 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n3506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n3507_o": {
          "hide_name": 0,
          "bits": [ 7562 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n3507_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n3509_o": {
          "hide_name": 0,
          "bits": [ 7552 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n3509_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n3511_o": {
          "hide_name": 0,
          "bits": [ 7553 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n3511_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n3512_o": {
          "hide_name": 0,
          "bits": [ 7563 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n3512_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n3514_o": {
          "hide_name": 0,
          "bits": [ 7554 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n3514_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n3516_o": {
          "hide_name": 0,
          "bits": [ 7555 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n3516_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n3517_o": {
          "hide_name": 0,
          "bits": [ 7564 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n3517_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n3519_o": {
          "hide_name": 0,
          "bits": [ 7556 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n3519_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 5897, 5898 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 7325, 7326, 7327, 7446, 7447, 7448 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 7331, 7332, 7333, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 7331, 7332, 7333, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:742.14-742.52"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n3494_o": {
          "hide_name": 0,
          "bits": [ 7567 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n3494_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n3496_o": {
          "hide_name": 0,
          "bits": [ 5828 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n3496_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n3497_o": {
          "hide_name": 0,
          "bits": [ 7568 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n3497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n3499_o": {
          "hide_name": 0,
          "bits": [ 5827 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n3499_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n3501_o": {
          "hide_name": 0,
          "bits": [ 5828 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n3501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n3502_o": {
          "hide_name": 0,
          "bits": [ 7568 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n3502_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n3504_o": {
          "hide_name": 0,
          "bits": [ 5827 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n3504_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n3506_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n3506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n3507_o": {
          "hide_name": 0,
          "bits": [ 5827 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n3507_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n3509_o": {
          "hide_name": 0,
          "bits": [ 5827 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n3509_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n3511_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n3511_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n3512_o": {
          "hide_name": 0,
          "bits": [ 5827 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n3512_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n3514_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n3514_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n3516_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n3516_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n3517_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n3517_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n3519_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n3519_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 5827, 5828 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 7247, 7248, 7249, 7337, "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 7247, 7248, 7249, 7337, "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:700.14-700.51"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n3494_o": {
          "hide_name": 0,
          "bits": [ 7576 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n3494_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n3496_o": {
          "hide_name": 0,
          "bits": [ 7572 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n3496_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n3497_o": {
          "hide_name": 0,
          "bits": [ 7578 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n3497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n3499_o": {
          "hide_name": 0,
          "bits": [ 7573 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n3499_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n3501_o": {
          "hide_name": 0,
          "bits": [ 7574 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n3501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n3502_o": {
          "hide_name": 0,
          "bits": [ 7579 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n3502_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n3504_o": {
          "hide_name": 0,
          "bits": [ 7575 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n3504_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n3506_o": {
          "hide_name": 0,
          "bits": [ 7569 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n3506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n3507_o": {
          "hide_name": 0,
          "bits": [ 7577 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n3507_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n3509_o": {
          "hide_name": 0,
          "bits": [ 7570 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n3509_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n3511_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n3511_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n3512_o": {
          "hide_name": 0,
          "bits": [ 7570 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n3512_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n3514_o": {
          "hide_name": 0,
          "bits": [ 7571 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n3514_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n3516_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n3516_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n3517_o": {
          "hide_name": 0,
          "bits": [ 7571 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n3517_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n3519_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n3519_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 5832, 5833 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 7247, 7248, 7249, 7337, "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 7253, 7254, 7255, 7338, 7339, 7340 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 7253, 7254, 7255, 7338, 7339, 7340 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:703.14-703.51"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n3494_o": {
          "hide_name": 0,
          "bits": [ 7590 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n3494_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n3496_o": {
          "hide_name": 0,
          "bits": [ 7586 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n3496_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n3497_o": {
          "hide_name": 0,
          "bits": [ 7594 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n3497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n3499_o": {
          "hide_name": 0,
          "bits": [ 7587 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n3499_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n3501_o": {
          "hide_name": 0,
          "bits": [ 7588 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n3501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n3502_o": {
          "hide_name": 0,
          "bits": [ 7595 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n3502_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n3504_o": {
          "hide_name": 0,
          "bits": [ 7589 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n3504_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n3506_o": {
          "hide_name": 0,
          "bits": [ 7580 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n3506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n3507_o": {
          "hide_name": 0,
          "bits": [ 7591 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n3507_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n3509_o": {
          "hide_name": 0,
          "bits": [ 7581 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n3509_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n3511_o": {
          "hide_name": 0,
          "bits": [ 7582 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n3511_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n3512_o": {
          "hide_name": 0,
          "bits": [ 7592 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n3512_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n3514_o": {
          "hide_name": 0,
          "bits": [ 7583 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n3514_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n3516_o": {
          "hide_name": 0,
          "bits": [ 7584 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n3516_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n3517_o": {
          "hide_name": 0,
          "bits": [ 7593 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n3517_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n3519_o": {
          "hide_name": 0,
          "bits": [ 7585 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n3519_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 5837, 5838 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 7253, 7254, 7255, 7338, 7339, 7340 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 7259, 7260, 7261, 7347, 7348, 7349 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 7259, 7260, 7261, 7347, 7348, 7349 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:706.14-706.51"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n3494_o": {
          "hide_name": 0,
          "bits": [ 7606 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n3494_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n3496_o": {
          "hide_name": 0,
          "bits": [ 7602 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n3496_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n3497_o": {
          "hide_name": 0,
          "bits": [ 7610 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n3497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n3499_o": {
          "hide_name": 0,
          "bits": [ 7603 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n3499_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n3501_o": {
          "hide_name": 0,
          "bits": [ 7604 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n3501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n3502_o": {
          "hide_name": 0,
          "bits": [ 7611 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n3502_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n3504_o": {
          "hide_name": 0,
          "bits": [ 7605 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n3504_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n3506_o": {
          "hide_name": 0,
          "bits": [ 7596 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n3506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n3507_o": {
          "hide_name": 0,
          "bits": [ 7607 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n3507_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n3509_o": {
          "hide_name": 0,
          "bits": [ 7597 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n3509_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n3511_o": {
          "hide_name": 0,
          "bits": [ 7598 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n3511_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n3512_o": {
          "hide_name": 0,
          "bits": [ 7608 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n3512_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n3514_o": {
          "hide_name": 0,
          "bits": [ 7599 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n3514_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n3516_o": {
          "hide_name": 0,
          "bits": [ 7600 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n3516_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n3517_o": {
          "hide_name": 0,
          "bits": [ 7609 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n3517_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n3519_o": {
          "hide_name": 0,
          "bits": [ 7601 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n3519_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 5842, 5843 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 7259, 7260, 7261, 7347, 7348, 7349 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 7265, 7266, 7267, 7356, 7357, 7358 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 7265, 7266, 7267, 7356, 7357, 7358 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:709.14-709.51"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n3494_o": {
          "hide_name": 0,
          "bits": [ 7622 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n3494_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n3496_o": {
          "hide_name": 0,
          "bits": [ 7618 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n3496_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n3497_o": {
          "hide_name": 0,
          "bits": [ 7626 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n3497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n3499_o": {
          "hide_name": 0,
          "bits": [ 7619 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n3499_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n3501_o": {
          "hide_name": 0,
          "bits": [ 7620 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n3501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n3502_o": {
          "hide_name": 0,
          "bits": [ 7627 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n3502_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n3504_o": {
          "hide_name": 0,
          "bits": [ 7621 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n3504_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n3506_o": {
          "hide_name": 0,
          "bits": [ 7612 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n3506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n3507_o": {
          "hide_name": 0,
          "bits": [ 7623 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n3507_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n3509_o": {
          "hide_name": 0,
          "bits": [ 7613 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n3509_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n3511_o": {
          "hide_name": 0,
          "bits": [ 7614 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n3511_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n3512_o": {
          "hide_name": 0,
          "bits": [ 7624 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n3512_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n3514_o": {
          "hide_name": 0,
          "bits": [ 7615 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n3514_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n3516_o": {
          "hide_name": 0,
          "bits": [ 7616 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n3516_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n3517_o": {
          "hide_name": 0,
          "bits": [ 7625 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n3517_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n3519_o": {
          "hide_name": 0,
          "bits": [ 7617 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n3519_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 5847, 5848 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 7265, 7266, 7267, 7356, 7357, 7358 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 7271, 7272, 7273, 7365, 7366, 7367 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 7271, 7272, 7273, 7365, 7366, 7367 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:712.14-712.51"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n3494_o": {
          "hide_name": 0,
          "bits": [ 7638 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n3494_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n3496_o": {
          "hide_name": 0,
          "bits": [ 7634 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n3496_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n3497_o": {
          "hide_name": 0,
          "bits": [ 7642 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n3497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n3499_o": {
          "hide_name": 0,
          "bits": [ 7635 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n3499_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n3501_o": {
          "hide_name": 0,
          "bits": [ 7636 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n3501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n3502_o": {
          "hide_name": 0,
          "bits": [ 7643 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n3502_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n3504_o": {
          "hide_name": 0,
          "bits": [ 7637 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n3504_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n3506_o": {
          "hide_name": 0,
          "bits": [ 7628 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n3506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n3507_o": {
          "hide_name": 0,
          "bits": [ 7639 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n3507_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n3509_o": {
          "hide_name": 0,
          "bits": [ 7629 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n3509_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n3511_o": {
          "hide_name": 0,
          "bits": [ 7630 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n3511_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n3512_o": {
          "hide_name": 0,
          "bits": [ 7640 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n3512_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n3514_o": {
          "hide_name": 0,
          "bits": [ 7631 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n3514_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n3516_o": {
          "hide_name": 0,
          "bits": [ 7632 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n3516_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n3517_o": {
          "hide_name": 0,
          "bits": [ 7641 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n3517_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n3519_o": {
          "hide_name": 0,
          "bits": [ 7633 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n3519_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 5852, 5853 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 7271, 7272, 7273, 7365, 7366, 7367 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 7277, 7278, 7279, 7374, 7375, 7376 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 7277, 7278, 7279, 7374, 7375, 7376 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:715.14-715.51"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n3494_o": {
          "hide_name": 0,
          "bits": [ 7654 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n3494_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n3496_o": {
          "hide_name": 0,
          "bits": [ 7650 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n3496_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n3497_o": {
          "hide_name": 0,
          "bits": [ 7658 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n3497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n3499_o": {
          "hide_name": 0,
          "bits": [ 7651 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n3499_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n3501_o": {
          "hide_name": 0,
          "bits": [ 7652 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n3501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n3502_o": {
          "hide_name": 0,
          "bits": [ 7659 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n3502_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n3504_o": {
          "hide_name": 0,
          "bits": [ 7653 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n3504_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n3506_o": {
          "hide_name": 0,
          "bits": [ 7644 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n3506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n3507_o": {
          "hide_name": 0,
          "bits": [ 7655 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n3507_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n3509_o": {
          "hide_name": 0,
          "bits": [ 7645 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n3509_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n3511_o": {
          "hide_name": 0,
          "bits": [ 7646 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n3511_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n3512_o": {
          "hide_name": 0,
          "bits": [ 7656 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n3512_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n3514_o": {
          "hide_name": 0,
          "bits": [ 7647 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n3514_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n3516_o": {
          "hide_name": 0,
          "bits": [ 7648 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n3516_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n3517_o": {
          "hide_name": 0,
          "bits": [ 7657 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n3517_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n3519_o": {
          "hide_name": 0,
          "bits": [ 7649 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n3519_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 5857, 5858 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 7277, 7278, 7279, 7374, 7375, 7376 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 7283, 7284, 7285, 7383, 7384, 7385 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 7283, 7284, 7285, 7383, 7384, 7385 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:718.14-718.51"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n3494_o": {
          "hide_name": 0,
          "bits": [ 7670 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n3494_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n3496_o": {
          "hide_name": 0,
          "bits": [ 7666 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n3496_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n3497_o": {
          "hide_name": 0,
          "bits": [ 7674 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n3497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n3499_o": {
          "hide_name": 0,
          "bits": [ 7667 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n3499_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n3501_o": {
          "hide_name": 0,
          "bits": [ 7668 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n3501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n3502_o": {
          "hide_name": 0,
          "bits": [ 7675 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n3502_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n3504_o": {
          "hide_name": 0,
          "bits": [ 7669 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n3504_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n3506_o": {
          "hide_name": 0,
          "bits": [ 7660 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n3506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n3507_o": {
          "hide_name": 0,
          "bits": [ 7671 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n3507_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n3509_o": {
          "hide_name": 0,
          "bits": [ 7661 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n3509_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n3511_o": {
          "hide_name": 0,
          "bits": [ 7662 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n3511_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n3512_o": {
          "hide_name": 0,
          "bits": [ 7672 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n3512_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n3514_o": {
          "hide_name": 0,
          "bits": [ 7663 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n3514_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n3516_o": {
          "hide_name": 0,
          "bits": [ 7664 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n3516_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n3517_o": {
          "hide_name": 0,
          "bits": [ 7673 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n3517_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n3519_o": {
          "hide_name": 0,
          "bits": [ 7665 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n3519_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 5862, 5863 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 7283, 7284, 7285, 7383, 7384, 7385 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 7465, 7466, 7467, 7468, 7469, 7470 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 7465, 7466, 7467, 7468, 7469, 7470 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:721.14-721.51"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n3494_o": {
          "hide_name": 0,
          "bits": [ 7686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n3494_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n3496_o": {
          "hide_name": 0,
          "bits": [ 7682 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n3496_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n3497_o": {
          "hide_name": 0,
          "bits": [ 7690 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n3497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n3499_o": {
          "hide_name": 0,
          "bits": [ 7683 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n3499_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n3501_o": {
          "hide_name": 0,
          "bits": [ 7684 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n3501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n3502_o": {
          "hide_name": 0,
          "bits": [ 7691 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n3502_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n3504_o": {
          "hide_name": 0,
          "bits": [ 7685 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n3504_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n3506_o": {
          "hide_name": 0,
          "bits": [ 7676 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n3506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n3507_o": {
          "hide_name": 0,
          "bits": [ 7687 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n3507_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n3509_o": {
          "hide_name": 0,
          "bits": [ 7677 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n3509_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n3511_o": {
          "hide_name": 0,
          "bits": [ 7678 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n3511_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n3512_o": {
          "hide_name": 0,
          "bits": [ 7688 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n3512_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n3514_o": {
          "hide_name": 0,
          "bits": [ 7679 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n3514_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n3516_o": {
          "hide_name": 0,
          "bits": [ 7680 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n3516_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n3517_o": {
          "hide_name": 0,
          "bits": [ 7689 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n3517_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n3519_o": {
          "hide_name": 0,
          "bits": [ 7681 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n3519_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 5867, 5868 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 7289, 7290, 7291, 7392, 7393, 7394 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 7295, 7296, 7297, 7401, 7402, 7403 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 7295, 7296, 7297, 7401, 7402, 7403 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:724.14-724.51"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3033_o": {
          "hide_name": 0,
          "bits": [ 7464 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3033_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:698.8-698.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3035_o": {
          "hide_name": 0,
          "bits": [ 7070, 7464 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3035_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:699.14-699.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3046_o": {
          "hide_name": 0,
          "bits": [ 5827, 5828 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3046_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:701.14-701.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3047_o": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3047_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:702.14-702.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3049_o": {
          "hide_name": 0,
          "bits": [ 5832, 5833 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3049_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:704.14-704.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3050_o": {
          "hide_name": 0,
          "bits": [ 7247, 7248, 7249, 7337, "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3050_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:705.14-705.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3052_o": {
          "hide_name": 0,
          "bits": [ 5837, 5838 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3052_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:707.14-707.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3053_o": {
          "hide_name": 0,
          "bits": [ 7253, 7254, 7255, 7338, 7339, 7340 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3053_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:708.14-708.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3055_o": {
          "hide_name": 0,
          "bits": [ 5842, 5843 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3055_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:710.14-710.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3056_o": {
          "hide_name": 0,
          "bits": [ 7259, 7260, 7261, 7347, 7348, 7349 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3056_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:711.14-711.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3058_o": {
          "hide_name": 0,
          "bits": [ 5847, 5848 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3058_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:713.14-713.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3059_o": {
          "hide_name": 0,
          "bits": [ 7265, 7266, 7267, 7356, 7357, 7358 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3059_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:714.14-714.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3061_o": {
          "hide_name": 0,
          "bits": [ 5852, 5853 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3061_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:716.14-716.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3062_o": {
          "hide_name": 0,
          "bits": [ 7271, 7272, 7273, 7365, 7366, 7367 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3062_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:717.14-717.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3064_o": {
          "hide_name": 0,
          "bits": [ 5857, 5858 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3064_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:719.14-719.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3065_o": {
          "hide_name": 0,
          "bits": [ 7277, 7278, 7279, 7374, 7375, 7376 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3065_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:720.14-720.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3067_o": {
          "hide_name": 0,
          "bits": [ 5862, 5863 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3067_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:722.14-722.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3068_o": {
          "hide_name": 0,
          "bits": [ 7283, 7284, 7285, 7383, 7384, 7385 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3068_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:723.14-723.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3070_o": {
          "hide_name": 0,
          "bits": [ 5867, 5868 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3070_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:725.14-725.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3071_o": {
          "hide_name": 0,
          "bits": [ 7289, 7290, 7291, 7392, 7393, 7394 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3071_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:726.14-726.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3073_o": {
          "hide_name": 0,
          "bits": [ 5872, 5873 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3073_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:728.14-728.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3074_o": {
          "hide_name": 0,
          "bits": [ 7295, 7296, 7297, 7401, 7402, 7403 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3074_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:729.14-729.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3076_o": {
          "hide_name": 0,
          "bits": [ 5877, 5878 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3076_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:731.14-731.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3077_o": {
          "hide_name": 0,
          "bits": [ 7301, 7302, 7303, 7410, 7411, 7412 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3077_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:732.14-732.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3079_o": {
          "hide_name": 0,
          "bits": [ 5882, 5883 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3079_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:734.14-734.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3080_o": {
          "hide_name": 0,
          "bits": [ 7307, 7308, 7309, 7419, 7420, 7421 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3080_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:735.14-735.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3082_o": {
          "hide_name": 0,
          "bits": [ 5887, 5888 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3082_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:737.14-737.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3083_o": {
          "hide_name": 0,
          "bits": [ 7313, 7314, 7315, 7428, 7429, 7430 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3083_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:738.14-738.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3085_o": {
          "hide_name": 0,
          "bits": [ 5892, 5893 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3085_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:740.14-740.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3086_o": {
          "hide_name": 0,
          "bits": [ 7319, 7320, 7321, 7437, 7438, 7439 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3086_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:741.14-741.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3088_o": {
          "hide_name": 0,
          "bits": [ 5897, 5898 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3088_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:743.14-743.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3089_o": {
          "hide_name": 0,
          "bits": [ 7325, 7326, 7327, 7446, 7447, 7448 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3089_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:744.14-744.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3092_o": {
          "hide_name": 0,
          "bits": [ 7465, 7466, 7467, 7468, 7469, 7470 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3092_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:745.14-745.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3093_o": {
          "hide_name": 0,
          "bits": [ 7295, 7296, 7297, 7401, 7402, 7403, 7301, 7302, 7303, 7410, 7411, 7412, 7307, 7308, 7309, 7419, 7420, 7421, 7313, 7314, 7315, 7428, 7429, 7430, 7319, 7320, 7321, 7437, 7438, 7439, 7325, 7326, 7327, 7446, 7447, 7448, 7331, 7332, 7333, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3093_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:746.15-746.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3094_o": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", 7247, 7248, 7249, 7337, "0", "0", 7253, 7254, 7255, 7338, 7339, 7340, 7259, 7260, 7261, 7347, 7348, 7349, 7265, 7266, 7267, 7356, 7357, 7358, 7271, 7272, 7273, 7365, 7366, 7367, 7277, 7278, 7279, 7374, 7375, 7376, 7283, 7284, 7285, 7383, 7384, 7385 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3094_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:747.15-747.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3098_o": {
          "hide_name": 0,
          "bits": [ "1", "1", "1" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3098_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:749.14-749.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3099_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3099_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:750.14-750.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3100_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3100_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:751.14-751.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3101_o": {
          "hide_name": 0,
          "bits": [ 7250, 7251, 7252, 7337, "0", "0", 7256, 7257, 7258, 7338, 7339, 7340, 7262, 7263, 7264, 7347, 7348, 7349, 7268, 7269, 7270, 7356, 7357, 7358, 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3101_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:752.15-752.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3102_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 7250, 7251, 7252, 7337, "0", "0", 7256, 7257, 7258, 7338, 7339, 7340, 7262, 7263, 7264, 7347, 7348, 7349, 7268, 7269, 7270, 7356, 7357, 7358, 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3102_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:753.15-753.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3103_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3103_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:754.14-754.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3104_o": {
          "hide_name": 0,
          "bits": [ 7247, 7248, 7249 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3104_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:755.14-755.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3105_o": {
          "hide_name": 0,
          "bits": [ 7250, 7251, 7252 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3105_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:756.14-756.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3106_o": {
          "hide_name": 0,
          "bits": [ 7337, "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3106_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:757.14-757.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3107_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3107_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:758.14-758.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3108_o": {
          "hide_name": 0,
          "bits": [ 7256, 7257, 7258, 7338, 7339, 7340, 7262, 7263, 7264, 7347, 7348, 7349, 7268, 7269, 7270, 7356, 7357, 7358, 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3108_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:759.15-759.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3109_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 7250, 7251, 7252, 7337, "0", "0", 7256, 7257, 7258, 7338, 7339, 7340, 7262, 7263, 7264, 7347, 7348, 7349, 7268, 7269, 7270, 7356, 7357, 7358, 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3109_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:760.15-760.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3110_o": {
          "hide_name": 0,
          "bits": [ 7250, 7251, 7252, 7337, "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3110_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:761.14-761.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3111_o": {
          "hide_name": 0,
          "bits": [ 7250, 7251, 7252, 7337, "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3111_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:762.14-762.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3112_o": {
          "hide_name": 0,
          "bits": [ 7253, 7254, 7255 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3112_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:763.14-763.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3113_o": {
          "hide_name": 0,
          "bits": [ 7256, 7257, 7258 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3113_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:764.14-764.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3114_o": {
          "hide_name": 0,
          "bits": [ 7338, 7339, 7340 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3114_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:765.14-765.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3115_o": {
          "hide_name": 0,
          "bits": [ 7250, 7251, 7252, 7337, "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3115_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:766.14-766.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3116_o": {
          "hide_name": 0,
          "bits": [ 7262, 7263, 7264, 7347, 7348, 7349, 7268, 7269, 7270, 7356, 7357, 7358, 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3116_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:767.15-767.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3117_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 7250, 7251, 7252, 7337, "0", "0", 7256, 7257, 7258, 7338, 7339, 7340, 7262, 7263, 7264, 7347, 7348, 7349, 7268, 7269, 7270, 7356, 7357, 7358, 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3117_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:768.15-768.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3118_o": {
          "hide_name": 0,
          "bits": [ 7256, 7257, 7258, 7338, 7339, 7340 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3118_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:769.14-769.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3119_o": {
          "hide_name": 0,
          "bits": [ 7341, 7342, 7343, 7344, 7345, 7346 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3119_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:770.14-770.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3120_o": {
          "hide_name": 0,
          "bits": [ 7259, 7260, 7261 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3120_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:771.14-771.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3121_o": {
          "hide_name": 0,
          "bits": [ 7262, 7263, 7264 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3121_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:772.14-772.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3122_o": {
          "hide_name": 0,
          "bits": [ 7347, 7348, 7349 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3122_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:773.14-773.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3123_o": {
          "hide_name": 0,
          "bits": [ 7341, 7342, 7343, 7344, 7345, 7346 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3123_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:774.14-774.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3124_o": {
          "hide_name": 0,
          "bits": [ 7268, 7269, 7270, 7356, 7357, 7358, 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3124_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:775.15-775.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3125_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 7250, 7251, 7252, 7337, "0", "0", 7256, 7257, 7258, 7338, 7339, 7340, 7262, 7263, 7264, 7347, 7348, 7349, 7268, 7269, 7270, 7356, 7357, 7358, 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3125_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:776.15-776.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3126_o": {
          "hide_name": 0,
          "bits": [ 7262, 7263, 7264, 7347, 7348, 7349 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3126_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:777.14-777.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3127_o": {
          "hide_name": 0,
          "bits": [ 7350, 7351, 7352, 7353, 7354, 7355 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3127_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:778.14-778.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3128_o": {
          "hide_name": 0,
          "bits": [ 7265, 7266, 7267 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3128_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:779.14-779.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3129_o": {
          "hide_name": 0,
          "bits": [ 7268, 7269, 7270 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3129_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:780.14-780.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3130_o": {
          "hide_name": 0,
          "bits": [ 7356, 7357, 7358 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3130_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:781.14-781.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3131_o": {
          "hide_name": 0,
          "bits": [ 7350, 7351, 7352, 7353, 7354, 7355 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3131_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:782.14-782.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3132_o": {
          "hide_name": 0,
          "bits": [ 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3132_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:783.15-783.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3133_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 7250, 7251, 7252, 7337, "0", "0", 7256, 7257, 7258, 7338, 7339, 7340, 7262, 7263, 7264, 7347, 7348, 7349, 7268, 7269, 7270, 7356, 7357, 7358, 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3133_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:784.15-784.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3134_o": {
          "hide_name": 0,
          "bits": [ 7268, 7269, 7270, 7356, 7357, 7358 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3134_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:785.14-785.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3135_o": {
          "hide_name": 0,
          "bits": [ 7359, 7360, 7361, 7362, 7363, 7364 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3135_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:786.14-786.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3136_o": {
          "hide_name": 0,
          "bits": [ 7271, 7272, 7273 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3136_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:787.14-787.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3137_o": {
          "hide_name": 0,
          "bits": [ 7274, 7275, 7276 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3137_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:788.14-788.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3138_o": {
          "hide_name": 0,
          "bits": [ 7365, 7366, 7367 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3138_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:789.14-789.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3139_o": {
          "hide_name": 0,
          "bits": [ 7359, 7360, 7361, 7362, 7363, 7364 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3139_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:790.14-790.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3140_o": {
          "hide_name": 0,
          "bits": [ 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3140_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:791.15-791.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3141_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 7250, 7251, 7252, 7337, "0", "0", 7256, 7257, 7258, 7338, 7339, 7340, 7262, 7263, 7264, 7347, 7348, 7349, 7268, 7269, 7270, 7356, 7357, 7358, 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3141_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:792.15-792.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3142_o": {
          "hide_name": 0,
          "bits": [ 7274, 7275, 7276, 7365, 7366, 7367 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3142_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:793.14-793.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3143_o": {
          "hide_name": 0,
          "bits": [ 7368, 7369, 7370, 7371, 7372, 7373 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3143_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:794.14-794.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3144_o": {
          "hide_name": 0,
          "bits": [ 7277, 7278, 7279 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3144_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:795.14-795.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3145_o": {
          "hide_name": 0,
          "bits": [ 7280, 7281, 7282 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3145_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:796.14-796.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3146_o": {
          "hide_name": 0,
          "bits": [ 7374, 7375, 7376 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3146_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:797.14-797.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3147_o": {
          "hide_name": 0,
          "bits": [ 7368, 7369, 7370, 7371, 7372, 7373 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3147_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:798.14-798.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3148_o": {
          "hide_name": 0,
          "bits": [ 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3148_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:799.15-799.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3149_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 7250, 7251, 7252, 7337, "0", "0", 7256, 7257, 7258, 7338, 7339, 7340, 7262, 7263, 7264, 7347, 7348, 7349, 7268, 7269, 7270, 7356, 7357, 7358, 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3149_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:800.15-800.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3150_o": {
          "hide_name": 0,
          "bits": [ 7280, 7281, 7282, 7374, 7375, 7376 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3150_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:801.14-801.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3151_o": {
          "hide_name": 0,
          "bits": [ 7377, 7378, 7379, 7380, 7381, 7382 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3151_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:802.14-802.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3152_o": {
          "hide_name": 0,
          "bits": [ 7283, 7284, 7285 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3152_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:803.14-803.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3153_o": {
          "hide_name": 0,
          "bits": [ 7286, 7287, 7288 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3153_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:804.14-804.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3154_o": {
          "hide_name": 0,
          "bits": [ 7383, 7384, 7385 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3154_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:805.14-805.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3155_o": {
          "hide_name": 0,
          "bits": [ 7377, 7378, 7379, 7380, 7381, 7382 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3155_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:806.14-806.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3156_o": {
          "hide_name": 0,
          "bits": [ 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3156_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:807.15-807.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3157_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 7250, 7251, 7252, 7337, "0", "0", 7256, 7257, 7258, 7338, 7339, 7340, 7262, 7263, 7264, 7347, 7348, 7349, 7268, 7269, 7270, 7356, 7357, 7358, 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3157_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:808.15-808.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3158_o": {
          "hide_name": 0,
          "bits": [ 7286, 7287, 7288, 7383, 7384, 7385 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3158_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:809.14-809.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3159_o": {
          "hide_name": 0,
          "bits": [ 7386, 7387, 7388, 7389, 7390, 7391 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3159_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:810.14-810.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3160_o": {
          "hide_name": 0,
          "bits": [ 7289, 7290, 7291 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3160_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:811.14-811.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3161_o": {
          "hide_name": 0,
          "bits": [ 7292, 7293, 7294 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3161_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:812.14-812.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3162_o": {
          "hide_name": 0,
          "bits": [ 7392, 7393, 7394 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3162_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:813.14-813.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3163_o": {
          "hide_name": 0,
          "bits": [ 7386, 7387, 7388, 7389, 7390, 7391 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3163_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:814.14-814.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3164_o": {
          "hide_name": 0,
          "bits": [ 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3164_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:815.15-815.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3165_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 7250, 7251, 7252, 7337, "0", "0", 7256, 7257, 7258, 7338, 7339, 7340, 7262, 7263, 7264, 7347, 7348, 7349, 7268, 7269, 7270, 7356, 7357, 7358, 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3165_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:816.15-816.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3166_o": {
          "hide_name": 0,
          "bits": [ 7292, 7293, 7294, 7392, 7393, 7394 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3166_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:817.14-817.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3167_o": {
          "hide_name": 0,
          "bits": [ 7395, 7396, 7397, 7398, 7399, 7400 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3167_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:818.14-818.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3168_o": {
          "hide_name": 0,
          "bits": [ 7295, 7296, 7297 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3168_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:819.14-819.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3169_o": {
          "hide_name": 0,
          "bits": [ 7298, 7299, 7300 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3169_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:820.14-820.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3170_o": {
          "hide_name": 0,
          "bits": [ 7401, 7402, 7403 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3170_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:821.14-821.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3171_o": {
          "hide_name": 0,
          "bits": [ 7395, 7396, 7397, 7398, 7399, 7400 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3171_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:822.14-822.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3172_o": {
          "hide_name": 0,
          "bits": [ 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3172_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:823.15-823.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3173_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 7250, 7251, 7252, 7337, "0", "0", 7256, 7257, 7258, 7338, 7339, 7340, 7262, 7263, 7264, 7347, 7348, 7349, 7268, 7269, 7270, 7356, 7357, 7358, 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3173_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:824.15-824.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3174_o": {
          "hide_name": 0,
          "bits": [ 7298, 7299, 7300, 7401, 7402, 7403 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3174_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:825.14-825.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3175_o": {
          "hide_name": 0,
          "bits": [ 7404, 7405, 7406, 7407, 7408, 7409 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3175_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:826.14-826.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3176_o": {
          "hide_name": 0,
          "bits": [ 7301, 7302, 7303 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3176_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:827.14-827.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3177_o": {
          "hide_name": 0,
          "bits": [ 7304, 7305, 7306 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3177_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:828.14-828.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3178_o": {
          "hide_name": 0,
          "bits": [ 7410, 7411, 7412 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3178_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:829.14-829.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3179_o": {
          "hide_name": 0,
          "bits": [ 7404, 7405, 7406, 7407, 7408, 7409 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3179_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:830.14-830.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3180_o": {
          "hide_name": 0,
          "bits": [ 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3180_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:831.15-831.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3181_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 7250, 7251, 7252, 7337, "0", "0", 7256, 7257, 7258, 7338, 7339, 7340, 7262, 7263, 7264, 7347, 7348, 7349, 7268, 7269, 7270, 7356, 7357, 7358, 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3181_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:832.15-832.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3182_o": {
          "hide_name": 0,
          "bits": [ 7304, 7305, 7306, 7410, 7411, 7412 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3182_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:833.14-833.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3183_o": {
          "hide_name": 0,
          "bits": [ 7413, 7414, 7415, 7416, 7417, 7418 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3183_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:834.14-834.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3184_o": {
          "hide_name": 0,
          "bits": [ 7307, 7308, 7309 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3184_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:835.14-835.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3185_o": {
          "hide_name": 0,
          "bits": [ 7310, 7311, 7312 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3185_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:836.14-836.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3186_o": {
          "hide_name": 0,
          "bits": [ 7419, 7420, 7421 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3186_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:837.14-837.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3187_o": {
          "hide_name": 0,
          "bits": [ 7413, 7414, 7415, 7416, 7417, 7418 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3187_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:838.14-838.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3188_o": {
          "hide_name": 0,
          "bits": [ 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3188_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:839.15-839.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3189_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 7250, 7251, 7252, 7337, "0", "0", 7256, 7257, 7258, 7338, 7339, 7340, 7262, 7263, 7264, 7347, 7348, 7349, 7268, 7269, 7270, 7356, 7357, 7358, 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3189_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:840.15-840.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3190_o": {
          "hide_name": 0,
          "bits": [ 7310, 7311, 7312, 7419, 7420, 7421 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3190_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:841.14-841.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3191_o": {
          "hide_name": 0,
          "bits": [ 7422, 7423, 7424, 7425, 7426, 7427 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3191_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:842.14-842.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3192_o": {
          "hide_name": 0,
          "bits": [ 7313, 7314, 7315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3192_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:843.14-843.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3193_o": {
          "hide_name": 0,
          "bits": [ 7316, 7317, 7318 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3193_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:844.14-844.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3194_o": {
          "hide_name": 0,
          "bits": [ 7428, 7429, 7430 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3194_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:845.14-845.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3195_o": {
          "hide_name": 0,
          "bits": [ 7422, 7423, 7424, 7425, 7426, 7427 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3195_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:846.14-846.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3196_o": {
          "hide_name": 0,
          "bits": [ 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3196_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:847.15-847.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3197_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 7250, 7251, 7252, 7337, "0", "0", 7256, 7257, 7258, 7338, 7339, 7340, 7262, 7263, 7264, 7347, 7348, 7349, 7268, 7269, 7270, 7356, 7357, 7358, 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3197_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:848.15-848.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3198_o": {
          "hide_name": 0,
          "bits": [ 7316, 7317, 7318, 7428, 7429, 7430 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3198_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:849.14-849.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3199_o": {
          "hide_name": 0,
          "bits": [ 7431, 7432, 7433, 7434, 7435, 7436 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3199_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:850.14-850.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3200_o": {
          "hide_name": 0,
          "bits": [ 7319, 7320, 7321 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3200_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:851.14-851.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3201_o": {
          "hide_name": 0,
          "bits": [ 7322, 7323, 7324 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3201_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:852.14-852.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3202_o": {
          "hide_name": 0,
          "bits": [ 7437, 7438, 7439 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3202_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:853.14-853.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3203_o": {
          "hide_name": 0,
          "bits": [ 7431, 7432, 7433, 7434, 7435, 7436 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3203_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:854.14-854.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3204_o": {
          "hide_name": 0,
          "bits": [ 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3204_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:855.15-855.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3205_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 7250, 7251, 7252, 7337, "0", "0", 7256, 7257, 7258, 7338, 7339, 7340, 7262, 7263, 7264, 7347, 7348, 7349, 7268, 7269, 7270, 7356, 7357, 7358, 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3205_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:856.15-856.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3206_o": {
          "hide_name": 0,
          "bits": [ 7322, 7323, 7324, 7437, 7438, 7439 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3206_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:857.14-857.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3207_o": {
          "hide_name": 0,
          "bits": [ 7440, 7441, 7442, 7443, 7444, 7445 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3207_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:858.14-858.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3208_o": {
          "hide_name": 0,
          "bits": [ 7325, 7326, 7327 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3208_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:859.14-859.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3209_o": {
          "hide_name": 0,
          "bits": [ 7328, 7329, 7330 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3209_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:860.14-860.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3210_o": {
          "hide_name": 0,
          "bits": [ 7446, 7447, 7448 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3210_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:861.14-861.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3211_o": {
          "hide_name": 0,
          "bits": [ 7440, 7441, 7442, 7443, 7444, 7445 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3211_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:862.14-862.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3212_o": {
          "hide_name": 0,
          "bits": [ 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3212_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:863.14-863.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3213_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 7250, 7251, 7252, 7337, "0", "0", 7256, 7257, 7258, 7338, 7339, 7340, 7262, 7263, 7264, 7347, 7348, 7349, 7268, 7269, 7270, 7356, 7357, 7358, 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3213_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:864.15-864.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3214_o": {
          "hide_name": 0,
          "bits": [ 7328, 7329, 7330, 7446, 7447, 7448 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3214_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:865.14-865.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3215_o": {
          "hide_name": 0,
          "bits": [ 7449, 7450, 7451, 7452, 7453, 7454 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3215_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:866.14-866.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3216_o": {
          "hide_name": 0,
          "bits": [ 7331, 7332, 7333 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3216_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:867.14-867.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3217_o": {
          "hide_name": 0,
          "bits": [ 7334, 7335, 7336 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3217_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:868.14-868.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3218_o": {
          "hide_name": 0,
          "bits": [ 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3218_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:869.14-869.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3219_o": {
          "hide_name": 0,
          "bits": [ 7449, 7450, 7451, 7452, 7453, 7454 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3219_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:870.14-870.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3220_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 7250, 7251, 7252, 7337, "0", "0", 7256, 7257, 7258, 7338, 7339, 7340, 7262, 7263, 7264, 7347, 7348, 7349, 7268, 7269, 7270, 7356, 7357, 7358, 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3220_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:871.15-871.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3221_o": {
          "hide_name": 0,
          "bits": [ 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3221_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:872.14-872.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3222_o": {
          "hide_name": 0,
          "bits": [ 7458, 7459, 7460, 7461, 7462, 7463 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3222_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:873.14-873.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3223_o": {
          "hide_name": 0,
          "bits": [ 7458, 7459, 7460, 7461, 7462, 7463 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3223_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:874.14-874.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3225_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 7250, 7251, 7252, 7337, "0", "0", 7256, 7257, 7258, 7338, 7339, 7340, 7262, 7263, 7264, 7347, 7348, 7349, 7268, 7269, 7270, 7356, 7357, 7358, 7274, 7275, 7276, 7365, 7366, 7367, 7280, 7281, 7282, 7374, 7375, 7376, 7286, 7287, 7288, 7383, 7384, 7385, 7292, 7293, 7294, 7392, 7393, 7394, 7298, 7299, 7300, 7401, 7402, 7403, 7304, 7305, 7306, 7410, 7411, 7412, 7310, 7311, 7312, 7419, 7420, 7421, 7316, 7317, 7318, 7428, 7429, 7430, 7322, 7323, 7324, 7437, 7438, 7439, 7328, 7329, 7330, 7446, 7447, 7448, 7334, 7335, 7336, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3225_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:875.15-875.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3227_o": {
          "hide_name": 0,
          "bits": [ 7458 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3227_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:876.8-876.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3228_o": {
          "hide_name": 0,
          "bits": [ 7459 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3228_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:877.8-877.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3229_o": {
          "hide_name": 0,
          "bits": [ 7460 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3229_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:878.8-878.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3232_o": {
          "hide_name": 0,
          "bits": [ 7461, 7462, 7463 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3232_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:881.14-881.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3234_o": {
          "hide_name": 0,
          "bits": [ 3231, 3232, 3233 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3234_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:882.14-882.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3235_o": {
          "hide_name": 0,
          "bits": [ 6291 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3235_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:883.8-883.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3236_q": {
          "hide_name": 0,
          "bits": [ 7289, 7290, 7291, 7392, 7393, 7394 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3236_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:884.13-884.20"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3237_q": {
          "hide_name": 0,
          "bits": [ 7464, 6291 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3237_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:885.13-885.20"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3238_o": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", 7247, 7248, 7249, 7337, "0", "0", 7253, 7254, 7255, 7338, 7339, 7340, 7259, 7260, 7261, 7347, 7348, 7349, 7265, 7266, 7267, 7356, 7357, 7358, 7271, 7272, 7273, 7365, 7366, 7367, 7277, 7278, 7279, 7374, 7375, 7376, 7283, 7284, 7285, 7383, 7384, 7385, 7289, 7290, 7291, 7392, 7393, 7394, 7295, 7296, 7297, 7401, 7402, 7403, 7301, 7302, 7303, 7410, 7411, 7412, 7307, 7308, 7309, 7419, 7420, 7421, 7313, 7314, 7315, 7428, 7429, 7430, 7319, 7320, 7321, 7437, 7438, 7439, 7325, 7326, 7327, 7446, 7447, 7448, 7331, 7332, 7333, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3238_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:886.15-886.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3239_o": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", 7247, 7248, 7249, 7337, "0", "0", 7253, 7254, 7255, 7338, 7339, 7340, 7259, 7260, 7261, 7347, 7348, 7349, 7265, 7266, 7267, 7356, 7357, 7358, 7271, 7272, 7273, 7365, 7366, 7367, 7277, 7278, 7279, 7374, 7375, 7376, 7283, 7284, 7285, 7383, 7384, 7385, 7465, 7466, 7467, 7468, 7469, 7470, 7295, 7296, 7297, 7401, 7402, 7403, 7301, 7302, 7303, 7410, 7411, 7412, 7307, 7308, 7309, 7419, 7420, 7421, 7313, 7314, 7315, 7428, 7429, 7430, 7319, 7320, 7321, 7437, 7438, 7439, 7325, 7326, 7327, 7446, 7447, 7448, 7331, 7332, 7333, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3239_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:887.15-887.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3240_o": {
          "hide_name": 0,
          "bits": [ 7460, 7459, 7458 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3240_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:888.14-888.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3241_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 7250, 7251, 7252, 7337, "0", "0", 7341, 7342, 7343, 7344, 7345, 7346, 7350, 7351, 7352, 7353, 7354, 7355, 7359, 7360, 7361, 7362, 7363, 7364, 7368, 7369, 7370, 7371, 7372, 7373, 7377, 7378, 7379, 7380, 7381, 7382, 7386, 7387, 7388, 7389, 7390, 7391, 7395, 7396, 7397, 7398, 7399, 7400, 7404, 7405, 7406, 7407, 7408, 7409, 7413, 7414, 7415, 7416, 7417, 7418, 7422, 7423, 7424, 7425, 7426, 7427, 7431, 7432, 7433, 7434, 7435, 7436, 7440, 7441, 7442, 7443, 7444, 7445, 7449, 7450, 7451, 7452, 7453, 7454, 7458, 7459, 7460, 7461, 7462, 7463 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3241_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:889.15-889.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n3242_q": {
          "hide_name": 0,
          "bits": [ 1989, 1990, 1991 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n3242_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:890.13-890.20"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.neg_orresult": {
          "hide_name": 0,
          "bits": [ 7460, 7459, 7458 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 neg_orresult",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:692.14-692.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.next_buf_reg": {
          "hide_name": 0,
          "bits": [ 7465, 7466, 7467, 7468, 7469, 7470 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 next_buf_reg",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:686.14-686.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.next_weylsd": {
          "hide_name": 0,
          "bits": [ 3231, 3232, 3233 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 next_weylsd",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:695.14-695.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.next_weylsd_strb": {
          "hide_name": 0,
          "bits": [ 7070 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 next_weylsd_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:688.8-688.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.orresult": {
          "hide_name": 0,
          "bits": [ 7458, 7459, 7460, 7461, 7462, 7463 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 orresult",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:691.14-691.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_0.bin_o": {
          "hide_name": 0,
          "bits": [ 3219, 3220, 3221 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_0 bin_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5.17-5.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2.11-2.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_0.code_i": {
          "hide_name": 0,
          "bits": [ 7460, 7459, 7458 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_0 code_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4.17-4.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_0.n3528_o": {
          "hide_name": 0,
          "bits": [ 7692, "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_0 n3528_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8.14-8.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_0.n3532_o": {
          "hide_name": 0,
          "bits": [ 7693, 7694, 7695 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_0 n3532_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:10.14-10.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4329 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3.11-3.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_0_bin_o": {
          "hide_name": 0,
          "bits": [ 3219, 3220, 3221 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_0_bin_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:879.14-879.38"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_1.bin_o": {
          "hide_name": 0,
          "bits": [ 3222, 3223, 3224 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_1 bin_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5.17-5.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_1.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_1 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2.11-2.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_1.code_i": {
          "hide_name": 0,
          "bits": [ 7461, 7462, 7463 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_1 code_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4.17-4.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_1.n3528_o": {
          "hide_name": 0,
          "bits": [ 7696, "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_1 n3528_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8.14-8.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_1.n3532_o": {
          "hide_name": 0,
          "bits": [ 7697, 7698, 7699 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_1 n3532_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:10.14-10.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_1.reset_i": {
          "hide_name": 0,
          "bits": [ 4329 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_1 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3.11-3.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_1_bin_o": {
          "hide_name": 0,
          "bits": [ 3222, 3223, 3224 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_1_bin_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:880.14-880.38"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4329 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:680.11-680.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.spikes_i": {
          "hide_name": 0,
          "bits": [ 5897, 5898, 5892, 5893, 5887, 5888, 5882, 5883, 5877, 5878, 5872, 5873, 5867, 5868, 5862, 5863, 5857, 5858, 5852, 5853, 5847, 5848, 5842, 5843, 5837, 5838, 5832, 5833, 5827, 5828 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 spikes_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:681.18-681.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.spikes_strb_i": {
          "hide_name": 0,
          "bits": [ 7070 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 spikes_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:682.11-682.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.sync_weylsd_strb": {
          "hide_name": 0,
          "bits": [ 7464, 6291 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 sync_weylsd_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:687.14-687.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.temp_orresult": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 7250, 7251, 7252, 7337, "0", "0", 7341, 7342, 7343, 7344, 7345, 7346, 7350, 7351, 7352, 7353, 7354, 7355, 7359, 7360, 7361, 7362, 7363, 7364, 7368, 7369, 7370, 7371, 7372, 7373, 7377, 7378, 7379, 7380, 7381, 7382, 7386, 7387, 7388, 7389, 7390, 7391, 7395, 7396, 7397, 7398, 7399, 7400, 7404, 7405, 7406, 7407, 7408, 7409, 7413, 7414, 7415, 7416, 7417, 7418, 7422, 7423, 7424, 7425, 7426, 7427, 7431, 7432, 7433, 7434, 7435, 7436, 7440, 7441, 7442, 7443, 7444, 7445, 7449, 7450, 7451, 7452, 7453, 7454, 7458, 7459, 7460, 7461, 7462, 7463 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 temp_orresult",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:693.15-693.28"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.thermocodes": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", 7247, 7248, 7249, 7337, "0", "0", 7253, 7254, 7255, 7338, 7339, 7340, 7259, 7260, 7261, 7347, 7348, 7349, 7265, 7266, 7267, 7356, 7357, 7358, 7271, 7272, 7273, 7365, 7366, 7367, 7277, 7278, 7279, 7374, 7375, 7376, 7283, 7284, 7285, 7383, 7384, 7385, 7289, 7290, 7291, 7392, 7393, 7394, 7295, 7296, 7297, 7401, 7402, 7403, 7301, 7302, 7303, 7410, 7411, 7412, 7307, 7308, 7309, 7419, 7420, 7421, 7313, 7314, 7315, 7428, 7429, 7430, 7319, 7320, 7321, 7437, 7438, 7439, 7325, 7326, 7327, 7446, 7447, 7448, 7331, 7332, 7333, 7455, 7456, 7457 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 thermocodes",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:689.15-689.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.weylsd": {
          "hide_name": 0,
          "bits": [ 1989, 1990, 1991 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 weylsd",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:694.14-694.20"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.weylsd_neg": {
          "hide_name": 0,
          "bits": [ 3219, 3220, 3221 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 weylsd_neg",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:696.14-696.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.weylsd_o": {
          "hide_name": 0,
          "bits": [ 1989, 1990, 1991 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 weylsd_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:683.17-683.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.weylsd_pos": {
          "hide_name": 0,
          "bits": [ 3222, 3223, 3224 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 weylsd_pos",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:697.14-697.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.weylsd_strb_o": {
          "hide_name": 0,
          "bits": [ 6291 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 weylsd_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:684.11-684.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0_weylsd_o": {
          "hide_name": 0,
          "bits": [ 1989, 1990, 1991 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0_weylsd_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4467.14-4467.42"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0_weylsd_strb_o": {
          "hide_name": 0,
          "bits": [ 6291 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0_weylsd_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4468.8-4468.41"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weylsd": {
          "hide_name": 0,
          "bits": [ 1989, 1990, 1991 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weylsd",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4456.14-4456.20"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weylsd_strb": {
          "hide_name": 0,
          "bits": [ 6291 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weylsd_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4433.8-4433.19"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.widen_threshold_strb": {
          "hide_name": 0,
          "bits": [ 7058 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 widen_threshold_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4442.8-4442.28"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.win_length_i": {
          "hide_name": 0,
          "bits": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 win_length_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4420.18-4420.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0_adapt_on_overflow_strb_o": {
          "hide_name": 0,
          "bits": [ 6286 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0_adapt_on_overflow_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5564.8-5564.48"
          }
        },
        "atbs_core_0.adaptive_ctrl_0_decreasing_en_o": {
          "hide_name": 0,
          "bits": [ 6532 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0_decreasing_en_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5557.8-5557.39"
          }
        },
        "atbs_core_0.adaptive_ctrl_0_delta_steps_lower_o": {
          "hide_name": 0,
          "bits": [ 2235, 2236, 2237, 2238, 2239, 2240, 2241 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0_delta_steps_lower_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5563.14-5563.49"
          }
        },
        "atbs_core_0.adaptive_ctrl_0_delta_steps_lower_strb_o": {
          "hide_name": 0,
          "bits": [ 6295 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0_delta_steps_lower_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5561.8-5561.48"
          }
        },
        "atbs_core_0.adaptive_ctrl_0_delta_steps_upper_o": {
          "hide_name": 0,
          "bits": [ 2266, 2267, 2268, 2269, 2270, 2271, 2272 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0_delta_steps_upper_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5562.14-5562.49"
          }
        },
        "atbs_core_0.adaptive_ctrl_0_delta_steps_upper_strb_o": {
          "hide_name": 0,
          "bits": [ 6294 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0_delta_steps_upper_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5560.8-5560.48"
          }
        },
        "atbs_core_0.adaptive_ctrl_0_direction_lower_o": {
          "hide_name": 0,
          "bits": [ 6527 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0_direction_lower_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5559.8-5559.41"
          }
        },
        "atbs_core_0.adaptive_ctrl_0_direction_upper_o": {
          "hide_name": 0,
          "bits": [ 6525 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0_direction_upper_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5558.8-5558.41"
          }
        },
        "atbs_core_0.adaptive_ctrl_0_increasing_en_o": {
          "hide_name": 0,
          "bits": [ 6530 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0_increasing_en_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5556.8-5556.39"
          }
        },
        "atbs_core_0.adaptive_mode": {
          "hide_name": 0,
          "bits": [ 6524 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_mode",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5490.8-5490.21"
          }
        },
        "atbs_core_0.adaptive_mode_d": {
          "hide_name": 0,
          "bits": [ 6394 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_mode_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5332.8-5332.23"
          }
        },
        "atbs_core_0.adaptive_mode_debounced": {
          "hide_name": 0,
          "bits": [ 5750 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_mode_debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5327.8-5327.31"
          }
        },
        "atbs_core_0.adaptive_mode_edge_f": {
          "hide_name": 0,
          "bits": [ 6396 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_mode_edge_f",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5338.8-5338.28"
          }
        },
        "atbs_core_0.adaptive_mode_edge_r": {
          "hide_name": 0,
          "bits": [ 6398 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_mode_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5339.8-5339.28"
          }
        },
        "atbs_core_0.adaptive_mode_i": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_mode_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5295.11-5295.26"
          }
        },
        "atbs_core_0.adaptive_mode_uart": {
          "hide_name": 0,
          "bits": [ 6117 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_mode_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5491.8-5491.26"
          }
        },
        "atbs_core_0.analog_trigger": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5478.8-5478.22"
          }
        },
        "atbs_core_0.analog_trigger_0.analog_trigger_o": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 analog_trigger_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3672.11-3672.27"
          }
        },
        "atbs_core_0.analog_trigger_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3667.11-3667.18"
          }
        },
        "atbs_core_0.analog_trigger_0.counter_value": {
          "hide_name": 0,
          "bits": [ 683, 684, 685, 686, 687, 688, 689 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3673.14-3673.27"
          }
        },
        "atbs_core_0.analog_trigger_0.duty_cycle_adj_i": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 duty_cycle_adj_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3671.17-3671.33"
          }
        },
        "atbs_core_0.analog_trigger_0.enable_i": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 enable_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3669.11-3669.19"
          }
        },
        "atbs_core_0.analog_trigger_0.n2102_o": {
          "hide_name": 0,
          "bits": [ 7701 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 n2102_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3675.8-3675.15"
          }
        },
        "atbs_core_0.analog_trigger_0.n2104_o": {
          "hide_name": 0,
          "bits": [ 3248, 3249, 3250, 3251, 3252, 3253, 3254 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 n2104_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3676.14-3676.21"
          }
        },
        "atbs_core_0.analog_trigger_0.n2106_o": {
          "hide_name": 0,
          "bits": [ 5816, 5817, 5818, 5819, 5820, 5821, 5822 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 n2106_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3677.14-3677.21"
          }
        },
        "atbs_core_0.analog_trigger_0.n2109_o": {
          "hide_name": 0,
          "bits": [ 4292 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 n2109_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3678.8-3678.15"
          }
        },
        "atbs_core_0.analog_trigger_0.n2111_o": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 n2111_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3679.8-3679.15"
          }
        },
        "atbs_core_0.analog_trigger_0.n2112_o": {
          "hide_name": 0,
          "bits": [ 7701 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 n2112_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3680.8-3680.15"
          }
        },
        "atbs_core_0.analog_trigger_0.n2113_o": {
          "hide_name": 0,
          "bits": [ 7701 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 n2113_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3681.8-3681.15"
          }
        },
        "atbs_core_0.analog_trigger_0.n2114_o": {
          "hide_name": 0,
          "bits": [ 7700 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 n2114_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3682.8-3682.15"
          }
        },
        "atbs_core_0.analog_trigger_0.n2115_o": {
          "hide_name": 0,
          "bits": [ 7702 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 n2115_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3683.8-3683.15"
          }
        },
        "atbs_core_0.analog_trigger_0.n2116_o": {
          "hide_name": 0,
          "bits": [ 7703 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 n2116_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3684.8-3684.15"
          }
        },
        "atbs_core_0.analog_trigger_0.n2117_o": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 n2117_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3685.8-3685.15"
          }
        },
        "atbs_core_0.analog_trigger_0.n2120_q": {
          "hide_name": 0,
          "bits": [ 683, 684, 685, 686, 687, 688, 689 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 n2120_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3687.13-3687.20"
          }
        },
        "atbs_core_0.analog_trigger_0.next_counter_value": {
          "hide_name": 0,
          "bits": [ 5816, 5817, 5818, 5819, 5820, 5821, 5822 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 next_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3674.14-3674.32"
          }
        },
        "atbs_core_0.analog_trigger_0.period_adj_i": {
          "hide_name": 0,
          "bits": [ 5992, 5993, 5994, 5995, 5996, 5997, 5998 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 period_adj_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3670.17-3670.29"
          }
        },
        "atbs_core_0.analog_trigger_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4329 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3668.11-3668.18"
          }
        },
        "atbs_core_0.analog_trigger_0_analog_trigger_o": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0_analog_trigger_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5596.8-5596.41"
          }
        },
        "atbs_core_0.analog_trigger_period_adj_uart": {
          "hide_name": 0,
          "bits": [ 5992, 5993, 5994, 5995, 5996, 5997, 5998 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_period_adj_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5417.14-5417.44"
          }
        },
        "atbs_core_0.analog_trigger_uart": {
          "hide_name": 0,
          "bits": [ 5983 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5415.8-5415.27"
          }
        },
        "atbs_core_0.atbs_decreasing_en": {
          "hide_name": 0,
          "bits": [ 6532 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_decreasing_en",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5366.8-5366.26"
          }
        },
        "atbs_core_0.atbs_delta_steps_lower": {
          "hide_name": 0,
          "bits": [ 2235, 2236, 2237, 2238, 2239, 2240, 2241 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_delta_steps_lower",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5375.14-5375.36"
          }
        },
        "atbs_core_0.atbs_delta_steps_lower_strb": {
          "hide_name": 0,
          "bits": [ 6295 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_delta_steps_lower_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5373.8-5373.35"
          }
        },
        "atbs_core_0.atbs_delta_steps_upper": {
          "hide_name": 0,
          "bits": [ 2266, 2267, 2268, 2269, 2270, 2271, 2272 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_delta_steps_upper",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5374.14-5374.36"
          }
        },
        "atbs_core_0.atbs_delta_steps_upper_strb": {
          "hide_name": 0,
          "bits": [ 6294 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_delta_steps_upper_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5372.8-5372.35"
          }
        },
        "atbs_core_0.atbs_direction_lower": {
          "hide_name": 0,
          "bits": [ 6527 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_direction_lower",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5371.8-5371.28"
          }
        },
        "atbs_core_0.atbs_direction_upper": {
          "hide_name": 0,
          "bits": [ 6525 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_direction_upper",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5370.8-5370.28"
          }
        },
        "atbs_core_0.atbs_increasing_en": {
          "hide_name": 0,
          "bits": [ 6530 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_increasing_en",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5365.8-5365.26"
          }
        },
        "atbs_core_0.atbs_max_delta_steps_adj_uart": {
          "hide_name": 0,
          "bits": [ 1940, 1941, 1942, 1943, 1944, 1945, 1946 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_max_delta_steps_adj_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5461.14-5461.43"
          }
        },
        "atbs_core_0.atbs_max_delta_steps_uart": {
          "hide_name": 0,
          "bits": [ 6104 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_max_delta_steps_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5459.8-5459.33"
          }
        },
        "atbs_core_0.atbs_win_length_adj_uart": {
          "hide_name": 0,
          "bits": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_win_length_adj_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5457.15-5457.39"
          }
        },
        "atbs_core_0.atbs_win_length_uart": {
          "hide_name": 0,
          "bits": [ 6081 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_win_length_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5455.8-5455.28"
          }
        },
        "atbs_core_0.b_data": {
          "hide_name": 0,
          "bits": [ 5658, 5659, 5660, 5661, 5662, 5663, 5664, 5665, 8107, 8108, 8109, 8110, 8111, 8112, 8113, 8114, 8104, 8105, 8106 ],
          "attributes": {
            "hdlname": "atbs_core_0 b_data",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5405.15-5405.21"
          }
        },
        "atbs_core_0.baudrate_adj_uart": {
          "hide_name": 0,
          "bits": [ 153, 154, 155, 156, 157, 158, 159, 160, 161 ],
          "attributes": {
            "hdlname": "atbs_core_0 baudrate_adj_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5449.14-5449.31"
          }
        },
        "atbs_core_0.baudrate_uart": {
          "hide_name": 0,
          "bits": [ 6050 ],
          "attributes": {
            "hdlname": "atbs_core_0 baudrate_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5447.8-5447.21"
          }
        },
        "atbs_core_0.bio_amp_en_o": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "hdlname": "atbs_core_0 bio_amp_en_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5314.11-5314.23"
          }
        },
        "atbs_core_0.clear_dac": {
          "hide_name": 0,
          "bits": [ 5974 ],
          "attributes": {
            "hdlname": "atbs_core_0 clear_dac",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5377.8-5377.17"
          }
        },
        "atbs_core_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5289.11-5289.18"
          }
        },
        "atbs_core_0.comp_lower_i": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "hdlname": "atbs_core_0 comp_lower_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5292.11-5292.23"
          }
        },
        "atbs_core_0.comp_lower_sync": {
          "hide_name": 0,
          "bits": [ 8151 ],
          "attributes": {
            "hdlname": "atbs_core_0 comp_lower_sync",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5354.8-5354.23"
          }
        },
        "atbs_core_0.comp_upper_i": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "atbs_core_0 comp_upper_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5291.11-5291.23"
          }
        },
        "atbs_core_0.comp_upper_sync": {
          "hide_name": 0,
          "bits": [ 8149 ],
          "attributes": {
            "hdlname": "atbs_core_0 comp_upper_sync",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5353.8-5353.23"
          }
        },
        "atbs_core_0.control_mode_d": {
          "hide_name": 0,
          "bits": [ 6399 ],
          "attributes": {
            "hdlname": "atbs_core_0 control_mode_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5333.8-5333.22"
          }
        },
        "atbs_core_0.control_mode_debounced": {
          "hide_name": 0,
          "bits": [ 5742 ],
          "attributes": {
            "hdlname": "atbs_core_0 control_mode_debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5328.8-5328.30"
          }
        },
        "atbs_core_0.control_mode_edge_f": {
          "hide_name": 0,
          "bits": [ 6401 ],
          "attributes": {
            "hdlname": "atbs_core_0 control_mode_edge_f",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5340.8-5340.27"
          }
        },
        "atbs_core_0.control_mode_edge_r": {
          "hide_name": 0,
          "bits": [ 6403 ],
          "attributes": {
            "hdlname": "atbs_core_0 control_mode_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5341.8-5341.27"
          }
        },
        "atbs_core_0.control_mode_i": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "atbs_core_0 control_mode_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5296.11-5296.25"
          }
        },
        "atbs_core_0.curr_time": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
          "attributes": {
            "hdlname": "atbs_core_0 curr_time",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5398.15-5398.24"
          }
        },
        "atbs_core_0.dac_control_0.adaptive_mode_i": {
          "hide_name": 0,
          "bits": [ 6524 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 adaptive_mode_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4065.11-4065.26"
          }
        },
        "atbs_core_0.dac_control_0.clear_dac_i": {
          "hide_name": 0,
          "bits": [ 5974 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 clear_dac_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4064.11-4064.22"
          }
        },
        "atbs_core_0.dac_control_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4061.11-4061.18"
          }
        },
        "atbs_core_0.dac_control_0.dac_change_in_progress": {
          "hide_name": 0,
          "bits": [ 5810 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 dac_change_in_progress",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4083.8-4083.30"
          }
        },
        "atbs_core_0.dac_control_0.dac_counter_strb": {
          "hide_name": 0,
          "bits": [ 6283 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 dac_counter_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4082.8-4082.24"
          }
        },
        "atbs_core_0.dac_control_0.dac_counter_value": {
          "hide_name": 0,
          "bits": [ 2001, 2002, 2003, 2004, 2005, 2006, 2007, 3286 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 dac_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4080.14-4080.31"
          }
        },
        "atbs_core_0.dac_control_0.dac_counter_value_o": {
          "hide_name": 0,
          "bits": [ 2001, 2002, 2003, 2004, 2005, 2006, 2007 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 dac_counter_value_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4070.17-4070.36"
          }
        },
        "atbs_core_0.dac_control_0.dac_delta_steps_thermo": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 dac_delta_steps_thermo",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4089.14-4089.36"
          }
        },
        "atbs_core_0.dac_control_0.dac_finished_strb": {
          "hide_name": 0,
          "bits": [ 6222 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 dac_finished_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4087.8-4087.25"
          }
        },
        "atbs_core_0.dac_control_0.dac_finished_strb_o": {
          "hide_name": 0,
          "bits": [ 6222 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 dac_finished_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4071.11-4071.30"
          }
        },
        "atbs_core_0.dac_control_0.dac_init_value": {
          "hide_name": 0,
          "bits": [ 5791, 5792, 5793, 5794, 5795, 5796, 5797, 5798 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 dac_init_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4078.14-4078.28"
          }
        },
        "atbs_core_0.dac_control_0.dac_o": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 dac_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4073.17-4073.22"
          }
        },
        "atbs_core_0.dac_control_0.delta_steps_i": {
          "hide_name": 0,
          "bits": [ 3255, 3256, 3257, 3258, 3259, 3260, 3285 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 delta_steps_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4069.17-4069.30"
          }
        },
        "atbs_core_0.dac_control_0.direction_i": {
          "hide_name": 0,
          "bits": [ 6526 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 direction_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4067.11-4067.22"
          }
        },
        "atbs_core_0.dac_control_0.enable_dac_i": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 enable_dac_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4063.11-4063.23"
          }
        },
        "atbs_core_0.dac_control_0.n1817_o": {
          "hide_name": 0,
          "bits": [ "0", 3255, 3256, 3257, 3258, 3259, 3260 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1817_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4091.14-4091.21"
          }
        },
        "atbs_core_0.dac_control_0.n1819_o": {
          "hide_name": 0,
          "bits": [ "0", 3255, 3256, 3257, 3258, 3259, 3260, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1819_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4092.14-4092.21"
          }
        },
        "atbs_core_0.dac_control_0.n1820_o": {
          "hide_name": 0,
          "bits": [ 3277, 3278, 3279, 3280, 3281, 3282, 3283, 3284 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1820_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4093.14-4093.21"
          }
        },
        "atbs_core_0.dac_control_0.n1822_o": {
          "hide_name": 0,
          "bits": [ 7724, 7725, 7726, 7727, 7728, 7729, 7730, 7731 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1822_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4094.14-4094.21"
          }
        },
        "atbs_core_0.dac_control_0.n1824_o": {
          "hide_name": 0,
          "bits": [ 5782, 5783, 5784, 5785, 5786, 5787, 5788, 5789 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1824_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4095.14-4095.21"
          }
        },
        "atbs_core_0.dac_control_0.n1826_o": {
          "hide_name": 0,
          "bits": [ 7722 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1826_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4096.8-4096.15"
          }
        },
        "atbs_core_0.dac_control_0.n1828_o": {
          "hide_name": 0,
          "bits": [ 7706 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1828_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4097.8-4097.15"
          }
        },
        "atbs_core_0.dac_control_0.n1831_o": {
          "hide_name": 0,
          "bits": [ 7723 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1831_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4099.8-4099.15"
          }
        },
        "atbs_core_0.dac_control_0.n1833_o": {
          "hide_name": 0,
          "bits": [ 7713 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1833_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4100.8-4100.15"
          }
        },
        "atbs_core_0.dac_control_0.n1834_o": {
          "hide_name": 0,
          "bits": [ 7706, 7713 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1834_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4101.14-4101.21"
          }
        },
        "atbs_core_0.dac_control_0.n1836_o": {
          "hide_name": 0,
          "bits": [ 7705 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1836_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4102.7-4102.14"
          }
        },
        "atbs_core_0.dac_control_0.n1839_o": {
          "hide_name": 0,
          "bits": [ 5779 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1839_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4103.7-4103.14"
          }
        },
        "atbs_core_0.dac_control_0.n1843_o": {
          "hide_name": 0,
          "bits": [ 6278 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1843_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4105.8-4105.15"
          }
        },
        "atbs_core_0.dac_control_0.n1844_o": {
          "hide_name": 0,
          "bits": [ 3255, 3256, 3257, 3258, 3259, 3260, 3285, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1844_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4106.14-4106.21"
          }
        },
        "atbs_core_0.dac_control_0.n1845_o": {
          "hide_name": 0,
          "bits": [ 651, 652, 653, 654, 655, 656, 657, 658 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1845_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4107.14-4107.21"
          }
        },
        "atbs_core_0.dac_control_0.n1847_o": {
          "hide_name": 0,
          "bits": [ 4284 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1847_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4108.8-4108.15"
          }
        },
        "atbs_core_0.dac_control_0.n1848_o": {
          "hide_name": 0,
          "bits": [ 3255, 3256, 3257, 3258, 3259, 3260, 3285, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1848_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4109.14-4109.21"
          }
        },
        "atbs_core_0.dac_control_0.n1849_o": {
          "hide_name": 0,
          "bits": [ 651, 652, 653, 654, 655, 656, 657, 658 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1849_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4110.14-4110.21"
          }
        },
        "atbs_core_0.dac_control_0.n1851_o": {
          "hide_name": 0,
          "bits": [ 4291 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1851_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4111.8-4111.15"
          }
        },
        "atbs_core_0.dac_control_0.n1852_o": {
          "hide_name": 0,
          "bits": [ 3255, 3256, 3257, 3258, 3259, 3260, 3285, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1852_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4112.14-4112.21"
          }
        },
        "atbs_core_0.dac_control_0.n1853_o": {
          "hide_name": 0,
          "bits": [ 651, 652, 653, 654, 655, 656, 657, 658 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1853_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4113.14-4113.21"
          }
        },
        "atbs_core_0.dac_control_0.n1854_o": {
          "hide_name": 0,
          "bits": [ 7732, 7733, 7734, 7735, 7736, 7737, 7738, 7739 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1854_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4114.14-4114.21"
          }
        },
        "atbs_core_0.dac_control_0.n1856_o": {
          "hide_name": 0,
          "bits": [ 7740, 7741, 7742, 7743, 7744, 7745, 7746, 7747 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1856_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4115.14-4115.21"
          }
        },
        "atbs_core_0.dac_control_0.n1857_o": {
          "hide_name": 0,
          "bits": [ 7704 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1857_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4116.8-4116.15"
          }
        },
        "atbs_core_0.dac_control_0.n1858_o": {
          "hide_name": 0,
          "bits": [ 6279 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1858_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4117.8-4117.15"
          }
        },
        "atbs_core_0.dac_control_0.n1859_o": {
          "hide_name": 0,
          "bits": [ 3255, 3256, 3257, 3258, 3259, 3260, 3285, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1859_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4118.14-4118.21"
          }
        },
        "atbs_core_0.dac_control_0.n1860_o": {
          "hide_name": 0,
          "bits": [ 4212 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1860_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4119.8-4119.15"
          }
        },
        "atbs_core_0.dac_control_0.n1861_o": {
          "hide_name": 0,
          "bits": [ 3255, 3256, 3257, 3258, 3259, 3260, 3285, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1861_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4120.14-4120.21"
          }
        },
        "atbs_core_0.dac_control_0.n1862_o": {
          "hide_name": 0,
          "bits": [ 4278 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1862_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4121.8-4121.15"
          }
        },
        "atbs_core_0.dac_control_0.n1863_o": {
          "hide_name": 0,
          "bits": [ 3255, 3256, 3257, 3258, 3259, 3260, 3285, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1863_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4122.14-4122.21"
          }
        },
        "atbs_core_0.dac_control_0.n1864_o": {
          "hide_name": 0,
          "bits": [ 3331, 3332, 3333, 3334, 3335, 3336, 3337, 3338 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1864_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4123.14-4123.21"
          }
        },
        "atbs_core_0.dac_control_0.n1865_o": {
          "hide_name": 0,
          "bits": [ 7748, 7749, 7750, 7751, 7752, 7753, 7754, 7755 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1865_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4124.14-4124.21"
          }
        },
        "atbs_core_0.dac_control_0.n1867_o": {
          "hide_name": 0,
          "bits": [ 7756, 7757, 7758, 7759, 7760, 7761, 7762, 7763 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1867_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4125.14-4125.21"
          }
        },
        "atbs_core_0.dac_control_0.n1868_o": {
          "hide_name": 0,
          "bits": [ 7764, 7765, 7766, 7767, 7768, 7769, 7770, 7771 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1868_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4126.14-4126.21"
          }
        },
        "atbs_core_0.dac_control_0.n1871_o": {
          "hide_name": 0,
          "bits": [ 7772 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1871_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4127.8-4127.15"
          }
        },
        "atbs_core_0.dac_control_0.n1872_o": {
          "hide_name": 0,
          "bits": [ 7773, 7774, 7775, 7776, 7777, 7778, 7779, 7780 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1872_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4128.14-4128.21"
          }
        },
        "atbs_core_0.dac_control_0.n1874_o": {
          "hide_name": 0,
          "bits": [ 7781 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1874_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4129.8-4129.15"
          }
        },
        "atbs_core_0.dac_control_0.n1876_o": {
          "hide_name": 0,
          "bits": [ 7706 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1876_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4130.8-4130.15"
          }
        },
        "atbs_core_0.dac_control_0.n1878_o": {
          "hide_name": 0,
          "bits": [ 7705 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1878_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4131.8-4131.15"
          }
        },
        "atbs_core_0.dac_control_0.n1879_o": {
          "hide_name": 0,
          "bits": [ 7707 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1879_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4132.8-4132.15"
          }
        },
        "atbs_core_0.dac_control_0.n1882_o": {
          "hide_name": 0,
          "bits": [ 7782 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1882_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4133.8-4133.15"
          }
        },
        "atbs_core_0.dac_control_0.n1883_o": {
          "hide_name": 0,
          "bits": [ 5799, 5800, 5801, 5802, 5803, 5804, 5805, 5806 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1883_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4134.14-4134.21"
          }
        },
        "atbs_core_0.dac_control_0.n1884_o": {
          "hide_name": 0,
          "bits": [ 6283 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1884_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4135.8-4135.15"
          }
        },
        "atbs_core_0.dac_control_0.n1889_o": {
          "hide_name": 0,
          "bits": [ 7709 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1889_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4136.8-4136.15"
          }
        },
        "atbs_core_0.dac_control_0.n1890_o": {
          "hide_name": 0,
          "bits": [ 7708 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1890_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4137.8-4137.15"
          }
        },
        "atbs_core_0.dac_control_0.n1891_o": {
          "hide_name": 0,
          "bits": [ 6284 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1891_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4138.8-4138.15"
          }
        },
        "atbs_core_0.dac_control_0.n1893_o": {
          "hide_name": 0,
          "bits": [ 7783 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1893_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4139.8-4139.15"
          }
        },
        "atbs_core_0.dac_control_0.n1895_o": {
          "hide_name": 0,
          "bits": [ 5808 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1895_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4140.8-4140.15"
          }
        },
        "atbs_core_0.dac_control_0.n1899_o": {
          "hide_name": 0,
          "bits": [ 7709 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1899_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4141.8-4141.15"
          }
        },
        "atbs_core_0.dac_control_0.n1900_o": {
          "hide_name": 0,
          "bits": [ 7718 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1900_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4142.8-4142.15"
          }
        },
        "atbs_core_0.dac_control_0.n1902_o": {
          "hide_name": 0,
          "bits": [ 3312, 3313, 3314 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1902_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4143.14-4143.21"
          }
        },
        "atbs_core_0.dac_control_0.n1904_o": {
          "hide_name": 0,
          "bits": [ 7719, 7720, 7721 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1904_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4144.14-4144.21"
          }
        },
        "atbs_core_0.dac_control_0.n1908_o": {
          "hide_name": 0,
          "bits": [ 7709 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1908_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4145.8-4145.15"
          }
        },
        "atbs_core_0.dac_control_0.n1909_o": {
          "hide_name": 0,
          "bits": [ 7710 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1909_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4146.8-4146.15"
          }
        },
        "atbs_core_0.dac_control_0.n1910_o": {
          "hide_name": 0,
          "bits": [ 6222 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1910_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4147.8-4147.15"
          }
        },
        "atbs_core_0.dac_control_0.n1913_o": {
          "hide_name": 0,
          "bits": [ 7711 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1913_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4149.8-4149.15"
          }
        },
        "atbs_core_0.dac_control_0.n1916_o": {
          "hide_name": 0,
          "bits": [ 7714 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1916_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4150.8-4150.15"
          }
        },
        "atbs_core_0.dac_control_0.n1918_o": {
          "hide_name": 0,
          "bits": [ 7715 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1918_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4151.8-4151.15"
          }
        },
        "atbs_core_0.dac_control_0.n1920_o": {
          "hide_name": 0,
          "bits": [ 7716 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1920_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4152.8-4152.15"
          }
        },
        "atbs_core_0.dac_control_0.n1922_o": {
          "hide_name": 0,
          "bits": [ 7717 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1922_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4153.8-4153.15"
          }
        },
        "atbs_core_0.dac_control_0.n1925_o": {
          "hide_name": 0,
          "bits": [ 7784, 7785, 7786, 7787 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1925_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4154.14-4154.21"
          }
        },
        "atbs_core_0.dac_control_0.n1927_o": {
          "hide_name": 0,
          "bits": [ 7788, 7789, 7790, 7791 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1927_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4155.14-4155.21"
          }
        },
        "atbs_core_0.dac_control_0.n1929_o": {
          "hide_name": 0,
          "bits": [ 7792, 7793, 7794, 7795 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1929_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4156.14-4156.21"
          }
        },
        "atbs_core_0.dac_control_0.n1931_o": {
          "hide_name": 0,
          "bits": [ 5811, 5812, 5813, 5814 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1931_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4157.14-4157.21"
          }
        },
        "atbs_core_0.dac_control_0.n1934_o": {
          "hide_name": 0,
          "bits": [ 2001, 2002, 2003, 2004, 2005, 2006, 2007 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1934_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4159.14-4159.21"
          }
        },
        "atbs_core_0.dac_control_0.n1935_o": {
          "hide_name": 0,
          "bits": [ 7712 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1935_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4160.8-4160.15"
          }
        },
        "atbs_core_0.dac_control_0.n1936_o": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1936_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4161.8-4161.15"
          }
        },
        "atbs_core_0.dac_control_0.n1937_q": {
          "hide_name": 0,
          "bits": [ 7713 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1937_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4162.7-4162.14"
          }
        },
        "atbs_core_0.dac_control_0.n1938_q": {
          "hide_name": 0,
          "bits": [ 5781 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1938_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4163.7-4163.14"
          }
        },
        "atbs_core_0.dac_control_0.n1939_q": {
          "hide_name": 0,
          "bits": [ 5791, 5792, 5793, 5794, 5795, 5796, 5797, 5798 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1939_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4164.13-4164.20"
          }
        },
        "atbs_core_0.dac_control_0.n1940_q": {
          "hide_name": 0,
          "bits": [ 2001, 2002, 2003, 2004, 2005, 2006, 2007, 3286 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1940_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4165.13-4165.20"
          }
        },
        "atbs_core_0.dac_control_0.n1941_q": {
          "hide_name": 0,
          "bits": [ 5810 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1941_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4166.7-4166.14"
          }
        },
        "atbs_core_0.dac_control_0.n1942_q": {
          "hide_name": 0,
          "bits": [ 3303, 3304, 3305 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1942_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4167.13-4167.20"
          }
        },
        "atbs_core_0.dac_control_0.n1943_q": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1943_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4168.13-4168.20"
          }
        },
        "atbs_core_0.dac_control_0.next_dac_change_in_progress": {
          "hide_name": 0,
          "bits": [ 5808 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 next_dac_change_in_progress",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4084.8-4084.35"
          }
        },
        "atbs_core_0.dac_control_0.next_dac_counter_value": {
          "hide_name": 0,
          "bits": [ 5799, 5800, 5801, 5802, 5803, 5804, 5805, 5806 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 next_dac_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4081.14-4081.36"
          }
        },
        "atbs_core_0.dac_control_0.next_select_dac_value": {
          "hide_name": 0,
          "bits": [ 5779 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 next_select_dac_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4077.8-4077.29"
          }
        },
        "atbs_core_0.dac_control_0.next_settling_counter_value": {
          "hide_name": 0,
          "bits": [ 7719, 7720, 7721 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 next_settling_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4086.14-4086.41"
          }
        },
        "atbs_core_0.dac_control_0.next_state": {
          "hide_name": 0,
          "bits": [ 7705 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 next_state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4075.8-4075.18"
          }
        },
        "atbs_core_0.dac_control_0.phi_dac": {
          "hide_name": 0,
          "bits": [ 7711 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 phi_dac",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4088.8-4088.15"
          }
        },
        "atbs_core_0.dac_control_0.phi_dac_o": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 phi_dac_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4072.11-4072.20"
          }
        },
        "atbs_core_0.dac_control_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4329 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4062.11-4062.18"
          }
        },
        "atbs_core_0.dac_control_0.select_dac_value": {
          "hide_name": 0,
          "bits": [ 5781 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 select_dac_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4076.8-4076.24"
          }
        },
        "atbs_core_0.dac_control_0.select_tbs_delta_steps_i": {
          "hide_name": 0,
          "bits": [ 6523 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 select_tbs_delta_steps_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4066.11-4066.35"
          }
        },
        "atbs_core_0.dac_control_0.settling_counter_value": {
          "hide_name": 0,
          "bits": [ 3303, 3304, 3305 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 settling_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4085.14-4085.36"
          }
        },
        "atbs_core_0.dac_control_0.state": {
          "hide_name": 0,
          "bits": [ 7713 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4074.8-4074.13"
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0.async_i": {
          "hide_name": 0,
          "bits": [ 5815 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0 async_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5261.11-5261.18"
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0.buf": {
          "hide_name": 0,
          "bits": [ 7796, 7711 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0 buf",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5263.14-5263.18"
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5259.11-5259.18"
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0.n1426_o": {
          "hide_name": 0,
          "bits": [ 7796 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0 n1426_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5264.8-5264.15"
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0.n1427_o": {
          "hide_name": 0,
          "bits": [ 5815, 7796 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0 n1427_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5265.14-5265.21"
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0.n1429_o": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0 n1429_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5266.14-5266.21"
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0.n1432_o": {
          "hide_name": 0,
          "bits": [ 7711 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0 n1432_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5267.8-5267.15"
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0.n1433_q": {
          "hide_name": 0,
          "bits": [ 7796, 7711 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0 n1433_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5268.13-5268.20"
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4329 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5260.11-5260.18"
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0.sync_o": {
          "hide_name": 0,
          "bits": [ 7711 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0 sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5262.11-5262.17"
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0_sync_o": {
          "hide_name": 0,
          "bits": [ 7711 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0_sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4148.8-4148.27"
          }
        },
        "atbs_core_0.dac_control_0.update_dac_strb_i": {
          "hide_name": 0,
          "bits": [ 5815 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 update_dac_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4068.11-4068.28"
          }
        },
        "atbs_core_0.dac_control_0_dac_counter_value_o": {
          "hide_name": 0,
          "bits": [ 2001, 2002, 2003, 2004, 2005, 2006, 2007 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0_dac_counter_value_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5567.14-5567.47"
          }
        },
        "atbs_core_0.dac_control_0_dac_finished_strb_o": {
          "hide_name": 0,
          "bits": [ 6222 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0_dac_finished_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5568.8-5568.41"
          }
        },
        "atbs_core_0.dac_control_0_dac_o": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0_dac_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5570.14-5570.33"
          }
        },
        "atbs_core_0.dac_control_0_phi_dac_o": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0_phi_dac_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5569.8-5569.31"
          }
        },
        "atbs_core_0.dac_control_1.adaptive_mode_i": {
          "hide_name": 0,
          "bits": [ 6524 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 adaptive_mode_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3730.11-3730.26"
          }
        },
        "atbs_core_0.dac_control_1.clear_dac_i": {
          "hide_name": 0,
          "bits": [ 5974 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 clear_dac_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3729.11-3729.22"
          }
        },
        "atbs_core_0.dac_control_1.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3726.11-3726.18"
          }
        },
        "atbs_core_0.dac_control_1.dac_change_in_progress": {
          "hide_name": 0,
          "bits": [ 5773 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 dac_change_in_progress",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3748.8-3748.30"
          }
        },
        "atbs_core_0.dac_control_1.dac_counter_strb": {
          "hide_name": 0,
          "bits": [ 6275 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 dac_counter_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3747.8-3747.24"
          }
        },
        "atbs_core_0.dac_control_1.dac_counter_value": {
          "hide_name": 0,
          "bits": [ 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 dac_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3745.14-3745.31"
          }
        },
        "atbs_core_0.dac_control_1.dac_counter_value_o": {
          "hide_name": 0,
          "bits": [ 3346, 3347, 3348, 3349, 3350, 3351, 3352 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 dac_counter_value_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3735.17-3735.36"
          }
        },
        "atbs_core_0.dac_control_1.dac_delta_steps_thermo": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 dac_delta_steps_thermo",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3754.14-3754.36"
          }
        },
        "atbs_core_0.dac_control_1.dac_finished_strb": {
          "hide_name": 0,
          "bits": [ 6224 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 dac_finished_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3752.8-3752.25"
          }
        },
        "atbs_core_0.dac_control_1.dac_finished_strb_o": {
          "hide_name": 0,
          "bits": [ 6224 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 dac_finished_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3736.11-3736.30"
          }
        },
        "atbs_core_0.dac_control_1.dac_init_value": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 6128, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 dac_init_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3743.14-3743.28"
          }
        },
        "atbs_core_0.dac_control_1.dac_o": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 dac_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3738.17-3738.22"
          }
        },
        "atbs_core_0.dac_control_1.delta_steps_i": {
          "hide_name": 0,
          "bits": [ 3339, 3340, 3341, 3342, 3343, 3344, 3345 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 delta_steps_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3734.17-3734.30"
          }
        },
        "atbs_core_0.dac_control_1.direction_i": {
          "hide_name": 0,
          "bits": [ 6528 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 direction_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3732.11-3732.22"
          }
        },
        "atbs_core_0.dac_control_1.enable_dac_i": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 enable_dac_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3728.11-3728.23"
          }
        },
        "atbs_core_0.dac_control_1.n1974_o": {
          "hide_name": 0,
          "bits": [ 7815 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1974_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3756.8-3756.15"
          }
        },
        "atbs_core_0.dac_control_1.n1976_o": {
          "hide_name": 0,
          "bits": [ 7799 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1976_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3757.8-3757.15"
          }
        },
        "atbs_core_0.dac_control_1.n1979_o": {
          "hide_name": 0,
          "bits": [ 7816 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1979_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3759.8-3759.15"
          }
        },
        "atbs_core_0.dac_control_1.n1981_o": {
          "hide_name": 0,
          "bits": [ 7806 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1981_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3760.8-3760.15"
          }
        },
        "atbs_core_0.dac_control_1.n1982_o": {
          "hide_name": 0,
          "bits": [ 7799, 7806 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1982_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3761.14-3761.21"
          }
        },
        "atbs_core_0.dac_control_1.n1984_o": {
          "hide_name": 0,
          "bits": [ 7798 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1984_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3762.7-3762.14"
          }
        },
        "atbs_core_0.dac_control_1.n1987_o": {
          "hide_name": 0,
          "bits": [ 5759 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1987_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3763.7-3763.14"
          }
        },
        "atbs_core_0.dac_control_1.n1992_o": {
          "hide_name": 0,
          "bits": [ 6270 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1992_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3765.8-3765.15"
          }
        },
        "atbs_core_0.dac_control_1.n1993_o": {
          "hide_name": 0,
          "bits": [ 3339, 3340, 3341, 3342, 3343, 3344, 3345, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1993_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3766.14-3766.21"
          }
        },
        "atbs_core_0.dac_control_1.n1994_o": {
          "hide_name": 0,
          "bits": [ 619, 620, 621, 622, 623, 624, 625, 626 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1994_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3767.14-3767.21"
          }
        },
        "atbs_core_0.dac_control_1.n1996_o": {
          "hide_name": 0,
          "bits": [ 4283 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1996_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3768.8-3768.15"
          }
        },
        "atbs_core_0.dac_control_1.n1997_o": {
          "hide_name": 0,
          "bits": [ 3339, 3340, 3341, 3342, 3343, 3344, 3345, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1997_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3769.14-3769.21"
          }
        },
        "atbs_core_0.dac_control_1.n1998_o": {
          "hide_name": 0,
          "bits": [ 619, 620, 621, 622, 623, 624, 625, 626 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1998_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3770.14-3770.21"
          }
        },
        "atbs_core_0.dac_control_1.n2000_o": {
          "hide_name": 0,
          "bits": [ 4290 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2000_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3771.8-3771.15"
          }
        },
        "atbs_core_0.dac_control_1.n2001_o": {
          "hide_name": 0,
          "bits": [ 3339, 3340, 3341, 3342, 3343, 3344, 3345, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2001_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3772.14-3772.21"
          }
        },
        "atbs_core_0.dac_control_1.n2002_o": {
          "hide_name": 0,
          "bits": [ 619, 620, 621, 622, 623, 624, 625, 626 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2002_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3773.14-3773.21"
          }
        },
        "atbs_core_0.dac_control_1.n2003_o": {
          "hide_name": 0,
          "bits": [ 7817, 7818, 7819, 7820, 7821, 7822, 7823, 7824 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2003_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3774.14-3774.21"
          }
        },
        "atbs_core_0.dac_control_1.n2005_o": {
          "hide_name": 0,
          "bits": [ 7825, 7826, 7827, 7828, 7829, 7830, 7831, 7832 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2005_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3775.14-3775.21"
          }
        },
        "atbs_core_0.dac_control_1.n2006_o": {
          "hide_name": 0,
          "bits": [ 7797 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2006_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3776.8-3776.15"
          }
        },
        "atbs_core_0.dac_control_1.n2007_o": {
          "hide_name": 0,
          "bits": [ 6271 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2007_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3777.8-3777.15"
          }
        },
        "atbs_core_0.dac_control_1.n2008_o": {
          "hide_name": 0,
          "bits": [ 3339, 3340, 3341, 3342, 3343, 3344, 3345, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2008_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3778.14-3778.21"
          }
        },
        "atbs_core_0.dac_control_1.n2009_o": {
          "hide_name": 0,
          "bits": [ 4215 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2009_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3779.8-3779.15"
          }
        },
        "atbs_core_0.dac_control_1.n2010_o": {
          "hide_name": 0,
          "bits": [ 3339, 3340, 3341, 3342, 3343, 3344, 3345, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2010_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3780.14-3780.21"
          }
        },
        "atbs_core_0.dac_control_1.n2011_o": {
          "hide_name": 0,
          "bits": [ 4279 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2011_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3781.8-3781.15"
          }
        },
        "atbs_core_0.dac_control_1.n2012_o": {
          "hide_name": 0,
          "bits": [ 3339, 3340, 3341, 3342, 3343, 3344, 3345, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2012_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3782.14-3782.21"
          }
        },
        "atbs_core_0.dac_control_1.n2013_o": {
          "hide_name": 0,
          "bits": [ 3398, 3399, 3400, 3401, 3402, 3403, 3404, 3405 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2013_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3783.14-3783.21"
          }
        },
        "atbs_core_0.dac_control_1.n2014_o": {
          "hide_name": 0,
          "bits": [ 7833, 7834, 7835, 7836, 7837, 7838, 7839, 7840 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2014_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3784.14-3784.21"
          }
        },
        "atbs_core_0.dac_control_1.n2016_o": {
          "hide_name": 0,
          "bits": [ 7841, 7842, 7843, 7844, 7845, 7846, 7847, 7848 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2016_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3785.14-3785.21"
          }
        },
        "atbs_core_0.dac_control_1.n2017_o": {
          "hide_name": 0,
          "bits": [ 7849, 7850, 7851, 7852, 7853, 7854, 7855, 7856 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2017_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3786.14-3786.21"
          }
        },
        "atbs_core_0.dac_control_1.n2020_o": {
          "hide_name": 0,
          "bits": [ 7857 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2020_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3787.8-3787.15"
          }
        },
        "atbs_core_0.dac_control_1.n2021_o": {
          "hide_name": 0,
          "bits": [ 7858, 7859, 7860, 7861, 7862, 7863, 7864, 7865 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2021_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3788.14-3788.21"
          }
        },
        "atbs_core_0.dac_control_1.n2023_o": {
          "hide_name": 0,
          "bits": [ 7866 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2023_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3789.8-3789.15"
          }
        },
        "atbs_core_0.dac_control_1.n2025_o": {
          "hide_name": 0,
          "bits": [ 7799 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2025_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3790.8-3790.15"
          }
        },
        "atbs_core_0.dac_control_1.n2027_o": {
          "hide_name": 0,
          "bits": [ 7798 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2027_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3791.8-3791.15"
          }
        },
        "atbs_core_0.dac_control_1.n2028_o": {
          "hide_name": 0,
          "bits": [ 7800 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2028_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3792.8-3792.15"
          }
        },
        "atbs_core_0.dac_control_1.n2031_o": {
          "hide_name": 0,
          "bits": [ 7867 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2031_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3793.8-3793.15"
          }
        },
        "atbs_core_0.dac_control_1.n2032_o": {
          "hide_name": 0,
          "bits": [ 5762, 5763, 5764, 5765, 5766, 5767, 5768, 5769 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2032_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3794.14-3794.21"
          }
        },
        "atbs_core_0.dac_control_1.n2033_o": {
          "hide_name": 0,
          "bits": [ 6275 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2033_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3795.8-3795.15"
          }
        },
        "atbs_core_0.dac_control_1.n2038_o": {
          "hide_name": 0,
          "bits": [ 7802 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2038_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3796.8-3796.15"
          }
        },
        "atbs_core_0.dac_control_1.n2039_o": {
          "hide_name": 0,
          "bits": [ 7801 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2039_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3797.8-3797.15"
          }
        },
        "atbs_core_0.dac_control_1.n2040_o": {
          "hide_name": 0,
          "bits": [ 6276 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2040_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3798.8-3798.15"
          }
        },
        "atbs_core_0.dac_control_1.n2042_o": {
          "hide_name": 0,
          "bits": [ 7868 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2042_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3799.8-3799.15"
          }
        },
        "atbs_core_0.dac_control_1.n2044_o": {
          "hide_name": 0,
          "bits": [ 5771 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2044_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3800.8-3800.15"
          }
        },
        "atbs_core_0.dac_control_1.n2048_o": {
          "hide_name": 0,
          "bits": [ 7802 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2048_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3801.8-3801.15"
          }
        },
        "atbs_core_0.dac_control_1.n2049_o": {
          "hide_name": 0,
          "bits": [ 7811 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2049_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3802.8-3802.15"
          }
        },
        "atbs_core_0.dac_control_1.n2051_o": {
          "hide_name": 0,
          "bits": [ 3379, 3380, 3381 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2051_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3803.14-3803.21"
          }
        },
        "atbs_core_0.dac_control_1.n2053_o": {
          "hide_name": 0,
          "bits": [ 7812, 7813, 7814 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2053_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3804.14-3804.21"
          }
        },
        "atbs_core_0.dac_control_1.n2057_o": {
          "hide_name": 0,
          "bits": [ 7802 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2057_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3805.8-3805.15"
          }
        },
        "atbs_core_0.dac_control_1.n2058_o": {
          "hide_name": 0,
          "bits": [ 7803 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2058_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3806.8-3806.15"
          }
        },
        "atbs_core_0.dac_control_1.n2059_o": {
          "hide_name": 0,
          "bits": [ 6224 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2059_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3807.8-3807.15"
          }
        },
        "atbs_core_0.dac_control_1.n2062_o": {
          "hide_name": 0,
          "bits": [ 7804 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2062_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3809.8-3809.15"
          }
        },
        "atbs_core_0.dac_control_1.n2065_o": {
          "hide_name": 0,
          "bits": [ 7807 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2065_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3810.8-3810.15"
          }
        },
        "atbs_core_0.dac_control_1.n2067_o": {
          "hide_name": 0,
          "bits": [ 7808 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2067_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3811.8-3811.15"
          }
        },
        "atbs_core_0.dac_control_1.n2069_o": {
          "hide_name": 0,
          "bits": [ 7809 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2069_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3812.8-3812.15"
          }
        },
        "atbs_core_0.dac_control_1.n2071_o": {
          "hide_name": 0,
          "bits": [ 7810 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2071_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3813.8-3813.15"
          }
        },
        "atbs_core_0.dac_control_1.n2074_o": {
          "hide_name": 0,
          "bits": [ 7869, 7870, 7871, 7872 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2074_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3814.14-3814.21"
          }
        },
        "atbs_core_0.dac_control_1.n2076_o": {
          "hide_name": 0,
          "bits": [ 7873, 7874, 7875, 7876 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2076_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3815.14-3815.21"
          }
        },
        "atbs_core_0.dac_control_1.n2078_o": {
          "hide_name": 0,
          "bits": [ 7877, 7878, 7879, 7880 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2078_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3816.14-3816.21"
          }
        },
        "atbs_core_0.dac_control_1.n2080_o": {
          "hide_name": 0,
          "bits": [ 5774, 5775, 5776, 5777 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2080_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3817.14-3817.21"
          }
        },
        "atbs_core_0.dac_control_1.n2083_o": {
          "hide_name": 0,
          "bits": [ 3346, 3347, 3348, 3349, 3350, 3351, 3352 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2083_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3819.14-3819.21"
          }
        },
        "atbs_core_0.dac_control_1.n2084_o": {
          "hide_name": 0,
          "bits": [ 7805 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2084_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3820.8-3820.15"
          }
        },
        "atbs_core_0.dac_control_1.n2085_o": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2085_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3821.8-3821.15"
          }
        },
        "atbs_core_0.dac_control_1.n2086_q": {
          "hide_name": 0,
          "bits": [ 7806 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2086_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3822.7-3822.14"
          }
        },
        "atbs_core_0.dac_control_1.n2087_q": {
          "hide_name": 0,
          "bits": [ 5761 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2087_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3823.7-3823.14"
          }
        },
        "atbs_core_0.dac_control_1.n2088_q": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 6128, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2088_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3824.13-3824.20"
          }
        },
        "atbs_core_0.dac_control_1.n2089_q": {
          "hide_name": 0,
          "bits": [ 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2089_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3825.13-3825.20"
          }
        },
        "atbs_core_0.dac_control_1.n2090_q": {
          "hide_name": 0,
          "bits": [ 5773 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2090_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3826.7-3826.14"
          }
        },
        "atbs_core_0.dac_control_1.n2091_q": {
          "hide_name": 0,
          "bits": [ 3370, 3371, 3372 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2091_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3827.13-3827.20"
          }
        },
        "atbs_core_0.dac_control_1.n2092_q": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n2092_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3828.13-3828.20"
          }
        },
        "atbs_core_0.dac_control_1.next_dac_change_in_progress": {
          "hide_name": 0,
          "bits": [ 5771 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 next_dac_change_in_progress",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3749.8-3749.35"
          }
        },
        "atbs_core_0.dac_control_1.next_dac_counter_value": {
          "hide_name": 0,
          "bits": [ 5762, 5763, 5764, 5765, 5766, 5767, 5768, 5769 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 next_dac_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3746.14-3746.36"
          }
        },
        "atbs_core_0.dac_control_1.next_select_dac_value": {
          "hide_name": 0,
          "bits": [ 5759 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 next_select_dac_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3742.8-3742.29"
          }
        },
        "atbs_core_0.dac_control_1.next_settling_counter_value": {
          "hide_name": 0,
          "bits": [ 7812, 7813, 7814 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 next_settling_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3751.14-3751.41"
          }
        },
        "atbs_core_0.dac_control_1.next_state": {
          "hide_name": 0,
          "bits": [ 7798 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 next_state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3740.8-3740.18"
          }
        },
        "atbs_core_0.dac_control_1.phi_dac": {
          "hide_name": 0,
          "bits": [ 7804 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 phi_dac",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3753.8-3753.15"
          }
        },
        "atbs_core_0.dac_control_1.phi_dac_o": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 phi_dac_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3737.11-3737.20"
          }
        },
        "atbs_core_0.dac_control_1.reset_i": {
          "hide_name": 0,
          "bits": [ 4329 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3727.11-3727.18"
          }
        },
        "atbs_core_0.dac_control_1.select_dac_value": {
          "hide_name": 0,
          "bits": [ 5761 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 select_dac_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3741.8-3741.24"
          }
        },
        "atbs_core_0.dac_control_1.select_tbs_delta_steps_i": {
          "hide_name": 0,
          "bits": [ 6523 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 select_tbs_delta_steps_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3731.11-3731.35"
          }
        },
        "atbs_core_0.dac_control_1.settling_counter_value": {
          "hide_name": 0,
          "bits": [ 3370, 3371, 3372 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 settling_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3750.14-3750.36"
          }
        },
        "atbs_core_0.dac_control_1.state": {
          "hide_name": 0,
          "bits": [ 7806 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3739.8-3739.13"
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0.async_i": {
          "hide_name": 0,
          "bits": [ 5778 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0 async_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5261.11-5261.18"
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0.buf": {
          "hide_name": 0,
          "bits": [ 7881, 7804 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0 buf",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5263.14-5263.18"
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5259.11-5259.18"
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0.n1426_o": {
          "hide_name": 0,
          "bits": [ 7881 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0 n1426_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5264.8-5264.15"
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0.n1427_o": {
          "hide_name": 0,
          "bits": [ 5778, 7881 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0 n1427_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5265.14-5265.21"
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0.n1429_o": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0 n1429_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5266.14-5266.21"
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0.n1432_o": {
          "hide_name": 0,
          "bits": [ 7804 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0 n1432_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5267.8-5267.15"
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0.n1433_q": {
          "hide_name": 0,
          "bits": [ 7881, 7804 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0 n1433_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5268.13-5268.20"
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4329 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5260.11-5260.18"
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0.sync_o": {
          "hide_name": 0,
          "bits": [ 7804 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0 sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5262.11-5262.17"
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0_sync_o": {
          "hide_name": 0,
          "bits": [ 7804 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0_sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3808.8-3808.27"
          }
        },
        "atbs_core_0.dac_control_1.update_dac_strb_i": {
          "hide_name": 0,
          "bits": [ 5778 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 update_dac_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3733.11-3733.28"
          }
        },
        "atbs_core_0.dac_control_1_dac_counter_value_o": {
          "hide_name": 0,
          "bits": [ 3346, 3347, 3348, 3349, 3350, 3351, 3352 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1_dac_counter_value_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5572.14-5572.47"
          }
        },
        "atbs_core_0.dac_control_1_dac_finished_strb_o": {
          "hide_name": 0,
          "bits": [ 6224 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1_dac_finished_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5573.8-5573.41"
          }
        },
        "atbs_core_0.dac_control_1_dac_o": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1_dac_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5575.14-5575.33"
          }
        },
        "atbs_core_0.dac_control_1_phi_dac_o": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1_phi_dac_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5574.8-5574.31"
          }
        },
        "atbs_core_0.dac_counter_value_lower": {
          "hide_name": 0,
          "bits": [ 3346, 3347, 3348, 3349, 3350, 3351, 3352 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_counter_value_lower",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5387.14-5387.37"
          }
        },
        "atbs_core_0.dac_counter_value_upper": {
          "hide_name": 0,
          "bits": [ 2001, 2002, 2003, 2004, 2005, 2006, 2007 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_counter_value_upper",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5381.14-5381.37"
          }
        },
        "atbs_core_0.dac_finished_lower_strb": {
          "hide_name": 0,
          "bits": [ 6224 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_finished_lower_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5388.8-5388.31"
          }
        },
        "atbs_core_0.dac_finished_upper_strb": {
          "hide_name": 0,
          "bits": [ 6222 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_finished_upper_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5382.8-5382.31"
          }
        },
        "atbs_core_0.dac_init_strb": {
          "hide_name": 0,
          "bits": [ 6462 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_init_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5378.8-5378.21"
          }
        },
        "atbs_core_0.dac_lower": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_lower",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5390.14-5390.23"
          }
        },
        "atbs_core_0.dac_lower_o": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_lower_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5305.17-5305.28"
          }
        },
        "atbs_core_0.dac_upper": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_upper",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5384.14-5384.23"
          }
        },
        "atbs_core_0.dac_upper_o": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_upper_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5303.17-5303.28"
          }
        },
        "atbs_core_0.debouncer_0.bouncing_edge_f": {
          "hide_name": 0,
          "bits": [ 6262 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 bouncing_edge_f",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5085.8-5085.23"
          }
        },
        "atbs_core_0.debouncer_0.bouncing_edge_r": {
          "hide_name": 0,
          "bits": [ 6263 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 bouncing_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5084.8-5084.23"
          }
        },
        "atbs_core_0.debouncer_0.bouncing_i": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 bouncing_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5080.11-5080.21"
          }
        },
        "atbs_core_0.debouncer_0.bouncing_sync": {
          "hide_name": 0,
          "bits": [ 7883 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 bouncing_sync",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5082.8-5082.21"
          }
        },
        "atbs_core_0.debouncer_0.bouncing_sync_d": {
          "hide_name": 0,
          "bits": [ 7884 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 bouncing_sync_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5083.8-5083.23"
          }
        },
        "atbs_core_0.debouncer_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5078.11-5078.18"
          }
        },
        "atbs_core_0.debouncer_0.counter_value": {
          "hide_name": 0,
          "bits": [ 3406, 3407, 3408, 3409, 3410, 3411, 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5087.15-5087.28"
          }
        },
        "atbs_core_0.debouncer_0.debounced": {
          "hide_name": 0,
          "bits": [ 5758 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5091.8-5091.17"
          }
        },
        "atbs_core_0.debouncer_0.debounced_o": {
          "hide_name": 0,
          "bits": [ 5758 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5081.11-5081.22"
          }
        },
        "atbs_core_0.debouncer_0.n1436_o": {
          "hide_name": 0,
          "bits": [ 7883 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1436_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5094.8-5094.15"
          }
        },
        "atbs_core_0.debouncer_0.n1443_o": {
          "hide_name": 0,
          "bits": [ 7882 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1443_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5095.8-5095.15"
          }
        },
        "atbs_core_0.debouncer_0.n1444_o": {
          "hide_name": 0,
          "bits": [ 6263 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1444_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5096.8-5096.15"
          }
        },
        "atbs_core_0.debouncer_0.n1445_o": {
          "hide_name": 0,
          "bits": [ 7885 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1445_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5097.8-5097.15"
          }
        },
        "atbs_core_0.debouncer_0.n1446_o": {
          "hide_name": 0,
          "bits": [ 6262 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1446_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5098.8-5098.15"
          }
        },
        "atbs_core_0.debouncer_0.n1461_o": {
          "hide_name": 0,
          "bits": [ 6266 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1461_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5099.8-5099.15"
          }
        },
        "atbs_core_0.debouncer_0.n1462_o": {
          "hide_name": 0,
          "bits": [ 7890 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1462_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5100.8-5100.15"
          }
        },
        "atbs_core_0.debouncer_0.n1464_o": {
          "hide_name": 0,
          "bits": [ 3454, 3455, 3456, 3457, 3458, 3459, 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1464_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5101.15-5101.22"
          }
        },
        "atbs_core_0.debouncer_0.n1466_o": {
          "hide_name": 0,
          "bits": [ 7891, 7892, 7893, 7894, 7895, 7896, 7897, 7898, 7899, 7900, 7901, 7902, 7903, 7904, 7905, 7906 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1466_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5102.15-5102.22"
          }
        },
        "atbs_core_0.debouncer_0.n1471_o": {
          "hide_name": 0,
          "bits": [ 7912 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1471_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5103.8-5103.15"
          }
        },
        "atbs_core_0.debouncer_0.n1473_o": {
          "hide_name": 0,
          "bits": [ 7913, 7914 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1473_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5104.14-5104.21"
          }
        },
        "atbs_core_0.debouncer_0.n1475_o": {
          "hide_name": 0,
          "bits": [ 7911 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1475_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5105.8-5105.15"
          }
        },
        "atbs_core_0.debouncer_0.n1477_o": {
          "hide_name": 0,
          "bits": [ 7907, 7908 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1477_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5106.14-5106.21"
          }
        },
        "atbs_core_0.debouncer_0.n1479_o": {
          "hide_name": 0,
          "bits": [ 7886 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1479_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5107.8-5107.15"
          }
        },
        "atbs_core_0.debouncer_0.n1481_o": {
          "hide_name": 0,
          "bits": [ 6266 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1481_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5108.8-5108.15"
          }
        },
        "atbs_core_0.debouncer_0.n1484_o": {
          "hide_name": 0,
          "bits": [ 5756 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1484_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5109.8-5109.15"
          }
        },
        "atbs_core_0.debouncer_0.n1486_o": {
          "hide_name": 0,
          "bits": [ 7909, 7910 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1486_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5110.14-5110.21"
          }
        },
        "atbs_core_0.debouncer_0.n1489_o": {
          "hide_name": 0,
          "bits": [ 7887 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1489_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5112.8-5112.15"
          }
        },
        "atbs_core_0.debouncer_0.n1491_o": {
          "hide_name": 0,
          "bits": [ 6266 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1491_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5113.8-5113.15"
          }
        },
        "atbs_core_0.debouncer_0.n1495_o": {
          "hide_name": 0,
          "bits": [ 5756 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1495_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5115.8-5115.15"
          }
        },
        "atbs_core_0.debouncer_0.n1497_o": {
          "hide_name": 0,
          "bits": [ 7909, 7910 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5116.14-5116.21"
          }
        },
        "atbs_core_0.debouncer_0.n1500_o": {
          "hide_name": 0,
          "bits": [ 7888 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1500_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5118.8-5118.15"
          }
        },
        "atbs_core_0.debouncer_0.n1501_o": {
          "hide_name": 0,
          "bits": [ 7886, 7887, 7888 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5119.14-5119.21"
          }
        },
        "atbs_core_0.debouncer_0.n1503_o": {
          "hide_name": 0,
          "bits": [ 7889 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1503_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5120.7-5120.14"
          }
        },
        "atbs_core_0.debouncer_0.n1506_o": {
          "hide_name": 0,
          "bits": [ 5751, 5752 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5121.13-5121.20"
          }
        },
        "atbs_core_0.debouncer_0.n1509_q": {
          "hide_name": 0,
          "bits": [ 7884 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1509_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5123.7-5123.14"
          }
        },
        "atbs_core_0.debouncer_0.n1510_q": {
          "hide_name": 0,
          "bits": [ 3406, 3407, 3408, 3409, 3410, 3411, 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1510_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5124.14-5124.21"
          }
        },
        "atbs_core_0.debouncer_0.n1511_q": {
          "hide_name": 0,
          "bits": [ 5754, 5755 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1511_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5125.13-5125.20"
          }
        },
        "atbs_core_0.debouncer_0.n1512_q": {
          "hide_name": 0,
          "bits": [ 5758 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1512_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5126.7-5126.14"
          }
        },
        "atbs_core_0.debouncer_0.next_counter_value": {
          "hide_name": 0,
          "bits": [ 7891, 7892, 7893, 7894, 7895, 7896, 7897, 7898, 7899, 7900, 7901, 7902, 7903, 7904, 7905, 7906 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 next_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5088.15-5088.33"
          }
        },
        "atbs_core_0.debouncer_0.next_state": {
          "hide_name": 0,
          "bits": [ 5751, 5752 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 next_state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5090.14-5090.24"
          }
        },
        "atbs_core_0.debouncer_0.reset_counter_strb": {
          "hide_name": 0,
          "bits": [ 7889 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 reset_counter_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5086.8-5086.26"
          }
        },
        "atbs_core_0.debouncer_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4296 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5079.11-5079.18"
          }
        },
        "atbs_core_0.debouncer_0.state": {
          "hide_name": 0,
          "bits": [ 5754, 5755 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5089.14-5089.19"
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0.async_i": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0 async_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5261.11-5261.18"
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0.buf": {
          "hide_name": 0,
          "bits": [ 7915, 7883 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0 buf",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5263.14-5263.18"
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5259.11-5259.18"
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0.n1426_o": {
          "hide_name": 0,
          "bits": [ 7915 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0 n1426_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5264.8-5264.15"
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0.n1427_o": {
          "hide_name": 0,
          "bits": [ 7, 7915 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0 n1427_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5265.14-5265.21"
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0.n1429_o": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0 n1429_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5266.14-5266.21"
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0.n1432_o": {
          "hide_name": 0,
          "bits": [ 7883 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0 n1432_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5267.8-5267.15"
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0.n1433_q": {
          "hide_name": 0,
          "bits": [ 7915, 7883 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0 n1433_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5268.13-5268.20"
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4296 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5260.11-5260.18"
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0.sync_o": {
          "hide_name": 0,
          "bits": [ 7883 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0 sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5262.11-5262.17"
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0_sync_o": {
          "hide_name": 0,
          "bits": [ 7883 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0_sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5093.8-5093.27"
          }
        },
        "atbs_core_0.debouncer_0_debounced_o": {
          "hide_name": 0,
          "bits": [ 5758 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0_debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5512.8-5512.31"
          }
        },
        "atbs_core_0.debouncer_1.bouncing_edge_f": {
          "hide_name": 0,
          "bits": [ 6255 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 bouncing_edge_f",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5085.8-5085.23"
          }
        },
        "atbs_core_0.debouncer_1.bouncing_edge_r": {
          "hide_name": 0,
          "bits": [ 6256 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 bouncing_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5084.8-5084.23"
          }
        },
        "atbs_core_0.debouncer_1.bouncing_i": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 bouncing_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5080.11-5080.21"
          }
        },
        "atbs_core_0.debouncer_1.bouncing_sync": {
          "hide_name": 0,
          "bits": [ 7917 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 bouncing_sync",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5082.8-5082.21"
          }
        },
        "atbs_core_0.debouncer_1.bouncing_sync_d": {
          "hide_name": 0,
          "bits": [ 7918 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 bouncing_sync_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5083.8-5083.23"
          }
        },
        "atbs_core_0.debouncer_1.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5078.11-5078.18"
          }
        },
        "atbs_core_0.debouncer_1.counter_value": {
          "hide_name": 0,
          "bits": [ 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477, 3478, 3479, 3480, 3481, 3482, 3483, 3484, 3485 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5087.15-5087.28"
          }
        },
        "atbs_core_0.debouncer_1.debounced": {
          "hide_name": 0,
          "bits": [ 5750 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5091.8-5091.17"
          }
        },
        "atbs_core_0.debouncer_1.debounced_o": {
          "hide_name": 0,
          "bits": [ 5750 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5081.11-5081.22"
          }
        },
        "atbs_core_0.debouncer_1.n1436_o": {
          "hide_name": 0,
          "bits": [ 7917 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1436_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5094.8-5094.15"
          }
        },
        "atbs_core_0.debouncer_1.n1443_o": {
          "hide_name": 0,
          "bits": [ 7916 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1443_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5095.8-5095.15"
          }
        },
        "atbs_core_0.debouncer_1.n1444_o": {
          "hide_name": 0,
          "bits": [ 6256 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1444_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5096.8-5096.15"
          }
        },
        "atbs_core_0.debouncer_1.n1445_o": {
          "hide_name": 0,
          "bits": [ 7919 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1445_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5097.8-5097.15"
          }
        },
        "atbs_core_0.debouncer_1.n1446_o": {
          "hide_name": 0,
          "bits": [ 6255 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1446_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5098.8-5098.15"
          }
        },
        "atbs_core_0.debouncer_1.n1461_o": {
          "hide_name": 0,
          "bits": [ 6259 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1461_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5099.8-5099.15"
          }
        },
        "atbs_core_0.debouncer_1.n1462_o": {
          "hide_name": 0,
          "bits": [ 7924 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1462_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5100.8-5100.15"
          }
        },
        "atbs_core_0.debouncer_1.n1464_o": {
          "hide_name": 0,
          "bits": [ 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1464_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5101.15-5101.22"
          }
        },
        "atbs_core_0.debouncer_1.n1466_o": {
          "hide_name": 0,
          "bits": [ 7925, 7926, 7927, 7928, 7929, 7930, 7931, 7932, 7933, 7934, 7935, 7936, 7937, 7938, 7939, 7940 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1466_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5102.15-5102.22"
          }
        },
        "atbs_core_0.debouncer_1.n1471_o": {
          "hide_name": 0,
          "bits": [ 7946 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1471_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5103.8-5103.15"
          }
        },
        "atbs_core_0.debouncer_1.n1473_o": {
          "hide_name": 0,
          "bits": [ 7947, 7948 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1473_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5104.14-5104.21"
          }
        },
        "atbs_core_0.debouncer_1.n1475_o": {
          "hide_name": 0,
          "bits": [ 7945 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1475_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5105.8-5105.15"
          }
        },
        "atbs_core_0.debouncer_1.n1477_o": {
          "hide_name": 0,
          "bits": [ 7941, 7942 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1477_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5106.14-5106.21"
          }
        },
        "atbs_core_0.debouncer_1.n1479_o": {
          "hide_name": 0,
          "bits": [ 7920 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1479_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5107.8-5107.15"
          }
        },
        "atbs_core_0.debouncer_1.n1481_o": {
          "hide_name": 0,
          "bits": [ 6259 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1481_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5108.8-5108.15"
          }
        },
        "atbs_core_0.debouncer_1.n1484_o": {
          "hide_name": 0,
          "bits": [ 5748 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1484_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5109.8-5109.15"
          }
        },
        "atbs_core_0.debouncer_1.n1486_o": {
          "hide_name": 0,
          "bits": [ 7943, 7944 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1486_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5110.14-5110.21"
          }
        },
        "atbs_core_0.debouncer_1.n1489_o": {
          "hide_name": 0,
          "bits": [ 7921 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1489_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5112.8-5112.15"
          }
        },
        "atbs_core_0.debouncer_1.n1491_o": {
          "hide_name": 0,
          "bits": [ 6259 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1491_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5113.8-5113.15"
          }
        },
        "atbs_core_0.debouncer_1.n1495_o": {
          "hide_name": 0,
          "bits": [ 5748 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1495_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5115.8-5115.15"
          }
        },
        "atbs_core_0.debouncer_1.n1497_o": {
          "hide_name": 0,
          "bits": [ 7943, 7944 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5116.14-5116.21"
          }
        },
        "atbs_core_0.debouncer_1.n1500_o": {
          "hide_name": 0,
          "bits": [ 7922 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1500_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5118.8-5118.15"
          }
        },
        "atbs_core_0.debouncer_1.n1501_o": {
          "hide_name": 0,
          "bits": [ 7920, 7921, 7922 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5119.14-5119.21"
          }
        },
        "atbs_core_0.debouncer_1.n1503_o": {
          "hide_name": 0,
          "bits": [ 7923 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1503_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5120.7-5120.14"
          }
        },
        "atbs_core_0.debouncer_1.n1506_o": {
          "hide_name": 0,
          "bits": [ 5743, 5744 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5121.13-5121.20"
          }
        },
        "atbs_core_0.debouncer_1.n1509_q": {
          "hide_name": 0,
          "bits": [ 7918 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1509_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5123.7-5123.14"
          }
        },
        "atbs_core_0.debouncer_1.n1510_q": {
          "hide_name": 0,
          "bits": [ 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477, 3478, 3479, 3480, 3481, 3482, 3483, 3484, 3485 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1510_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5124.14-5124.21"
          }
        },
        "atbs_core_0.debouncer_1.n1511_q": {
          "hide_name": 0,
          "bits": [ 5746, 5747 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1511_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5125.13-5125.20"
          }
        },
        "atbs_core_0.debouncer_1.n1512_q": {
          "hide_name": 0,
          "bits": [ 5750 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1512_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5126.7-5126.14"
          }
        },
        "atbs_core_0.debouncer_1.next_counter_value": {
          "hide_name": 0,
          "bits": [ 7925, 7926, 7927, 7928, 7929, 7930, 7931, 7932, 7933, 7934, 7935, 7936, 7937, 7938, 7939, 7940 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 next_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5088.15-5088.33"
          }
        },
        "atbs_core_0.debouncer_1.next_state": {
          "hide_name": 0,
          "bits": [ 5743, 5744 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 next_state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5090.14-5090.24"
          }
        },
        "atbs_core_0.debouncer_1.reset_counter_strb": {
          "hide_name": 0,
          "bits": [ 7923 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 reset_counter_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5086.8-5086.26"
          }
        },
        "atbs_core_0.debouncer_1.reset_i": {
          "hide_name": 0,
          "bits": [ 4296 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5079.11-5079.18"
          }
        },
        "atbs_core_0.debouncer_1.state": {
          "hide_name": 0,
          "bits": [ 5746, 5747 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5089.14-5089.19"
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0.async_i": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0 async_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5261.11-5261.18"
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0.buf": {
          "hide_name": 0,
          "bits": [ 7949, 7917 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0 buf",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5263.14-5263.18"
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5259.11-5259.18"
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0.n1426_o": {
          "hide_name": 0,
          "bits": [ 7949 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0 n1426_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5264.8-5264.15"
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0.n1427_o": {
          "hide_name": 0,
          "bits": [ 8, 7949 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0 n1427_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5265.14-5265.21"
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0.n1429_o": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0 n1429_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5266.14-5266.21"
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0.n1432_o": {
          "hide_name": 0,
          "bits": [ 7917 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0 n1432_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5267.8-5267.15"
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0.n1433_q": {
          "hide_name": 0,
          "bits": [ 7949, 7917 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0 n1433_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5268.13-5268.20"
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4296 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5260.11-5260.18"
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0.sync_o": {
          "hide_name": 0,
          "bits": [ 7917 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0 sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5262.11-5262.17"
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0_sync_o": {
          "hide_name": 0,
          "bits": [ 7917 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0_sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5093.8-5093.27"
          }
        },
        "atbs_core_0.debouncer_1_debounced_o": {
          "hide_name": 0,
          "bits": [ 5750 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1_debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5513.8-5513.31"
          }
        },
        "atbs_core_0.debouncer_2.bouncing_edge_f": {
          "hide_name": 0,
          "bits": [ 6248 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 bouncing_edge_f",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5085.8-5085.23"
          }
        },
        "atbs_core_0.debouncer_2.bouncing_edge_r": {
          "hide_name": 0,
          "bits": [ 6249 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 bouncing_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5084.8-5084.23"
          }
        },
        "atbs_core_0.debouncer_2.bouncing_i": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 bouncing_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5080.11-5080.21"
          }
        },
        "atbs_core_0.debouncer_2.bouncing_sync": {
          "hide_name": 0,
          "bits": [ 7951 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 bouncing_sync",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5082.8-5082.21"
          }
        },
        "atbs_core_0.debouncer_2.bouncing_sync_d": {
          "hide_name": 0,
          "bits": [ 7952 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 bouncing_sync_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5083.8-5083.23"
          }
        },
        "atbs_core_0.debouncer_2.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5078.11-5078.18"
          }
        },
        "atbs_core_0.debouncer_2.counter_value": {
          "hide_name": 0,
          "bits": [ 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543, 3544, 3545, 3546, 3547, 3548, 3549 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5087.15-5087.28"
          }
        },
        "atbs_core_0.debouncer_2.debounced": {
          "hide_name": 0,
          "bits": [ 5742 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5091.8-5091.17"
          }
        },
        "atbs_core_0.debouncer_2.debounced_o": {
          "hide_name": 0,
          "bits": [ 5742 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5081.11-5081.22"
          }
        },
        "atbs_core_0.debouncer_2.n1436_o": {
          "hide_name": 0,
          "bits": [ 7951 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1436_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5094.8-5094.15"
          }
        },
        "atbs_core_0.debouncer_2.n1443_o": {
          "hide_name": 0,
          "bits": [ 7950 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1443_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5095.8-5095.15"
          }
        },
        "atbs_core_0.debouncer_2.n1444_o": {
          "hide_name": 0,
          "bits": [ 6249 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1444_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5096.8-5096.15"
          }
        },
        "atbs_core_0.debouncer_2.n1445_o": {
          "hide_name": 0,
          "bits": [ 7953 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1445_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5097.8-5097.15"
          }
        },
        "atbs_core_0.debouncer_2.n1446_o": {
          "hide_name": 0,
          "bits": [ 6248 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1446_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5098.8-5098.15"
          }
        },
        "atbs_core_0.debouncer_2.n1461_o": {
          "hide_name": 0,
          "bits": [ 6252 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1461_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5099.8-5099.15"
          }
        },
        "atbs_core_0.debouncer_2.n1462_o": {
          "hide_name": 0,
          "bits": [ 7958 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1462_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5100.8-5100.15"
          }
        },
        "atbs_core_0.debouncer_2.n1464_o": {
          "hide_name": 0,
          "bits": [ 3582, 3583, 3584, 3585, 3586, 3587, 3588, 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596, 3597 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1464_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5101.15-5101.22"
          }
        },
        "atbs_core_0.debouncer_2.n1466_o": {
          "hide_name": 0,
          "bits": [ 7959, 7960, 7961, 7962, 7963, 7964, 7965, 7966, 7967, 7968, 7969, 7970, 7971, 7972, 7973, 7974 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1466_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5102.15-5102.22"
          }
        },
        "atbs_core_0.debouncer_2.n1471_o": {
          "hide_name": 0,
          "bits": [ 7980 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1471_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5103.8-5103.15"
          }
        },
        "atbs_core_0.debouncer_2.n1473_o": {
          "hide_name": 0,
          "bits": [ 7981, 7982 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1473_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5104.14-5104.21"
          }
        },
        "atbs_core_0.debouncer_2.n1475_o": {
          "hide_name": 0,
          "bits": [ 7979 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1475_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5105.8-5105.15"
          }
        },
        "atbs_core_0.debouncer_2.n1477_o": {
          "hide_name": 0,
          "bits": [ 7975, 7976 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1477_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5106.14-5106.21"
          }
        },
        "atbs_core_0.debouncer_2.n1479_o": {
          "hide_name": 0,
          "bits": [ 7954 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1479_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5107.8-5107.15"
          }
        },
        "atbs_core_0.debouncer_2.n1481_o": {
          "hide_name": 0,
          "bits": [ 6252 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1481_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5108.8-5108.15"
          }
        },
        "atbs_core_0.debouncer_2.n1484_o": {
          "hide_name": 0,
          "bits": [ 5740 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1484_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5109.8-5109.15"
          }
        },
        "atbs_core_0.debouncer_2.n1486_o": {
          "hide_name": 0,
          "bits": [ 7977, 7978 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1486_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5110.14-5110.21"
          }
        },
        "atbs_core_0.debouncer_2.n1489_o": {
          "hide_name": 0,
          "bits": [ 7955 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1489_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5112.8-5112.15"
          }
        },
        "atbs_core_0.debouncer_2.n1491_o": {
          "hide_name": 0,
          "bits": [ 6252 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1491_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5113.8-5113.15"
          }
        },
        "atbs_core_0.debouncer_2.n1495_o": {
          "hide_name": 0,
          "bits": [ 5740 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1495_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5115.8-5115.15"
          }
        },
        "atbs_core_0.debouncer_2.n1497_o": {
          "hide_name": 0,
          "bits": [ 7977, 7978 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5116.14-5116.21"
          }
        },
        "atbs_core_0.debouncer_2.n1500_o": {
          "hide_name": 0,
          "bits": [ 7956 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1500_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5118.8-5118.15"
          }
        },
        "atbs_core_0.debouncer_2.n1501_o": {
          "hide_name": 0,
          "bits": [ 7954, 7955, 7956 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5119.14-5119.21"
          }
        },
        "atbs_core_0.debouncer_2.n1503_o": {
          "hide_name": 0,
          "bits": [ 7957 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1503_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5120.7-5120.14"
          }
        },
        "atbs_core_0.debouncer_2.n1506_o": {
          "hide_name": 0,
          "bits": [ 5735, 5736 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5121.13-5121.20"
          }
        },
        "atbs_core_0.debouncer_2.n1509_q": {
          "hide_name": 0,
          "bits": [ 7952 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1509_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5123.7-5123.14"
          }
        },
        "atbs_core_0.debouncer_2.n1510_q": {
          "hide_name": 0,
          "bits": [ 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543, 3544, 3545, 3546, 3547, 3548, 3549 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1510_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5124.14-5124.21"
          }
        },
        "atbs_core_0.debouncer_2.n1511_q": {
          "hide_name": 0,
          "bits": [ 5738, 5739 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1511_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5125.13-5125.20"
          }
        },
        "atbs_core_0.debouncer_2.n1512_q": {
          "hide_name": 0,
          "bits": [ 5742 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1512_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5126.7-5126.14"
          }
        },
        "atbs_core_0.debouncer_2.next_counter_value": {
          "hide_name": 0,
          "bits": [ 7959, 7960, 7961, 7962, 7963, 7964, 7965, 7966, 7967, 7968, 7969, 7970, 7971, 7972, 7973, 7974 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 next_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5088.15-5088.33"
          }
        },
        "atbs_core_0.debouncer_2.next_state": {
          "hide_name": 0,
          "bits": [ 5735, 5736 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 next_state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5090.14-5090.24"
          }
        },
        "atbs_core_0.debouncer_2.reset_counter_strb": {
          "hide_name": 0,
          "bits": [ 7957 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 reset_counter_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5086.8-5086.26"
          }
        },
        "atbs_core_0.debouncer_2.reset_i": {
          "hide_name": 0,
          "bits": [ 4296 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5079.11-5079.18"
          }
        },
        "atbs_core_0.debouncer_2.state": {
          "hide_name": 0,
          "bits": [ 5738, 5739 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5089.14-5089.19"
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0.async_i": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0 async_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5261.11-5261.18"
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0.buf": {
          "hide_name": 0,
          "bits": [ 7983, 7951 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0 buf",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5263.14-5263.18"
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5259.11-5259.18"
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0.n1426_o": {
          "hide_name": 0,
          "bits": [ 7983 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0 n1426_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5264.8-5264.15"
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0.n1427_o": {
          "hide_name": 0,
          "bits": [ 9, 7983 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0 n1427_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5265.14-5265.21"
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0.n1429_o": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0 n1429_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5266.14-5266.21"
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0.n1432_o": {
          "hide_name": 0,
          "bits": [ 7951 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0 n1432_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5267.8-5267.15"
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0.n1433_q": {
          "hide_name": 0,
          "bits": [ 7983, 7951 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0 n1433_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5268.13-5268.20"
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4296 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5260.11-5260.18"
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0.sync_o": {
          "hide_name": 0,
          "bits": [ 7951 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0 sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5262.11-5262.17"
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0_sync_o": {
          "hide_name": 0,
          "bits": [ 7951 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0_sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5093.8-5093.27"
          }
        },
        "atbs_core_0.debouncer_2_debounced_o": {
          "hide_name": 0,
          "bits": [ 5742 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2_debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5514.8-5514.31"
          }
        },
        "atbs_core_0.debouncer_3.bouncing_edge_f": {
          "hide_name": 0,
          "bits": [ 6241 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 bouncing_edge_f",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5085.8-5085.23"
          }
        },
        "atbs_core_0.debouncer_3.bouncing_edge_r": {
          "hide_name": 0,
          "bits": [ 6242 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 bouncing_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5084.8-5084.23"
          }
        },
        "atbs_core_0.debouncer_3.bouncing_i": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 bouncing_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5080.11-5080.21"
          }
        },
        "atbs_core_0.debouncer_3.bouncing_sync": {
          "hide_name": 0,
          "bits": [ 7985 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 bouncing_sync",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5082.8-5082.21"
          }
        },
        "atbs_core_0.debouncer_3.bouncing_sync_d": {
          "hide_name": 0,
          "bits": [ 7986 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 bouncing_sync_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5083.8-5083.23"
          }
        },
        "atbs_core_0.debouncer_3.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5078.11-5078.18"
          }
        },
        "atbs_core_0.debouncer_3.counter_value": {
          "hide_name": 0,
          "bits": [ 3598, 3599, 3600, 3601, 3602, 3603, 3604, 3605, 3606, 3607, 3608, 3609, 3610, 3611, 3612, 3613 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5087.15-5087.28"
          }
        },
        "atbs_core_0.debouncer_3.debounced": {
          "hide_name": 0,
          "bits": [ 5734 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5091.8-5091.17"
          }
        },
        "atbs_core_0.debouncer_3.debounced_o": {
          "hide_name": 0,
          "bits": [ 5734 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5081.11-5081.22"
          }
        },
        "atbs_core_0.debouncer_3.n1436_o": {
          "hide_name": 0,
          "bits": [ 7985 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1436_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5094.8-5094.15"
          }
        },
        "atbs_core_0.debouncer_3.n1443_o": {
          "hide_name": 0,
          "bits": [ 7984 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1443_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5095.8-5095.15"
          }
        },
        "atbs_core_0.debouncer_3.n1444_o": {
          "hide_name": 0,
          "bits": [ 6242 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1444_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5096.8-5096.15"
          }
        },
        "atbs_core_0.debouncer_3.n1445_o": {
          "hide_name": 0,
          "bits": [ 7987 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1445_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5097.8-5097.15"
          }
        },
        "atbs_core_0.debouncer_3.n1446_o": {
          "hide_name": 0,
          "bits": [ 6241 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1446_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5098.8-5098.15"
          }
        },
        "atbs_core_0.debouncer_3.n1461_o": {
          "hide_name": 0,
          "bits": [ 6245 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1461_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5099.8-5099.15"
          }
        },
        "atbs_core_0.debouncer_3.n1462_o": {
          "hide_name": 0,
          "bits": [ 7992 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1462_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5100.8-5100.15"
          }
        },
        "atbs_core_0.debouncer_3.n1464_o": {
          "hide_name": 0,
          "bits": [ 3646, 3647, 3648, 3649, 3650, 3651, 3652, 3653, 3654, 3655, 3656, 3657, 3658, 3659, 3660, 3661 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1464_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5101.15-5101.22"
          }
        },
        "atbs_core_0.debouncer_3.n1466_o": {
          "hide_name": 0,
          "bits": [ 7993, 7994, 7995, 7996, 7997, 7998, 7999, 8000, 8001, 8002, 8003, 8004, 8005, 8006, 8007, 8008 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1466_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5102.15-5102.22"
          }
        },
        "atbs_core_0.debouncer_3.n1471_o": {
          "hide_name": 0,
          "bits": [ 8014 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1471_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5103.8-5103.15"
          }
        },
        "atbs_core_0.debouncer_3.n1473_o": {
          "hide_name": 0,
          "bits": [ 8015, 8016 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1473_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5104.14-5104.21"
          }
        },
        "atbs_core_0.debouncer_3.n1475_o": {
          "hide_name": 0,
          "bits": [ 8013 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1475_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5105.8-5105.15"
          }
        },
        "atbs_core_0.debouncer_3.n1477_o": {
          "hide_name": 0,
          "bits": [ 8009, 8010 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1477_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5106.14-5106.21"
          }
        },
        "atbs_core_0.debouncer_3.n1479_o": {
          "hide_name": 0,
          "bits": [ 7988 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1479_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5107.8-5107.15"
          }
        },
        "atbs_core_0.debouncer_3.n1481_o": {
          "hide_name": 0,
          "bits": [ 6245 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1481_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5108.8-5108.15"
          }
        },
        "atbs_core_0.debouncer_3.n1484_o": {
          "hide_name": 0,
          "bits": [ 5732 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1484_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5109.8-5109.15"
          }
        },
        "atbs_core_0.debouncer_3.n1486_o": {
          "hide_name": 0,
          "bits": [ 8011, 8012 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1486_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5110.14-5110.21"
          }
        },
        "atbs_core_0.debouncer_3.n1489_o": {
          "hide_name": 0,
          "bits": [ 7989 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1489_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5112.8-5112.15"
          }
        },
        "atbs_core_0.debouncer_3.n1491_o": {
          "hide_name": 0,
          "bits": [ 6245 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1491_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5113.8-5113.15"
          }
        },
        "atbs_core_0.debouncer_3.n1495_o": {
          "hide_name": 0,
          "bits": [ 5732 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1495_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5115.8-5115.15"
          }
        },
        "atbs_core_0.debouncer_3.n1497_o": {
          "hide_name": 0,
          "bits": [ 8011, 8012 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5116.14-5116.21"
          }
        },
        "atbs_core_0.debouncer_3.n1500_o": {
          "hide_name": 0,
          "bits": [ 7990 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1500_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5118.8-5118.15"
          }
        },
        "atbs_core_0.debouncer_3.n1501_o": {
          "hide_name": 0,
          "bits": [ 7988, 7989, 7990 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5119.14-5119.21"
          }
        },
        "atbs_core_0.debouncer_3.n1503_o": {
          "hide_name": 0,
          "bits": [ 7991 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1503_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5120.7-5120.14"
          }
        },
        "atbs_core_0.debouncer_3.n1506_o": {
          "hide_name": 0,
          "bits": [ 5727, 5728 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5121.13-5121.20"
          }
        },
        "atbs_core_0.debouncer_3.n1509_q": {
          "hide_name": 0,
          "bits": [ 7986 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1509_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5123.7-5123.14"
          }
        },
        "atbs_core_0.debouncer_3.n1510_q": {
          "hide_name": 0,
          "bits": [ 3598, 3599, 3600, 3601, 3602, 3603, 3604, 3605, 3606, 3607, 3608, 3609, 3610, 3611, 3612, 3613 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1510_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5124.14-5124.21"
          }
        },
        "atbs_core_0.debouncer_3.n1511_q": {
          "hide_name": 0,
          "bits": [ 5730, 5731 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1511_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5125.13-5125.20"
          }
        },
        "atbs_core_0.debouncer_3.n1512_q": {
          "hide_name": 0,
          "bits": [ 5734 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1512_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5126.7-5126.14"
          }
        },
        "atbs_core_0.debouncer_3.next_counter_value": {
          "hide_name": 0,
          "bits": [ 7993, 7994, 7995, 7996, 7997, 7998, 7999, 8000, 8001, 8002, 8003, 8004, 8005, 8006, 8007, 8008 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 next_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5088.15-5088.33"
          }
        },
        "atbs_core_0.debouncer_3.next_state": {
          "hide_name": 0,
          "bits": [ 5727, 5728 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 next_state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5090.14-5090.24"
          }
        },
        "atbs_core_0.debouncer_3.reset_counter_strb": {
          "hide_name": 0,
          "bits": [ 7991 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 reset_counter_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5086.8-5086.26"
          }
        },
        "atbs_core_0.debouncer_3.reset_i": {
          "hide_name": 0,
          "bits": [ 4296 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5079.11-5079.18"
          }
        },
        "atbs_core_0.debouncer_3.state": {
          "hide_name": 0,
          "bits": [ 5730, 5731 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5089.14-5089.19"
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0.async_i": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0 async_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5261.11-5261.18"
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0.buf": {
          "hide_name": 0,
          "bits": [ 8017, 7985 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0 buf",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5263.14-5263.18"
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5259.11-5259.18"
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0.n1426_o": {
          "hide_name": 0,
          "bits": [ 8017 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0 n1426_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5264.8-5264.15"
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0.n1427_o": {
          "hide_name": 0,
          "bits": [ 10, 8017 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0 n1427_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5265.14-5265.21"
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0.n1429_o": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0 n1429_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5266.14-5266.21"
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0.n1432_o": {
          "hide_name": 0,
          "bits": [ 7985 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0 n1432_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5267.8-5267.15"
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0.n1433_q": {
          "hide_name": 0,
          "bits": [ 8017, 7985 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0 n1433_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5268.13-5268.20"
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4296 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5260.11-5260.18"
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0.sync_o": {
          "hide_name": 0,
          "bits": [ 7985 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0 sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5262.11-5262.17"
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0_sync_o": {
          "hide_name": 0,
          "bits": [ 7985 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0_sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5093.8-5093.27"
          }
        },
        "atbs_core_0.debouncer_3_debounced_o": {
          "hide_name": 0,
          "bits": [ 5734 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3_debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5515.8-5515.31"
          }
        },
        "atbs_core_0.debouncer_4.bouncing_edge_f": {
          "hide_name": 0,
          "bits": [ 6234 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 bouncing_edge_f",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5085.8-5085.23"
          }
        },
        "atbs_core_0.debouncer_4.bouncing_edge_r": {
          "hide_name": 0,
          "bits": [ 6235 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 bouncing_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5084.8-5084.23"
          }
        },
        "atbs_core_0.debouncer_4.bouncing_i": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 bouncing_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5080.11-5080.21"
          }
        },
        "atbs_core_0.debouncer_4.bouncing_sync": {
          "hide_name": 0,
          "bits": [ 8019 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 bouncing_sync",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5082.8-5082.21"
          }
        },
        "atbs_core_0.debouncer_4.bouncing_sync_d": {
          "hide_name": 0,
          "bits": [ 8020 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 bouncing_sync_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5083.8-5083.23"
          }
        },
        "atbs_core_0.debouncer_4.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5078.11-5078.18"
          }
        },
        "atbs_core_0.debouncer_4.counter_value": {
          "hide_name": 0,
          "bits": [ 3662, 3663, 3664, 3665, 3666, 3667, 3668, 3669, 3670, 3671, 3672, 3673, 3674, 3675, 3676, 3677 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5087.15-5087.28"
          }
        },
        "atbs_core_0.debouncer_4.debounced": {
          "hide_name": 0,
          "bits": [ 5726 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5091.8-5091.17"
          }
        },
        "atbs_core_0.debouncer_4.debounced_o": {
          "hide_name": 0,
          "bits": [ 5726 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5081.11-5081.22"
          }
        },
        "atbs_core_0.debouncer_4.n1436_o": {
          "hide_name": 0,
          "bits": [ 8019 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1436_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5094.8-5094.15"
          }
        },
        "atbs_core_0.debouncer_4.n1443_o": {
          "hide_name": 0,
          "bits": [ 8018 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1443_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5095.8-5095.15"
          }
        },
        "atbs_core_0.debouncer_4.n1444_o": {
          "hide_name": 0,
          "bits": [ 6235 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1444_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5096.8-5096.15"
          }
        },
        "atbs_core_0.debouncer_4.n1445_o": {
          "hide_name": 0,
          "bits": [ 8021 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1445_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5097.8-5097.15"
          }
        },
        "atbs_core_0.debouncer_4.n1446_o": {
          "hide_name": 0,
          "bits": [ 6234 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1446_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5098.8-5098.15"
          }
        },
        "atbs_core_0.debouncer_4.n1461_o": {
          "hide_name": 0,
          "bits": [ 6238 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1461_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5099.8-5099.15"
          }
        },
        "atbs_core_0.debouncer_4.n1462_o": {
          "hide_name": 0,
          "bits": [ 8026 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1462_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5100.8-5100.15"
          }
        },
        "atbs_core_0.debouncer_4.n1464_o": {
          "hide_name": 0,
          "bits": [ 3710, 3711, 3712, 3713, 3714, 3715, 3716, 3717, 3718, 3719, 3720, 3721, 3722, 3723, 3724, 3725 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1464_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5101.15-5101.22"
          }
        },
        "atbs_core_0.debouncer_4.n1466_o": {
          "hide_name": 0,
          "bits": [ 8027, 8028, 8029, 8030, 8031, 8032, 8033, 8034, 8035, 8036, 8037, 8038, 8039, 8040, 8041, 8042 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1466_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5102.15-5102.22"
          }
        },
        "atbs_core_0.debouncer_4.n1471_o": {
          "hide_name": 0,
          "bits": [ 8048 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1471_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5103.8-5103.15"
          }
        },
        "atbs_core_0.debouncer_4.n1473_o": {
          "hide_name": 0,
          "bits": [ 8049, 8050 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1473_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5104.14-5104.21"
          }
        },
        "atbs_core_0.debouncer_4.n1475_o": {
          "hide_name": 0,
          "bits": [ 8047 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1475_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5105.8-5105.15"
          }
        },
        "atbs_core_0.debouncer_4.n1477_o": {
          "hide_name": 0,
          "bits": [ 8043, 8044 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1477_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5106.14-5106.21"
          }
        },
        "atbs_core_0.debouncer_4.n1479_o": {
          "hide_name": 0,
          "bits": [ 8022 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1479_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5107.8-5107.15"
          }
        },
        "atbs_core_0.debouncer_4.n1481_o": {
          "hide_name": 0,
          "bits": [ 6238 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1481_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5108.8-5108.15"
          }
        },
        "atbs_core_0.debouncer_4.n1484_o": {
          "hide_name": 0,
          "bits": [ 5724 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1484_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5109.8-5109.15"
          }
        },
        "atbs_core_0.debouncer_4.n1486_o": {
          "hide_name": 0,
          "bits": [ 8045, 8046 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1486_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5110.14-5110.21"
          }
        },
        "atbs_core_0.debouncer_4.n1489_o": {
          "hide_name": 0,
          "bits": [ 8023 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1489_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5112.8-5112.15"
          }
        },
        "atbs_core_0.debouncer_4.n1491_o": {
          "hide_name": 0,
          "bits": [ 6238 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1491_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5113.8-5113.15"
          }
        },
        "atbs_core_0.debouncer_4.n1495_o": {
          "hide_name": 0,
          "bits": [ 5724 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1495_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5115.8-5115.15"
          }
        },
        "atbs_core_0.debouncer_4.n1497_o": {
          "hide_name": 0,
          "bits": [ 8045, 8046 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5116.14-5116.21"
          }
        },
        "atbs_core_0.debouncer_4.n1500_o": {
          "hide_name": 0,
          "bits": [ 8024 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1500_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5118.8-5118.15"
          }
        },
        "atbs_core_0.debouncer_4.n1501_o": {
          "hide_name": 0,
          "bits": [ 8022, 8023, 8024 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5119.14-5119.21"
          }
        },
        "atbs_core_0.debouncer_4.n1503_o": {
          "hide_name": 0,
          "bits": [ 8025 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1503_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5120.7-5120.14"
          }
        },
        "atbs_core_0.debouncer_4.n1506_o": {
          "hide_name": 0,
          "bits": [ 5719, 5720 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5121.13-5121.20"
          }
        },
        "atbs_core_0.debouncer_4.n1509_q": {
          "hide_name": 0,
          "bits": [ 8020 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1509_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5123.7-5123.14"
          }
        },
        "atbs_core_0.debouncer_4.n1510_q": {
          "hide_name": 0,
          "bits": [ 3662, 3663, 3664, 3665, 3666, 3667, 3668, 3669, 3670, 3671, 3672, 3673, 3674, 3675, 3676, 3677 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1510_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5124.14-5124.21"
          }
        },
        "atbs_core_0.debouncer_4.n1511_q": {
          "hide_name": 0,
          "bits": [ 5722, 5723 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1511_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5125.13-5125.20"
          }
        },
        "atbs_core_0.debouncer_4.n1512_q": {
          "hide_name": 0,
          "bits": [ 5726 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1512_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5126.7-5126.14"
          }
        },
        "atbs_core_0.debouncer_4.next_counter_value": {
          "hide_name": 0,
          "bits": [ 8027, 8028, 8029, 8030, 8031, 8032, 8033, 8034, 8035, 8036, 8037, 8038, 8039, 8040, 8041, 8042 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 next_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5088.15-5088.33"
          }
        },
        "atbs_core_0.debouncer_4.next_state": {
          "hide_name": 0,
          "bits": [ 5719, 5720 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 next_state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5090.14-5090.24"
          }
        },
        "atbs_core_0.debouncer_4.reset_counter_strb": {
          "hide_name": 0,
          "bits": [ 8025 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 reset_counter_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5086.8-5086.26"
          }
        },
        "atbs_core_0.debouncer_4.reset_i": {
          "hide_name": 0,
          "bits": [ 4296 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5079.11-5079.18"
          }
        },
        "atbs_core_0.debouncer_4.state": {
          "hide_name": 0,
          "bits": [ 5722, 5723 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5089.14-5089.19"
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0.async_i": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0 async_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5261.11-5261.18"
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0.buf": {
          "hide_name": 0,
          "bits": [ 8051, 8019 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0 buf",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5263.14-5263.18"
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5259.11-5259.18"
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0.n1426_o": {
          "hide_name": 0,
          "bits": [ 8051 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0 n1426_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5264.8-5264.15"
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0.n1427_o": {
          "hide_name": 0,
          "bits": [ 11, 8051 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0 n1427_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5265.14-5265.21"
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0.n1429_o": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0 n1429_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5266.14-5266.21"
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0.n1432_o": {
          "hide_name": 0,
          "bits": [ 8019 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0 n1432_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5267.8-5267.15"
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0.n1433_q": {
          "hide_name": 0,
          "bits": [ 8051, 8019 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0 n1433_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5268.13-5268.20"
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4296 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5260.11-5260.18"
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0.sync_o": {
          "hide_name": 0,
          "bits": [ 8019 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0 sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5262.11-5262.17"
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0_sync_o": {
          "hide_name": 0,
          "bits": [ 8019 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0_sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5093.8-5093.27"
          }
        },
        "atbs_core_0.debouncer_4_debounced_o": {
          "hide_name": 0,
          "bits": [ 5726 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4_debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5516.8-5516.31"
          }
        },
        "atbs_core_0.debouncer_5.bouncing_edge_f": {
          "hide_name": 0,
          "bits": [ 6227 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 bouncing_edge_f",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5085.8-5085.23"
          }
        },
        "atbs_core_0.debouncer_5.bouncing_edge_r": {
          "hide_name": 0,
          "bits": [ 6228 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 bouncing_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5084.8-5084.23"
          }
        },
        "atbs_core_0.debouncer_5.bouncing_i": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 bouncing_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5080.11-5080.21"
          }
        },
        "atbs_core_0.debouncer_5.bouncing_sync": {
          "hide_name": 0,
          "bits": [ 8053 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 bouncing_sync",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5082.8-5082.21"
          }
        },
        "atbs_core_0.debouncer_5.bouncing_sync_d": {
          "hide_name": 0,
          "bits": [ 8054 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 bouncing_sync_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5083.8-5083.23"
          }
        },
        "atbs_core_0.debouncer_5.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5078.11-5078.18"
          }
        },
        "atbs_core_0.debouncer_5.counter_value": {
          "hide_name": 0,
          "bits": [ 3726, 3727, 3728, 3729, 3730, 3731, 3732, 3733, 3734, 3735, 3736, 3737, 3738, 3739, 3740, 3741 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5087.15-5087.28"
          }
        },
        "atbs_core_0.debouncer_5.debounced": {
          "hide_name": 0,
          "bits": [ 5718 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5091.8-5091.17"
          }
        },
        "atbs_core_0.debouncer_5.debounced_o": {
          "hide_name": 0,
          "bits": [ 5718 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5081.11-5081.22"
          }
        },
        "atbs_core_0.debouncer_5.n1436_o": {
          "hide_name": 0,
          "bits": [ 8053 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1436_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5094.8-5094.15"
          }
        },
        "atbs_core_0.debouncer_5.n1443_o": {
          "hide_name": 0,
          "bits": [ 8052 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1443_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5095.8-5095.15"
          }
        },
        "atbs_core_0.debouncer_5.n1444_o": {
          "hide_name": 0,
          "bits": [ 6228 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1444_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5096.8-5096.15"
          }
        },
        "atbs_core_0.debouncer_5.n1445_o": {
          "hide_name": 0,
          "bits": [ 8055 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1445_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5097.8-5097.15"
          }
        },
        "atbs_core_0.debouncer_5.n1446_o": {
          "hide_name": 0,
          "bits": [ 6227 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1446_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5098.8-5098.15"
          }
        },
        "atbs_core_0.debouncer_5.n1461_o": {
          "hide_name": 0,
          "bits": [ 6231 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1461_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5099.8-5099.15"
          }
        },
        "atbs_core_0.debouncer_5.n1462_o": {
          "hide_name": 0,
          "bits": [ 8060 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1462_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5100.8-5100.15"
          }
        },
        "atbs_core_0.debouncer_5.n1464_o": {
          "hide_name": 0,
          "bits": [ 3774, 3775, 3776, 3777, 3778, 3779, 3780, 3781, 3782, 3783, 3784, 3785, 3786, 3787, 3788, 3789 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1464_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5101.15-5101.22"
          }
        },
        "atbs_core_0.debouncer_5.n1466_o": {
          "hide_name": 0,
          "bits": [ 8061, 8062, 8063, 8064, 8065, 8066, 8067, 8068, 8069, 8070, 8071, 8072, 8073, 8074, 8075, 8076 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1466_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5102.15-5102.22"
          }
        },
        "atbs_core_0.debouncer_5.n1471_o": {
          "hide_name": 0,
          "bits": [ 8082 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1471_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5103.8-5103.15"
          }
        },
        "atbs_core_0.debouncer_5.n1473_o": {
          "hide_name": 0,
          "bits": [ 8083, 8084 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1473_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5104.14-5104.21"
          }
        },
        "atbs_core_0.debouncer_5.n1475_o": {
          "hide_name": 0,
          "bits": [ 8081 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1475_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5105.8-5105.15"
          }
        },
        "atbs_core_0.debouncer_5.n1477_o": {
          "hide_name": 0,
          "bits": [ 8077, 8078 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1477_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5106.14-5106.21"
          }
        },
        "atbs_core_0.debouncer_5.n1479_o": {
          "hide_name": 0,
          "bits": [ 8056 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1479_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5107.8-5107.15"
          }
        },
        "atbs_core_0.debouncer_5.n1481_o": {
          "hide_name": 0,
          "bits": [ 6231 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1481_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5108.8-5108.15"
          }
        },
        "atbs_core_0.debouncer_5.n1484_o": {
          "hide_name": 0,
          "bits": [ 5716 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1484_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5109.8-5109.15"
          }
        },
        "atbs_core_0.debouncer_5.n1486_o": {
          "hide_name": 0,
          "bits": [ 8079, 8080 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1486_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5110.14-5110.21"
          }
        },
        "atbs_core_0.debouncer_5.n1489_o": {
          "hide_name": 0,
          "bits": [ 8057 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1489_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5112.8-5112.15"
          }
        },
        "atbs_core_0.debouncer_5.n1491_o": {
          "hide_name": 0,
          "bits": [ 6231 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1491_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5113.8-5113.15"
          }
        },
        "atbs_core_0.debouncer_5.n1495_o": {
          "hide_name": 0,
          "bits": [ 5716 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1495_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5115.8-5115.15"
          }
        },
        "atbs_core_0.debouncer_5.n1497_o": {
          "hide_name": 0,
          "bits": [ 8079, 8080 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5116.14-5116.21"
          }
        },
        "atbs_core_0.debouncer_5.n1500_o": {
          "hide_name": 0,
          "bits": [ 8058 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1500_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5118.8-5118.15"
          }
        },
        "atbs_core_0.debouncer_5.n1501_o": {
          "hide_name": 0,
          "bits": [ 8056, 8057, 8058 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5119.14-5119.21"
          }
        },
        "atbs_core_0.debouncer_5.n1503_o": {
          "hide_name": 0,
          "bits": [ 8059 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1503_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5120.7-5120.14"
          }
        },
        "atbs_core_0.debouncer_5.n1506_o": {
          "hide_name": 0,
          "bits": [ 5711, 5712 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5121.13-5121.20"
          }
        },
        "atbs_core_0.debouncer_5.n1509_q": {
          "hide_name": 0,
          "bits": [ 8054 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1509_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5123.7-5123.14"
          }
        },
        "atbs_core_0.debouncer_5.n1510_q": {
          "hide_name": 0,
          "bits": [ 3726, 3727, 3728, 3729, 3730, 3731, 3732, 3733, 3734, 3735, 3736, 3737, 3738, 3739, 3740, 3741 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1510_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5124.14-5124.21"
          }
        },
        "atbs_core_0.debouncer_5.n1511_q": {
          "hide_name": 0,
          "bits": [ 5714, 5715 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1511_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5125.13-5125.20"
          }
        },
        "atbs_core_0.debouncer_5.n1512_q": {
          "hide_name": 0,
          "bits": [ 5718 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1512_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5126.7-5126.14"
          }
        },
        "atbs_core_0.debouncer_5.next_counter_value": {
          "hide_name": 0,
          "bits": [ 8061, 8062, 8063, 8064, 8065, 8066, 8067, 8068, 8069, 8070, 8071, 8072, 8073, 8074, 8075, 8076 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 next_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5088.15-5088.33"
          }
        },
        "atbs_core_0.debouncer_5.next_state": {
          "hide_name": 0,
          "bits": [ 5711, 5712 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 next_state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5090.14-5090.24"
          }
        },
        "atbs_core_0.debouncer_5.reset_counter_strb": {
          "hide_name": 0,
          "bits": [ 8059 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 reset_counter_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5086.8-5086.26"
          }
        },
        "atbs_core_0.debouncer_5.reset_i": {
          "hide_name": 0,
          "bits": [ 4296 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5079.11-5079.18"
          }
        },
        "atbs_core_0.debouncer_5.state": {
          "hide_name": 0,
          "bits": [ 5714, 5715 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5089.14-5089.19"
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0.async_i": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0 async_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5261.11-5261.18"
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0.buf": {
          "hide_name": 0,
          "bits": [ 8085, 8053 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0 buf",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5263.14-5263.18"
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5259.11-5259.18"
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0.n1426_o": {
          "hide_name": 0,
          "bits": [ 8085 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0 n1426_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5264.8-5264.15"
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0.n1427_o": {
          "hide_name": 0,
          "bits": [ 12, 8085 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0 n1427_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5265.14-5265.21"
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0.n1429_o": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0 n1429_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5266.14-5266.21"
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0.n1432_o": {
          "hide_name": 0,
          "bits": [ 8053 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0 n1432_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5267.8-5267.15"
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0.n1433_q": {
          "hide_name": 0,
          "bits": [ 8085, 8053 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0 n1433_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5268.13-5268.20"
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4296 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5260.11-5260.18"
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0.sync_o": {
          "hide_name": 0,
          "bits": [ 8053 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0 sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5262.11-5262.17"
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0_sync_o": {
          "hide_name": 0,
          "bits": [ 8053 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0_sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5093.8-5093.27"
          }
        },
        "atbs_core_0.debouncer_5_debounced_o": {
          "hide_name": 0,
          "bits": [ 5718 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5_debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5517.8-5517.31"
          }
        },
        "atbs_core_0.decreasing_en": {
          "hide_name": 0,
          "bits": [ 6533 ],
          "attributes": {
            "hdlname": "atbs_core_0 decreasing_en",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5360.8-5360.21"
          }
        },
        "atbs_core_0.delta_steps_lower": {
          "hide_name": 0,
          "bits": [ 3339, 3340, 3341, 3342, 3343, 3344, 3345 ],
          "attributes": {
            "hdlname": "atbs_core_0 delta_steps_lower",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5394.14-5394.31"
          }
        },
        "atbs_core_0.delta_steps_lower_strb": {
          "hide_name": 0,
          "bits": [ 6225 ],
          "attributes": {
            "hdlname": "atbs_core_0 delta_steps_lower_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5392.8-5392.30"
          }
        },
        "atbs_core_0.delta_steps_upper": {
          "hide_name": 0,
          "bits": [ 3255, 3256, 3257, 3258, 3259, 3260, 3285 ],
          "attributes": {
            "hdlname": "atbs_core_0 delta_steps_upper",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5393.14-5393.31"
          }
        },
        "atbs_core_0.delta_steps_upper_strb": {
          "hide_name": 0,
          "bits": [ 6223 ],
          "attributes": {
            "hdlname": "atbs_core_0 delta_steps_upper_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5391.8-5391.30"
          }
        },
        "atbs_core_0.detection_en": {
          "hide_name": 0,
          "bits": [ 5971 ],
          "attributes": {
            "hdlname": "atbs_core_0 detection_en",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5357.8-5357.20"
          }
        },
        "atbs_core_0.direction_lower": {
          "hide_name": 0,
          "bits": [ 6528 ],
          "attributes": {
            "hdlname": "atbs_core_0 direction_lower",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5385.8-5385.23"
          }
        },
        "atbs_core_0.direction_upper": {
          "hide_name": 0,
          "bits": [ 6526 ],
          "attributes": {
            "hdlname": "atbs_core_0 direction_upper",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5379.8-5379.23"
          }
        },
        "atbs_core_0.enable_analog": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "hdlname": "atbs_core_0 enable_analog",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5496.8-5496.21"
          }
        },
        "atbs_core_0.enable_analog_uart": {
          "hide_name": 0,
          "bits": [ 6123 ],
          "attributes": {
            "hdlname": "atbs_core_0 enable_analog_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5497.8-5497.26"
          }
        },
        "atbs_core_0.enable_debounced": {
          "hide_name": 0,
          "bits": [ 5726 ],
          "attributes": {
            "hdlname": "atbs_core_0 enable_debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5330.8-5330.24"
          }
        },
        "atbs_core_0.enable_i": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "atbs_core_0 enable_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5298.11-5298.19"
          }
        },
        "atbs_core_0.enable_read": {
          "hide_name": 0,
          "bits": [ 5980 ],
          "attributes": {
            "hdlname": "atbs_core_0 enable_read",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5403.8-5403.19"
          }
        },
        "atbs_core_0.enable_write_mux": {
          "hide_name": 0,
          "bits": [ 6535 ],
          "attributes": {
            "hdlname": "atbs_core_0 enable_write_mux",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5402.8-5402.24"
          }
        },
        "atbs_core_0.encoded_spike": {
          "hide_name": 0,
          "bits": [ 5568, 5569, 5570, 5571, 5572, 5573, 5574, 5575, 5576, 5577, 5578, 5579, 5580, 5581, 5582, 5583, 5584, 5585, 5586 ],
          "attributes": {
            "hdlname": "atbs_core_0 encoded_spike",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5399.15-5399.28"
          }
        },
        "atbs_core_0.encoded_spike_strb": {
          "hide_name": 0,
          "bits": [ 6534 ],
          "attributes": {
            "hdlname": "atbs_core_0 encoded_spike_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5400.8-5400.26"
          }
        },
        "atbs_core_0.fifo_empty": {
          "hide_name": 0,
          "bits": [ 6310 ],
          "attributes": {
            "hdlname": "atbs_core_0 fifo_empty",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5407.8-5407.18"
          }
        },
        "atbs_core_0.fifo_full": {
          "hide_name": 0,
          "bits": [ 6331 ],
          "attributes": {
            "hdlname": "atbs_core_0 fifo_full",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5406.8-5406.17"
          }
        },
        "atbs_core_0.idle_led": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "hdlname": "atbs_core_0 idle_led",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5475.8-5475.16"
          }
        },
        "atbs_core_0.idle_led_o": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "hdlname": "atbs_core_0 idle_led_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5317.11-5317.21"
          }
        },
        "atbs_core_0.increasing_en": {
          "hide_name": 0,
          "bits": [ 6531 ],
          "attributes": {
            "hdlname": "atbs_core_0 increasing_en",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5359.8-5359.21"
          }
        },
        "atbs_core_0.input_changed_reset_strb": {
          "hide_name": 0,
          "bits": [ 6451 ],
          "attributes": {
            "hdlname": "atbs_core_0 input_changed_reset_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5350.8-5350.32"
          }
        },
        "atbs_core_0.input_changed_strb": {
          "hide_name": 0,
          "bits": [ 6467 ],
          "attributes": {
            "hdlname": "atbs_core_0 input_changed_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5349.8-5349.26"
          }
        },
        "atbs_core_0.main_counter_value": {
          "hide_name": 0,
          "bits": [ 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125 ],
          "attributes": {
            "hdlname": "atbs_core_0 main_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5463.15-5463.33"
          }
        },
        "atbs_core_0.memory2uart_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2406.11-2406.18"
          }
        },
        "atbs_core_0.memory2uart_0.counter": {
          "hide_name": 0,
          "bits": [ 611, 612 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 counter",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2417.14-2417.21"
          }
        },
        "atbs_core_0.memory2uart_0.data": {
          "hide_name": 0,
          "bits": [ 5658, 5659, 5660, 5661, 5662, 5663, 5664, 5665, 8107, 8108, 8109, 8110, 8111, 8112, 8113, 8114, 8104, 8105, 8106, 8106, 8106, 8106, 8106, 8106 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 data",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2419.15-2419.19"
          }
        },
        "atbs_core_0.memory2uart_0.memory_data_i": {
          "hide_name": 0,
          "bits": [ 5658, 5659, 5660, 5661, 5662, 5663, 5664, 5665, 8107, 8108, 8109, 8110, 8111, 8112, 8113, 8114, 8104, 8105, 8106 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 memory_data_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2410.18-2410.31"
          }
        },
        "atbs_core_0.memory2uart_0.n2553_o": {
          "hide_name": 0,
          "bits": [ 5658, 5659, 5660, 5661, 5662, 5663, 5664, 5665, 8107, 8108, 8109, 8110, 8111, 8112, 8113, 8114, 8104, 8105, 8106, 8106, 8106, 8106, 8106, 8106 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2553_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2420.15-2420.22"
          }
        },
        "atbs_core_0.memory2uart_0.n2568_o": {
          "hide_name": 0,
          "bits": [ 5658, 5659, 5660, 5661, 5662, 5663, 5664, 5665 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2568_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2421.14-2421.21"
          }
        },
        "atbs_core_0.memory2uart_0.n2569_o": {
          "hide_name": 0,
          "bits": [ 8107, 8108, 8109, 8110, 8111, 8112, 8113, 8114 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2569_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2422.14-2422.21"
          }
        },
        "atbs_core_0.memory2uart_0.n2570_o": {
          "hide_name": 0,
          "bits": [ 8104, 8105, 8106, 8106, 8106, 8106, 8106, 8106 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2570_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2423.14-2423.21"
          }
        },
        "atbs_core_0.memory2uart_0.n2572_o": {
          "hide_name": 0,
          "bits": [ 4289 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2572_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2424.8-2424.15"
          }
        },
        "atbs_core_0.memory2uart_0.n2573_o": {
          "hide_name": 0,
          "bits": [ 6226 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2573_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2425.8-2425.15"
          }
        },
        "atbs_core_0.memory2uart_0.n2574_o": {
          "hide_name": 0,
          "bits": [ 5700, 5701, 5702, 5703, 5704, 5705, 5706, 5707, 5667, 5668, 5669, 5670, 5671, 5672, 5673, 5674 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2574_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2426.15-2426.22"
          }
        },
        "atbs_core_0.memory2uart_0.n2575_o": {
          "hide_name": 0,
          "bits": [ 5692, 5693, 5694, 5695, 5696, 5697, 5698, 5699, 5700, 5701, 5702, 5703, 5704, 5705, 5706, 5707 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2575_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2427.15-2427.22"
          }
        },
        "atbs_core_0.memory2uart_0.n2576_o": {
          "hide_name": 0,
          "bits": [ 8087, 8088, 8089, 8090, 8091, 8092, 8093, 8094, 8095, 8096, 8097, 8098, 8099, 8100, 8101, 8102 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2576_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2428.15-2428.22"
          }
        },
        "atbs_core_0.memory2uart_0.n2579_o": {
          "hide_name": 0,
          "bits": [ 8103 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2579_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2429.8-2429.15"
          }
        },
        "atbs_core_0.memory2uart_0.n2580_o": {
          "hide_name": 0,
          "bits": [ 8104, 8105, 8106, 8106, 8106, 8106, 8106, 8106, 8107, 8108, 8109, 8110, 8111, 8112, 8113, 8114, 5658, 5659, 5660, 5661, 5662, 5663, 5664, 5665 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2580_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2430.15-2430.22"
          }
        },
        "atbs_core_0.memory2uart_0.n2581_o": {
          "hide_name": 0,
          "bits": [ 8104, 8105, 8106, 8106, 8106, 8106, 8106, 8106, 8107, 8108, 8109, 8110, 8111, 8112, 8113, 8114 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2581_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2431.15-2431.22"
          }
        },
        "atbs_core_0.memory2uart_0.n2582_o": {
          "hide_name": 0,
          "bits": [ 5675, 5676, 5677, 5678, 5679, 5680, 5681, 5682, 5683, 5684, 5685, 5686, 5687, 5688, 5689, 5690 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2582_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2432.15-2432.22"
          }
        },
        "atbs_core_0.memory2uart_0.n2583_o": {
          "hide_name": 0,
          "bits": [ 5658, 5659, 5660, 5661, 5662, 5663, 5664, 5665 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2583_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2433.14-2433.21"
          }
        },
        "atbs_core_0.memory2uart_0.n2584_o": {
          "hide_name": 0,
          "bits": [ 5667, 5668, 5669, 5670, 5671, 5672, 5673, 5674 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2584_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2434.14-2434.21"
          }
        },
        "atbs_core_0.memory2uart_0.n2588_o": {
          "hide_name": 0,
          "bits": [ 8086 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2588_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2436.8-2436.15"
          }
        },
        "atbs_core_0.memory2uart_0.n2595_o": {
          "hide_name": 0,
          "bits": [ 4282 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2595_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2437.8-2437.15"
          }
        },
        "atbs_core_0.memory2uart_0.n2597_o": {
          "hide_name": 0,
          "bits": [ 3794, 3795 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2597_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2438.14-2438.21"
          }
        },
        "atbs_core_0.memory2uart_0.n2599_o": {
          "hide_name": 0,
          "bits": [ 5708, 5709 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2599_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2439.14-2439.21"
          }
        },
        "atbs_core_0.memory2uart_0.n2602_o": {
          "hide_name": 0,
          "bits": [ 5692, 5693, 5694, 5695, 5696, 5697, 5698, 5699 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2602_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2441.14-2441.21"
          }
        },
        "atbs_core_0.memory2uart_0.n2603_q": {
          "hide_name": 0,
          "bits": [ 5692, 5693, 5694, 5695, 5696, 5697, 5698, 5699, 5700, 5701, 5702, 5703, 5704, 5705, 5706, 5707, 5667, 5668, 5669, 5670, 5671, 5672, 5673, 5674 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2603_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2442.14-2442.21"
          }
        },
        "atbs_core_0.memory2uart_0.n2604_o": {
          "hide_name": 0,
          "bits": [ 5675, 5676, 5677, 5678, 5679, 5680, 5681, 5682, 5683, 5684, 5685, 5686, 5687, 5688, 5689, 5690, 8733, 8734, 8735, 8736, 8737, 8738, 8739, 8740 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2604_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2443.15-2443.22",
            "unused_bits": "16 17 18 19 20 21 22 23"
          }
        },
        "atbs_core_0.memory2uart_0.n2605_q": {
          "hide_name": 0,
          "bits": [ 6197 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2605_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2444.7-2444.14"
          }
        },
        "atbs_core_0.memory2uart_0.n2606_q": {
          "hide_name": 0,
          "bits": [ 611, 612 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2606_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2445.13-2445.20"
          }
        },
        "atbs_core_0.memory2uart_0.next_shift_reg_out": {
          "hide_name": 0,
          "bits": [ 5675, 5676, 5677, 5678, 5679, 5680, 5681, 5682, 5683, 5684, 5685, 5686, 5687, 5688, 5689, 5690, 8741, 8742, 8743, 8744, 8745, 8746, 8747, 8748 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 next_shift_reg_out",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2414.15-2414.33",
            "unused_bits": "16 17 18 19 20 21 22 23"
          }
        },
        "atbs_core_0.memory2uart_0.next_tx_start_strb": {
          "hide_name": 0,
          "bits": [ 8086 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 next_tx_start_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2416.8-2416.26"
          }
        },
        "atbs_core_0.memory2uart_0.read_strb_i": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 read_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2408.11-2408.22"
          }
        },
        "atbs_core_0.memory2uart_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4329 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2407.11-2407.18"
          }
        },
        "atbs_core_0.memory2uart_0.shift_reg_out": {
          "hide_name": 0,
          "bits": [ 5692, 5693, 5694, 5695, 5696, 5697, 5698, 5699, 5700, 5701, 5702, 5703, 5704, 5705, 5706, 5707, 5667, 5668, 5669, 5670, 5671, 5672, 5673, 5674 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 shift_reg_out",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2413.15-2413.28"
          }
        },
        "atbs_core_0.memory2uart_0.tx_start_strb": {
          "hide_name": 0,
          "bits": [ 6197 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 tx_start_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2415.8-2415.21"
          }
        },
        "atbs_core_0.memory2uart_0.tx_start_strb_o": {
          "hide_name": 0,
          "bits": [ 6197 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 tx_start_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2412.11-2412.26"
          }
        },
        "atbs_core_0.memory2uart_0.tx_strb_i": {
          "hide_name": 0,
          "bits": [ 5710 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 tx_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2409.11-2409.20"
          }
        },
        "atbs_core_0.memory2uart_0.uart_data_o": {
          "hide_name": 0,
          "bits": [ 5692, 5693, 5694, 5695, 5696, 5697, 5698, 5699 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 uart_data_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2411.17-2411.28"
          }
        },
        "atbs_core_0.memory2uart_0_tx_start_strb_o": {
          "hide_name": 0,
          "bits": [ 6197 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0_tx_start_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5630.8-5630.37"
          }
        },
        "atbs_core_0.memory2uart_0_uart_data_o": {
          "hide_name": 0,
          "bits": [ 5692, 5693, 5694, 5695, 5696, 5697, 5698, 5699 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0_uart_data_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5629.14-5629.39"
          }
        },
        "atbs_core_0.n1000_o": {
          "hide_name": 0,
          "bits": [ 6946 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1000_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6021.8-6021.15"
          }
        },
        "atbs_core_0.n1001_o": {
          "hide_name": 0,
          "bits": [ 6947 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1001_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6022.8-6022.15"
          }
        },
        "atbs_core_0.n1002_o": {
          "hide_name": 0,
          "bits": [ 6948 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1002_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6023.8-6023.15"
          }
        },
        "atbs_core_0.n1003_o": {
          "hide_name": 0,
          "bits": [ 6949 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1003_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6024.8-6024.15"
          }
        },
        "atbs_core_0.n1004_o": {
          "hide_name": 0,
          "bits": [ 6950 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1004_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6025.8-6025.15"
          }
        },
        "atbs_core_0.n1006_o": {
          "hide_name": 0,
          "bits": [ 6115 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1006_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6026.8-6026.15"
          }
        },
        "atbs_core_0.n100_o": {
          "hide_name": 0,
          "bits": [ 6386 ],
          "attributes": {
            "hdlname": "atbs_core_0 n100_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5518.8-5518.14"
          }
        },
        "atbs_core_0.n1011_o": {
          "hide_name": 0,
          "bits": [ 6951 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1011_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6030.8-6030.15"
          }
        },
        "atbs_core_0.n1013_o": {
          "hide_name": 0,
          "bits": [ 6952 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1013_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6031.8-6031.15"
          }
        },
        "atbs_core_0.n1015_o": {
          "hide_name": 0,
          "bits": [ 6953 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1015_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6032.8-6032.15"
          }
        },
        "atbs_core_0.n1016_o": {
          "hide_name": 0,
          "bits": [ 6954 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1016_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6033.8-6033.15"
          }
        },
        "atbs_core_0.n1017_o": {
          "hide_name": 0,
          "bits": [ 6955 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1017_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6034.8-6034.15"
          }
        },
        "atbs_core_0.n1018_o": {
          "hide_name": 0,
          "bits": [ 6956 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1018_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6035.8-6035.15"
          }
        },
        "atbs_core_0.n1019_o": {
          "hide_name": 0,
          "bits": [ 6957 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1019_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6036.8-6036.15"
          }
        },
        "atbs_core_0.n101_o": {
          "hide_name": 0,
          "bits": [ 6388 ],
          "attributes": {
            "hdlname": "atbs_core_0 n101_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5519.8-5519.14"
          }
        },
        "atbs_core_0.n1020_o": {
          "hide_name": 0,
          "bits": [ 6958 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1020_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6037.8-6037.15"
          }
        },
        "atbs_core_0.n1021_o": {
          "hide_name": 0,
          "bits": [ 6959 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1021_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6038.8-6038.15"
          }
        },
        "atbs_core_0.n1022_o": {
          "hide_name": 0,
          "bits": [ 6960 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1022_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6039.8-6039.15"
          }
        },
        "atbs_core_0.n1023_o": {
          "hide_name": 0,
          "bits": [ 6961 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1023_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6040.8-6040.15"
          }
        },
        "atbs_core_0.n1024_o": {
          "hide_name": 0,
          "bits": [ 6962 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1024_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6041.8-6041.15"
          }
        },
        "atbs_core_0.n1025_o": {
          "hide_name": 0,
          "bits": [ 6963 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1025_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6042.8-6042.15"
          }
        },
        "atbs_core_0.n1027_o": {
          "hide_name": 0,
          "bits": [ 6964 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1027_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6043.8-6043.15"
          }
        },
        "atbs_core_0.n102_o": {
          "hide_name": 0,
          "bits": [ 6390 ],
          "attributes": {
            "hdlname": "atbs_core_0 n102_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5520.8-5520.14"
          }
        },
        "atbs_core_0.n1033_o": {
          "hide_name": 0,
          "bits": [ 6965 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1033_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6048.8-6048.15"
          }
        },
        "atbs_core_0.n1035_o": {
          "hide_name": 0,
          "bits": [ 6966 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1035_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6049.8-6049.15"
          }
        },
        "atbs_core_0.n1037_o": {
          "hide_name": 0,
          "bits": [ 6967 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1037_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6050.8-6050.15"
          }
        },
        "atbs_core_0.n1038_o": {
          "hide_name": 0,
          "bits": [ 6968 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1038_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6051.8-6051.15"
          }
        },
        "atbs_core_0.n1039_o": {
          "hide_name": 0,
          "bits": [ 6969 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1039_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6052.8-6052.15"
          }
        },
        "atbs_core_0.n103_o": {
          "hide_name": 0,
          "bits": [ 6391 ],
          "attributes": {
            "hdlname": "atbs_core_0 n103_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5521.8-5521.14"
          }
        },
        "atbs_core_0.n1040_o": {
          "hide_name": 0,
          "bits": [ 6970 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1040_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6053.8-6053.15"
          }
        },
        "atbs_core_0.n1041_o": {
          "hide_name": 0,
          "bits": [ 6971 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1041_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6054.8-6054.15"
          }
        },
        "atbs_core_0.n1042_o": {
          "hide_name": 0,
          "bits": [ 6972 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1042_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6055.8-6055.15"
          }
        },
        "atbs_core_0.n1043_o": {
          "hide_name": 0,
          "bits": [ 6973 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1043_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6056.8-6056.15"
          }
        },
        "atbs_core_0.n1044_o": {
          "hide_name": 0,
          "bits": [ 6974 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1044_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6057.8-6057.15"
          }
        },
        "atbs_core_0.n1045_o": {
          "hide_name": 0,
          "bits": [ 6975 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1045_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6058.8-6058.15"
          }
        },
        "atbs_core_0.n1046_o": {
          "hide_name": 0,
          "bits": [ 6976 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1046_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6059.8-6059.15"
          }
        },
        "atbs_core_0.n1047_o": {
          "hide_name": 0,
          "bits": [ 6977 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1047_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6060.8-6060.15"
          }
        },
        "atbs_core_0.n1049_o": {
          "hide_name": 0,
          "bits": [ 6112 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1049_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6061.8-6061.15"
          }
        },
        "atbs_core_0.n104_o": {
          "hide_name": 0,
          "bits": [ 6392 ],
          "attributes": {
            "hdlname": "atbs_core_0 n104_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5522.8-5522.14"
          }
        },
        "atbs_core_0.n1055_o": {
          "hide_name": 0,
          "bits": [ 6978 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1055_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6066.8-6066.15"
          }
        },
        "atbs_core_0.n1057_o": {
          "hide_name": 0,
          "bits": [ 6979 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1057_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6067.8-6067.15"
          }
        },
        "atbs_core_0.n1059_o": {
          "hide_name": 0,
          "bits": [ 6980 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1059_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6068.8-6068.15"
          }
        },
        "atbs_core_0.n105_o": {
          "hide_name": 0,
          "bits": [ 6393 ],
          "attributes": {
            "hdlname": "atbs_core_0 n105_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5523.8-5523.14"
          }
        },
        "atbs_core_0.n1060_o": {
          "hide_name": 0,
          "bits": [ 6981 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1060_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6069.8-6069.15"
          }
        },
        "atbs_core_0.n1061_o": {
          "hide_name": 0,
          "bits": [ 6982 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1061_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6070.8-6070.15"
          }
        },
        "atbs_core_0.n1062_o": {
          "hide_name": 0,
          "bits": [ 6983 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1062_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6071.8-6071.15"
          }
        },
        "atbs_core_0.n1063_o": {
          "hide_name": 0,
          "bits": [ 6984 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1063_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6072.8-6072.15"
          }
        },
        "atbs_core_0.n1064_o": {
          "hide_name": 0,
          "bits": [ 6985 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1064_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6073.8-6073.15"
          }
        },
        "atbs_core_0.n1065_o": {
          "hide_name": 0,
          "bits": [ 6986 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1065_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6074.8-6074.15"
          }
        },
        "atbs_core_0.n1066_o": {
          "hide_name": 0,
          "bits": [ 6987 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1066_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6075.8-6075.15"
          }
        },
        "atbs_core_0.n1067_o": {
          "hide_name": 0,
          "bits": [ 6988 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1067_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6076.8-6076.15"
          }
        },
        "atbs_core_0.n1068_o": {
          "hide_name": 0,
          "bits": [ 6989 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1068_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6077.8-6077.15"
          }
        },
        "atbs_core_0.n106_o": {
          "hide_name": 0,
          "bits": [ 6395 ],
          "attributes": {
            "hdlname": "atbs_core_0 n106_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5524.8-5524.14"
          }
        },
        "atbs_core_0.n1070_o": {
          "hide_name": 0,
          "bits": [ 6102 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1070_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6078.8-6078.15"
          }
        },
        "atbs_core_0.n1078_o": {
          "hide_name": 0,
          "bits": [ 6990 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1078_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6085.8-6085.15"
          }
        },
        "atbs_core_0.n107_o": {
          "hide_name": 0,
          "bits": [ 6396 ],
          "attributes": {
            "hdlname": "atbs_core_0 n107_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5525.8-5525.14"
          }
        },
        "atbs_core_0.n1080_o": {
          "hide_name": 0,
          "bits": [ 6991 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1080_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6086.8-6086.15"
          }
        },
        "atbs_core_0.n1082_o": {
          "hide_name": 0,
          "bits": [ 6992 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1082_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6087.8-6087.15"
          }
        },
        "atbs_core_0.n1083_o": {
          "hide_name": 0,
          "bits": [ 6993 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1083_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6088.8-6088.15"
          }
        },
        "atbs_core_0.n1084_o": {
          "hide_name": 0,
          "bits": [ 6994 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1084_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6089.8-6089.15"
          }
        },
        "atbs_core_0.n1085_o": {
          "hide_name": 0,
          "bits": [ 6995 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1085_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6090.8-6090.15"
          }
        },
        "atbs_core_0.n1086_o": {
          "hide_name": 0,
          "bits": [ 6996 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1086_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6091.8-6091.15"
          }
        },
        "atbs_core_0.n1087_o": {
          "hide_name": 0,
          "bits": [ 6997 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1087_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6092.8-6092.15"
          }
        },
        "atbs_core_0.n1088_o": {
          "hide_name": 0,
          "bits": [ 6998 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1088_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6093.8-6093.15"
          }
        },
        "atbs_core_0.n1089_o": {
          "hide_name": 0,
          "bits": [ 6999 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1089_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6094.8-6094.15"
          }
        },
        "atbs_core_0.n108_o": {
          "hide_name": 0,
          "bits": [ 6397 ],
          "attributes": {
            "hdlname": "atbs_core_0 n108_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5526.8-5526.14"
          }
        },
        "atbs_core_0.n1090_o": {
          "hide_name": 0,
          "bits": [ 7000 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1090_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6095.8-6095.15"
          }
        },
        "atbs_core_0.n1092_o": {
          "hide_name": 0,
          "bits": [ 6079 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1092_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6096.8-6096.15"
          }
        },
        "atbs_core_0.n109_o": {
          "hide_name": 0,
          "bits": [ 6398 ],
          "attributes": {
            "hdlname": "atbs_core_0 n109_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5527.8-5527.14"
          }
        },
        "atbs_core_0.n1102_o": {
          "hide_name": 0,
          "bits": [ 7001 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1102_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6105.8-6105.15"
          }
        },
        "atbs_core_0.n1104_o": {
          "hide_name": 0,
          "bits": [ 7002 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1104_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6106.8-6106.15"
          }
        },
        "atbs_core_0.n1106_o": {
          "hide_name": 0,
          "bits": [ 7003 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1106_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6107.8-6107.15"
          }
        },
        "atbs_core_0.n1107_o": {
          "hide_name": 0,
          "bits": [ 7004 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1107_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6108.8-6108.15"
          }
        },
        "atbs_core_0.n1108_o": {
          "hide_name": 0,
          "bits": [ 7005 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1108_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6109.8-6109.15"
          }
        },
        "atbs_core_0.n1109_o": {
          "hide_name": 0,
          "bits": [ 7006 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1109_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6110.8-6110.15"
          }
        },
        "atbs_core_0.n110_o": {
          "hide_name": 0,
          "bits": [ 6400 ],
          "attributes": {
            "hdlname": "atbs_core_0 n110_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5528.8-5528.14"
          }
        },
        "atbs_core_0.n1110_o": {
          "hide_name": 0,
          "bits": [ 7007 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1110_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6111.8-6111.15"
          }
        },
        "atbs_core_0.n1111_o": {
          "hide_name": 0,
          "bits": [ 7008 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1111_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6112.8-6112.15"
          }
        },
        "atbs_core_0.n1112_o": {
          "hide_name": 0,
          "bits": [ 7009 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1112_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6113.8-6113.15"
          }
        },
        "atbs_core_0.n1113_o": {
          "hide_name": 0,
          "bits": [ 7010 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1113_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6114.8-6114.15"
          }
        },
        "atbs_core_0.n1115_o": {
          "hide_name": 0,
          "bits": [ 6061 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1115_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6115.8-6115.15"
          }
        },
        "atbs_core_0.n111_o": {
          "hide_name": 0,
          "bits": [ 6401 ],
          "attributes": {
            "hdlname": "atbs_core_0 n111_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5529.8-5529.14"
          }
        },
        "atbs_core_0.n1127_o": {
          "hide_name": 0,
          "bits": [ 7011 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1127_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6126.8-6126.15"
          }
        },
        "atbs_core_0.n1129_o": {
          "hide_name": 0,
          "bits": [ 7012 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1129_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6127.8-6127.15"
          }
        },
        "atbs_core_0.n112_o": {
          "hide_name": 0,
          "bits": [ 6402 ],
          "attributes": {
            "hdlname": "atbs_core_0 n112_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5530.8-5530.14"
          }
        },
        "atbs_core_0.n1131_o": {
          "hide_name": 0,
          "bits": [ 7013 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1131_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6128.8-6128.15"
          }
        },
        "atbs_core_0.n1132_o": {
          "hide_name": 0,
          "bits": [ 7014 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1132_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6129.8-6129.15"
          }
        },
        "atbs_core_0.n1133_o": {
          "hide_name": 0,
          "bits": [ 7015 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1133_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6130.8-6130.15"
          }
        },
        "atbs_core_0.n1134_o": {
          "hide_name": 0,
          "bits": [ 7016 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1134_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6131.8-6131.15"
          }
        },
        "atbs_core_0.n1135_o": {
          "hide_name": 0,
          "bits": [ 7017 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1135_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6132.8-6132.15"
          }
        },
        "atbs_core_0.n1136_o": {
          "hide_name": 0,
          "bits": [ 7018 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1136_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6133.8-6133.15"
          }
        },
        "atbs_core_0.n1137_o": {
          "hide_name": 0,
          "bits": [ 7019 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1137_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6134.8-6134.15"
          }
        },
        "atbs_core_0.n1139_o": {
          "hide_name": 0,
          "bits": [ 6048 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1139_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6135.8-6135.15"
          }
        },
        "atbs_core_0.n113_o": {
          "hide_name": 0,
          "bits": [ 6403 ],
          "attributes": {
            "hdlname": "atbs_core_0 n113_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5531.8-5531.14"
          }
        },
        "atbs_core_0.n114_o": {
          "hide_name": 0,
          "bits": [ 6405 ],
          "attributes": {
            "hdlname": "atbs_core_0 n114_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5532.8-5532.14"
          }
        },
        "atbs_core_0.n1153_o": {
          "hide_name": 0,
          "bits": [ 7020 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1153_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6148.8-6148.15"
          }
        },
        "atbs_core_0.n1155_o": {
          "hide_name": 0,
          "bits": [ 7021 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1155_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6149.8-6149.15"
          }
        },
        "atbs_core_0.n1157_o": {
          "hide_name": 0,
          "bits": [ 7022 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1157_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6150.8-6150.15"
          }
        },
        "atbs_core_0.n1158_o": {
          "hide_name": 0,
          "bits": [ 7023 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1158_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6151.8-6151.15"
          }
        },
        "atbs_core_0.n1159_o": {
          "hide_name": 0,
          "bits": [ 7024 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1159_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6152.8-6152.15"
          }
        },
        "atbs_core_0.n115_o": {
          "hide_name": 0,
          "bits": [ 6406 ],
          "attributes": {
            "hdlname": "atbs_core_0 n115_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5533.8-5533.14"
          }
        },
        "atbs_core_0.n1160_o": {
          "hide_name": 0,
          "bits": [ 7025 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1160_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6153.8-6153.15"
          }
        },
        "atbs_core_0.n1161_o": {
          "hide_name": 0,
          "bits": [ 7026 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1161_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6154.8-6154.15"
          }
        },
        "atbs_core_0.n1162_o": {
          "hide_name": 0,
          "bits": [ 7027 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1162_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6155.8-6155.15"
          }
        },
        "atbs_core_0.n1164_o": {
          "hide_name": 0,
          "bits": [ 6038 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1164_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6156.8-6156.15"
          }
        },
        "atbs_core_0.n116_o": {
          "hide_name": 0,
          "bits": [ 6407 ],
          "attributes": {
            "hdlname": "atbs_core_0 n116_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5534.8-5534.14"
          }
        },
        "atbs_core_0.n117_o": {
          "hide_name": 0,
          "bits": [ 6408 ],
          "attributes": {
            "hdlname": "atbs_core_0 n117_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5535.8-5535.14"
          }
        },
        "atbs_core_0.n1180_o": {
          "hide_name": 0,
          "bits": [ 7028 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1180_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6171.8-6171.15"
          }
        },
        "atbs_core_0.n1182_o": {
          "hide_name": 0,
          "bits": [ 7029 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1182_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6172.8-6172.15"
          }
        },
        "atbs_core_0.n1184_o": {
          "hide_name": 0,
          "bits": [ 7030 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1184_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6173.8-6173.15"
          }
        },
        "atbs_core_0.n1185_o": {
          "hide_name": 0,
          "bits": [ 7031 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1185_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6174.8-6174.15"
          }
        },
        "atbs_core_0.n1186_o": {
          "hide_name": 0,
          "bits": [ 7032 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1186_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6175.8-6175.15"
          }
        },
        "atbs_core_0.n1187_o": {
          "hide_name": 0,
          "bits": [ 7033 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1187_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6176.8-6176.15"
          }
        },
        "atbs_core_0.n1188_o": {
          "hide_name": 0,
          "bits": [ 7034 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1188_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6177.8-6177.15"
          }
        },
        "atbs_core_0.n118_o": {
          "hide_name": 0,
          "bits": [ 6410 ],
          "attributes": {
            "hdlname": "atbs_core_0 n118_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5536.8-5536.14"
          }
        },
        "atbs_core_0.n1190_o": {
          "hide_name": 0,
          "bits": [ 6022 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1190_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6178.8-6178.15"
          }
        },
        "atbs_core_0.n119_o": {
          "hide_name": 0,
          "bits": [ 6411 ],
          "attributes": {
            "hdlname": "atbs_core_0 n119_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5537.8-5537.14"
          }
        },
        "atbs_core_0.n1208_o": {
          "hide_name": 0,
          "bits": [ 7035 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1208_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6195.8-6195.15"
          }
        },
        "atbs_core_0.n120_o": {
          "hide_name": 0,
          "bits": [ 6412 ],
          "attributes": {
            "hdlname": "atbs_core_0 n120_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5538.8-5538.14"
          }
        },
        "atbs_core_0.n1210_o": {
          "hide_name": 0,
          "bits": [ 7036 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1210_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6196.8-6196.15"
          }
        },
        "atbs_core_0.n1212_o": {
          "hide_name": 0,
          "bits": [ 7037 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1212_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6197.8-6197.15"
          }
        },
        "atbs_core_0.n1213_o": {
          "hide_name": 0,
          "bits": [ 7038 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1213_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6198.8-6198.15"
          }
        },
        "atbs_core_0.n1214_o": {
          "hide_name": 0,
          "bits": [ 7039 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1214_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6199.8-6199.15"
          }
        },
        "atbs_core_0.n1215_o": {
          "hide_name": 0,
          "bits": [ 7040 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1215_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6200.8-6200.15"
          }
        },
        "atbs_core_0.n1217_o": {
          "hide_name": 0,
          "bits": [ 6017 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1217_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6201.8-6201.15"
          }
        },
        "atbs_core_0.n121_o": {
          "hide_name": 0,
          "bits": [ 6413 ],
          "attributes": {
            "hdlname": "atbs_core_0 n121_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5539.8-5539.14"
          }
        },
        "atbs_core_0.n1237_o": {
          "hide_name": 0,
          "bits": [ 7041 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1237_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6220.8-6220.15"
          }
        },
        "atbs_core_0.n1239_o": {
          "hide_name": 0,
          "bits": [ 7042 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1239_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6221.8-6221.15"
          }
        },
        "atbs_core_0.n123_o": {
          "hide_name": 0,
          "bits": [ 6453 ],
          "attributes": {
            "hdlname": "atbs_core_0 n123_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5540.8-5540.14"
          }
        },
        "atbs_core_0.n1241_o": {
          "hide_name": 0,
          "bits": [ 7043 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1241_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6222.8-6222.15"
          }
        },
        "atbs_core_0.n1242_o": {
          "hide_name": 0,
          "bits": [ 7044 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1242_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6223.8-6223.15"
          }
        },
        "atbs_core_0.n1243_o": {
          "hide_name": 0,
          "bits": [ 7045 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1243_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6224.8-6224.15"
          }
        },
        "atbs_core_0.n1245_o": {
          "hide_name": 0,
          "bits": [ 6012 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1245_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6225.8-6225.15"
          }
        },
        "atbs_core_0.n124_o": {
          "hide_name": 0,
          "bits": [ 6454 ],
          "attributes": {
            "hdlname": "atbs_core_0 n124_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5541.8-5541.14"
          }
        },
        "atbs_core_0.n125_o": {
          "hide_name": 0,
          "bits": [ 6455 ],
          "attributes": {
            "hdlname": "atbs_core_0 n125_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5542.8-5542.14"
          }
        },
        "atbs_core_0.n1267_o": {
          "hide_name": 0,
          "bits": [ 7046 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1267_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6246.8-6246.15"
          }
        },
        "atbs_core_0.n1269_o": {
          "hide_name": 0,
          "bits": [ 7047 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1269_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6247.8-6247.15"
          }
        },
        "atbs_core_0.n126_o": {
          "hide_name": 0,
          "bits": [ 6456 ],
          "attributes": {
            "hdlname": "atbs_core_0 n126_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5543.8-5543.14"
          }
        },
        "atbs_core_0.n1271_o": {
          "hide_name": 0,
          "bits": [ 7048 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1271_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6248.8-6248.15"
          }
        },
        "atbs_core_0.n1272_o": {
          "hide_name": 0,
          "bits": [ 7049 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1272_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6249.8-6249.15"
          }
        },
        "atbs_core_0.n1274_o": {
          "hide_name": 0,
          "bits": [ 5999 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1274_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6250.8-6250.15"
          }
        },
        "atbs_core_0.n127_o": {
          "hide_name": 0,
          "bits": [ 6457 ],
          "attributes": {
            "hdlname": "atbs_core_0 n127_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5544.8-5544.14"
          }
        },
        "atbs_core_0.n128_o": {
          "hide_name": 0,
          "bits": [ 6458 ],
          "attributes": {
            "hdlname": "atbs_core_0 n128_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5545.8-5545.14"
          }
        },
        "atbs_core_0.n1298_o": {
          "hide_name": 0,
          "bits": [ 7050 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1298_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6273.8-6273.15"
          }
        },
        "atbs_core_0.n129_o": {
          "hide_name": 0,
          "bits": [ 6459 ],
          "attributes": {
            "hdlname": "atbs_core_0 n129_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5546.8-5546.14"
          }
        },
        "atbs_core_0.n1300_o": {
          "hide_name": 0,
          "bits": [ 7051 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1300_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6274.8-6274.15"
          }
        },
        "atbs_core_0.n1302_o": {
          "hide_name": 0,
          "bits": [ 7052 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1302_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6275.8-6275.15"
          }
        },
        "atbs_core_0.n1304_o": {
          "hide_name": 0,
          "bits": [ 5981 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1304_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6276.8-6276.15"
          }
        },
        "atbs_core_0.n130_o": {
          "hide_name": 0,
          "bits": [ 6460 ],
          "attributes": {
            "hdlname": "atbs_core_0 n130_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5547.8-5547.14"
          }
        },
        "atbs_core_0.n131_o": {
          "hide_name": 0,
          "bits": [ 6461 ],
          "attributes": {
            "hdlname": "atbs_core_0 n131_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5548.8-5548.14"
          }
        },
        "atbs_core_0.n132_o": {
          "hide_name": 0,
          "bits": [ 6467 ],
          "attributes": {
            "hdlname": "atbs_core_0 n132_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5549.8-5549.14"
          }
        },
        "atbs_core_0.n1330_o": {
          "hide_name": 0,
          "bits": [ 7053 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1330_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6301.8-6301.15"
          }
        },
        "atbs_core_0.n1332_o": {
          "hide_name": 0,
          "bits": [ 6468 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1332_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6302.8-6302.15"
          }
        },
        "atbs_core_0.n1335_o": {
          "hide_name": 0,
          "bits": [ 6450 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1335_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6303.8-6303.15"
          }
        },
        "atbs_core_0.n1338_o": {
          "hide_name": 0,
          "bits": [ 6367 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1338_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6305.8-6305.15"
          }
        },
        "atbs_core_0.n134_o": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "hdlname": "atbs_core_0 n134_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5551.14-5551.20"
          }
        },
        "atbs_core_0.n1363_o": {
          "hide_name": 0,
          "bits": [ 6470 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1363_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6329.8-6329.15"
          }
        },
        "atbs_core_0.n1367_o": {
          "hide_name": 0,
          "bits": [ 6414 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1367_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6331.8-6331.15"
          }
        },
        "atbs_core_0.n1369_o": {
          "hide_name": 0,
          "bits": [ 6524 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1369_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6333.8-6333.15"
          }
        },
        "atbs_core_0.n136_o": {
          "hide_name": 0,
          "bits": [ 8149 ],
          "attributes": {
            "hdlname": "atbs_core_0 n136_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5552.8-5552.14"
          }
        },
        "atbs_core_0.n1371_o": {
          "hide_name": 0,
          "bits": [ 6449 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1371_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6335.8-6335.15"
          }
        },
        "atbs_core_0.n1373_o": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1373_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6337.8-6337.15"
          }
        },
        "atbs_core_0.n1375_o": {
          "hide_name": 0,
          "bits": [ 6523 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1375_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6339.8-6339.15"
          }
        },
        "atbs_core_0.n1376_o": {
          "hide_name": 0,
          "bits": [ 34, 35, 36 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1376_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6340.14-6340.21"
          }
        },
        "atbs_core_0.n1378_o": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1378_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6341.8-6341.15"
          }
        },
        "atbs_core_0.n1379_q": {
          "hide_name": 0,
          "bits": [ 6394 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1379_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6342.7-6342.14"
          }
        },
        "atbs_core_0.n137_o": {
          "hide_name": 0,
          "bits": [ 8151 ],
          "attributes": {
            "hdlname": "atbs_core_0 n137_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5553.8-5553.14"
          }
        },
        "atbs_core_0.n1380_q": {
          "hide_name": 0,
          "bits": [ 6399 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1380_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6343.7-6343.14"
          }
        },
        "atbs_core_0.n1381_q": {
          "hide_name": 0,
          "bits": [ 6404 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1381_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6344.7-6344.14"
          }
        },
        "atbs_core_0.n1382_q": {
          "hide_name": 0,
          "bits": [ 6409 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1382_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6345.7-6345.14"
          }
        },
        "atbs_core_0.n1383_q": {
          "hide_name": 0,
          "bits": [ 6389 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1383_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6346.7-6346.14"
          }
        },
        "atbs_core_0.n1384_q": {
          "hide_name": 0,
          "bits": [ 6447 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1384_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6347.7-6347.14"
          }
        },
        "atbs_core_0.n1385_q": {
          "hide_name": 0,
          "bits": [ 5971 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1385_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6348.7-6348.14"
          }
        },
        "atbs_core_0.n1386_q": {
          "hide_name": 0,
          "bits": [ 6497 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1386_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6349.7-6349.14"
          }
        },
        "atbs_core_0.n1387_q": {
          "hide_name": 0,
          "bits": [ 6495 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1387_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6350.7-6350.14"
          }
        },
        "atbs_core_0.n1388_q": {
          "hide_name": 0,
          "bits": [ 5974 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1388_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6351.7-6351.14"
          }
        },
        "atbs_core_0.n1389_q": {
          "hide_name": 0,
          "bits": [ 5977 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1389_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6352.7-6352.14"
          }
        },
        "atbs_core_0.n1390_q": {
          "hide_name": 0,
          "bits": [ 5980 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1390_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6353.7-6353.14"
          }
        },
        "atbs_core_0.n1391_q": {
          "hide_name": 0,
          "bits": [ 5983 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1391_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6354.7-6354.14"
          }
        },
        "atbs_core_0.n1392_q": {
          "hide_name": 0,
          "bits": [ 5992, 5993, 5994, 5995, 5996, 5997, 5998 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1392_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6355.13-6355.20"
          }
        },
        "atbs_core_0.n1393_q": {
          "hide_name": 0,
          "bits": [ 6001 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1393_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6356.7-6356.14"
          }
        },
        "atbs_core_0.n1394_q": {
          "hide_name": 0,
          "bits": [ 6011, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1394_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6357.13-6357.20"
          }
        },
        "atbs_core_0.n1395_q": {
          "hide_name": 0,
          "bits": [ 6014 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1395_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6358.7-6358.14"
          }
        },
        "atbs_core_0.n1396_q": {
          "hide_name": 0,
          "bits": [ 6016, 74, 75, 76, 77, 78, 79, 80 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1396_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6359.13-6359.20"
          }
        },
        "atbs_core_0.n1397_q": {
          "hide_name": 0,
          "bits": [ 6019 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1397_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6360.7-6360.14"
          }
        },
        "atbs_core_0.n1398_q": {
          "hide_name": 0,
          "bits": [ 6021, 129, 130, 131, 132, 133, 134, 135 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1398_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6361.13-6361.20"
          }
        },
        "atbs_core_0.n1399_q": {
          "hide_name": 0,
          "bits": [ 6024 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1399_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6362.7-6362.14"
          }
        },
        "atbs_core_0.n1400_q": {
          "hide_name": 0,
          "bits": [ 6037, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1400_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6363.14-6363.21"
          }
        },
        "atbs_core_0.n1401_q": {
          "hide_name": 0,
          "bits": [ 6040 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1401_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6364.7-6364.14"
          }
        },
        "atbs_core_0.n1402_q": {
          "hide_name": 0,
          "bits": [ 6045, 6046, 6047 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1402_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6365.13-6365.20"
          }
        },
        "atbs_core_0.n1403_q": {
          "hide_name": 0,
          "bits": [ 6050 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1403_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6366.7-6366.14"
          }
        },
        "atbs_core_0.n1404_q": {
          "hide_name": 0,
          "bits": [ 153, 154, 155, 156, 157, 158, 159, 160, 161 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1404_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6367.13-6367.20"
          }
        },
        "atbs_core_0.n1405_q": {
          "hide_name": 0,
          "bits": [ 6063 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1405_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6368.7-6368.14"
          }
        },
        "atbs_core_0.n1406_q": {
          "hide_name": 0,
          "bits": [ 6072, 6073, 6074, 6075, 6076, 6077, 6078 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1406_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6369.13-6369.20"
          }
        },
        "atbs_core_0.n1407_q": {
          "hide_name": 0,
          "bits": [ 6081 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1407_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6370.7-6370.14"
          }
        },
        "atbs_core_0.n1408_q": {
          "hide_name": 0,
          "bits": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1408_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6371.14-6371.21"
          }
        },
        "atbs_core_0.n1409_q": {
          "hide_name": 0,
          "bits": [ 6104 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1409_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6372.7-6372.14"
          }
        },
        "atbs_core_0.n1410_q": {
          "hide_name": 0,
          "bits": [ 1940, 1941, 1942, 1943, 1944, 1945, 1946 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1410_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6373.13-6373.20"
          }
        },
        "atbs_core_0.n1411_q": {
          "hide_name": 0,
          "bits": [ 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1411_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6374.14-6374.21"
          }
        },
        "atbs_core_0.n1412_q": {
          "hide_name": 0,
          "bits": [ 6419, 6420, 6421 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1412_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6375.13-6375.20"
          }
        },
        "atbs_core_0.n1413_q": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1413_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6376.7-6376.14"
          }
        },
        "atbs_core_0.n1414_q": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1414_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6377.7-6377.14"
          }
        },
        "atbs_core_0.n1415_q": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1415_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6378.7-6378.14"
          }
        },
        "atbs_core_0.n1416_q": {
          "hide_name": 0,
          "bits": [ 6114 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1416_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6379.7-6379.14"
          }
        },
        "atbs_core_0.n1417_q": {
          "hide_name": 0,
          "bits": [ 6117 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1417_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6380.7-6380.14"
          }
        },
        "atbs_core_0.n1418_q": {
          "hide_name": 0,
          "bits": [ 6120 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1418_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6381.7-6381.14"
          }
        },
        "atbs_core_0.n1419_q": {
          "hide_name": 0,
          "bits": [ 6123 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1419_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6382.7-6382.14"
          }
        },
        "atbs_core_0.n1420_q": {
          "hide_name": 0,
          "bits": [ 6126 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1420_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6383.7-6383.14"
          }
        },
        "atbs_core_0.n155_o": {
          "hide_name": 0,
          "bits": [ 5815 ],
          "attributes": {
            "hdlname": "atbs_core_0 n155_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5571.8-5571.14"
          }
        },
        "atbs_core_0.n160_o": {
          "hide_name": 0,
          "bits": [ 5778 ],
          "attributes": {
            "hdlname": "atbs_core_0 n160_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5576.8-5576.14"
          }
        },
        "atbs_core_0.n172_o": {
          "hide_name": 0,
          "bits": [ 2008, 2009, 2010, 2011, 2012, 2013, 2014 ],
          "attributes": {
            "hdlname": "atbs_core_0 n172_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5577.14-5577.20"
          }
        },
        "atbs_core_0.n173_o": {
          "hide_name": 0,
          "bits": [ 4277 ],
          "attributes": {
            "hdlname": "atbs_core_0 n173_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5578.8-5578.14"
          }
        },
        "atbs_core_0.n175_o": {
          "hide_name": 0,
          "bits": [ 6416 ],
          "attributes": {
            "hdlname": "atbs_core_0 n175_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5579.8-5579.14"
          }
        },
        "atbs_core_0.n176_o": {
          "hide_name": 0,
          "bits": [ 6463 ],
          "attributes": {
            "hdlname": "atbs_core_0 n176_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5580.8-5580.14"
          }
        },
        "atbs_core_0.n179_o": {
          "hide_name": 0,
          "bits": [ 6496 ],
          "attributes": {
            "hdlname": "atbs_core_0 n179_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5581.8-5581.14"
          }
        },
        "atbs_core_0.n182_o": {
          "hide_name": 0,
          "bits": [ 6417 ],
          "attributes": {
            "hdlname": "atbs_core_0 n182_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5582.8-5582.14"
          }
        },
        "atbs_core_0.n184_o": {
          "hide_name": 0,
          "bits": [ 6417 ],
          "attributes": {
            "hdlname": "atbs_core_0 n184_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5583.8-5583.14"
          }
        },
        "atbs_core_0.n187_o": {
          "hide_name": 0,
          "bits": [ 6494 ],
          "attributes": {
            "hdlname": "atbs_core_0 n187_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5584.8-5584.14"
          }
        },
        "atbs_core_0.n189_o": {
          "hide_name": 0,
          "bits": [ 2186, 2187, 2188, 2189, 2190, 2191, 2192 ],
          "attributes": {
            "hdlname": "atbs_core_0 n189_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5585.14-5585.20"
          }
        },
        "atbs_core_0.n191_o": {
          "hide_name": 0,
          "bits": [ 2186, 2187, 2188, 2189, 2190, 2191, 2192 ],
          "attributes": {
            "hdlname": "atbs_core_0 n191_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5586.14-5586.20"
          }
        },
        "atbs_core_0.n193_o": {
          "hide_name": 0,
          "bits": [ 3255, 3256, 3257, 3258, 3259, 3260, 3285 ],
          "attributes": {
            "hdlname": "atbs_core_0 n193_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5587.14-5587.20"
          }
        },
        "atbs_core_0.n194_o": {
          "hide_name": 0,
          "bits": [ 3339, 3340, 3341, 3342, 3343, 3344, 3345 ],
          "attributes": {
            "hdlname": "atbs_core_0 n194_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5588.14-5588.20"
          }
        },
        "atbs_core_0.n195_o": {
          "hide_name": 0,
          "bits": [ 6223 ],
          "attributes": {
            "hdlname": "atbs_core_0 n195_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5589.8-5589.14"
          }
        },
        "atbs_core_0.n196_o": {
          "hide_name": 0,
          "bits": [ 6225 ],
          "attributes": {
            "hdlname": "atbs_core_0 n196_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5590.8-5590.14"
          }
        },
        "atbs_core_0.n197_o": {
          "hide_name": 0,
          "bits": [ 6526 ],
          "attributes": {
            "hdlname": "atbs_core_0 n197_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5591.8-5591.14"
          }
        },
        "atbs_core_0.n198_o": {
          "hide_name": 0,
          "bits": [ 6528 ],
          "attributes": {
            "hdlname": "atbs_core_0 n198_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5592.8-5592.14"
          }
        },
        "atbs_core_0.n199_o": {
          "hide_name": 0,
          "bits": [ 6529 ],
          "attributes": {
            "hdlname": "atbs_core_0 n199_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5593.8-5593.14"
          }
        },
        "atbs_core_0.n201_o": {
          "hide_name": 0,
          "bits": [ 6531 ],
          "attributes": {
            "hdlname": "atbs_core_0 n201_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5594.8-5594.14"
          }
        },
        "atbs_core_0.n202_o": {
          "hide_name": 0,
          "bits": [ 6533 ],
          "attributes": {
            "hdlname": "atbs_core_0 n202_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5595.8-5595.14"
          }
        },
        "atbs_core_0.n206_o": {
          "hide_name": 0,
          "bits": [ 51, 52, 53, 54, 55, 56, 57, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 n206_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5598.14-5598.20"
          }
        },
        "atbs_core_0.n208_o": {
          "hide_name": 0,
          "bits": [ 51, 52, 53, 54, 55, 56, 57, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 n208_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5599.14-5599.20"
          }
        },
        "atbs_core_0.n210_o": {
          "hide_name": 0,
          "bits": [ 43, 44, 45, 46, 47, 48, 49, 50 ],
          "attributes": {
            "hdlname": "atbs_core_0 n210_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5600.14-5600.20"
          }
        },
        "atbs_core_0.n214_o": {
          "hide_name": 0,
          "bits": [ 74, 75, 76, 77, 78, 79, 80, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 n214_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5603.14-5603.20"
          }
        },
        "atbs_core_0.n216_o": {
          "hide_name": 0,
          "bits": [ 74, 75, 76, 77, 78, 79, 80, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 n216_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5604.14-5604.20"
          }
        },
        "atbs_core_0.n218_o": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "hdlname": "atbs_core_0 n218_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5605.14-5605.20"
          }
        },
        "atbs_core_0.n222_o": {
          "hide_name": 0,
          "bits": [ 129, 130, 131, 132, 133, 134, 135, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 n222_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5608.14-5608.20"
          }
        },
        "atbs_core_0.n224_o": {
          "hide_name": 0,
          "bits": [ 129, 130, 131, 132, 133, 134, 135, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 n224_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5609.14-5609.20"
          }
        },
        "atbs_core_0.n226_o": {
          "hide_name": 0,
          "bits": [ 121, 122, 123, 124, 125, 126, 127, 128 ],
          "attributes": {
            "hdlname": "atbs_core_0 n226_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5610.14-5610.20"
          }
        },
        "atbs_core_0.n230_o": {
          "hide_name": 0,
          "bits": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 n230_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5613.15-5613.21"
          }
        },
        "atbs_core_0.n232_o": {
          "hide_name": 0,
          "bits": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 n232_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5614.15-5614.21"
          }
        },
        "atbs_core_0.n234_o": {
          "hide_name": 0,
          "bits": [ 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
          "attributes": {
            "hdlname": "atbs_core_0 n234_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5615.15-5615.21"
          }
        },
        "atbs_core_0.n237_o": {
          "hide_name": 0,
          "bits": [ 6415 ],
          "attributes": {
            "hdlname": "atbs_core_0 n237_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5618.8-5618.14"
          }
        },
        "atbs_core_0.n238_o": {
          "hide_name": 0,
          "bits": [ 6464 ],
          "attributes": {
            "hdlname": "atbs_core_0 n238_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5619.8-5619.14"
          }
        },
        "atbs_core_0.n243_o": {
          "hide_name": 0,
          "bits": [ 6535 ],
          "attributes": {
            "hdlname": "atbs_core_0 n243_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5624.8-5624.14"
          }
        },
        "atbs_core_0.n263_o": {
          "hide_name": 0,
          "bits": [ 6418 ],
          "attributes": {
            "hdlname": "atbs_core_0 n263_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5635.8-5635.14"
          }
        },
        "atbs_core_0.n264_o": {
          "hide_name": 0,
          "bits": [ 6466 ],
          "attributes": {
            "hdlname": "atbs_core_0 n264_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5636.8-5636.14"
          }
        },
        "atbs_core_0.n266_o": {
          "hide_name": 0,
          "bits": [ 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185 ],
          "attributes": {
            "hdlname": "atbs_core_0 n266_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5637.15-5637.21"
          }
        },
        "atbs_core_0.n268_o": {
          "hide_name": 0,
          "bits": [ 6474, 6475, 6476, 6477, 6478, 6479, 6480, 6481, 6482, 6483, 6484, 6485, 6486, 6487, 6488, 6489, 6490, 6491, 6492, 6493 ],
          "attributes": {
            "hdlname": "atbs_core_0 n268_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5638.15-5638.21"
          }
        },
        "atbs_core_0.n299_o": {
          "hide_name": 0,
          "bits": [ 6500 ],
          "attributes": {
            "hdlname": "atbs_core_0 n299_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5639.8-5639.14"
          }
        },
        "atbs_core_0.n302_o": {
          "hide_name": 0,
          "bits": [ 6507, "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 n302_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5640.14-5640.20"
          }
        },
        "atbs_core_0.n304_o": {
          "hide_name": 0,
          "bits": [ 6505 ],
          "attributes": {
            "hdlname": "atbs_core_0 n304_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5641.8-5641.14"
          }
        },
        "atbs_core_0.n306_o": {
          "hide_name": 0,
          "bits": [ 6422 ],
          "attributes": {
            "hdlname": "atbs_core_0 n306_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5642.8-5642.14"
          }
        },
        "atbs_core_0.n308_o": {
          "hide_name": 0,
          "bits": [ 6423 ],
          "attributes": {
            "hdlname": "atbs_core_0 n308_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5643.8-5643.14"
          }
        },
        "atbs_core_0.n310_o": {
          "hide_name": 0,
          "bits": [ 6500 ],
          "attributes": {
            "hdlname": "atbs_core_0 n310_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5644.8-5644.14"
          }
        },
        "atbs_core_0.n312_o": {
          "hide_name": 0,
          "bits": [ 6304 ],
          "attributes": {
            "hdlname": "atbs_core_0 n312_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5645.8-5645.14"
          }
        },
        "atbs_core_0.n315_o": {
          "hide_name": 0,
          "bits": [ 6508 ],
          "attributes": {
            "hdlname": "atbs_core_0 n315_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5646.8-5646.14"
          }
        },
        "atbs_core_0.n318_o": {
          "hide_name": 0,
          "bits": [ 6508 ],
          "attributes": {
            "hdlname": "atbs_core_0 n318_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5647.8-5647.14"
          }
        },
        "atbs_core_0.n321_o": {
          "hide_name": 0,
          "bits": [ 6508, "1", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 n321_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5648.14-5648.20"
          }
        },
        "atbs_core_0.n323_o": {
          "hide_name": 0,
          "bits": [ 6498 ],
          "attributes": {
            "hdlname": "atbs_core_0 n323_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5649.8-5649.14"
          }
        },
        "atbs_core_0.n325_o": {
          "hide_name": 0,
          "bits": [ 6424 ],
          "attributes": {
            "hdlname": "atbs_core_0 n325_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5650.8-5650.14"
          }
        },
        "atbs_core_0.n327_o": {
          "hide_name": 0,
          "bits": [ 6500 ],
          "attributes": {
            "hdlname": "atbs_core_0 n327_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5651.8-5651.14"
          }
        },
        "atbs_core_0.n329_o": {
          "hide_name": 0,
          "bits": [ 6425 ],
          "attributes": {
            "hdlname": "atbs_core_0 n329_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5652.8-5652.14"
          }
        },
        "atbs_core_0.n332_o": {
          "hide_name": 0,
          "bits": [ 6509, 6510, 6511 ],
          "attributes": {
            "hdlname": "atbs_core_0 n332_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5653.14-5653.20"
          }
        },
        "atbs_core_0.n334_o": {
          "hide_name": 0,
          "bits": [ 6426 ],
          "attributes": {
            "hdlname": "atbs_core_0 n334_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5654.8-5654.14"
          }
        },
        "atbs_core_0.n336_o": {
          "hide_name": 0,
          "bits": [ 6500 ],
          "attributes": {
            "hdlname": "atbs_core_0 n336_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5655.8-5655.14"
          }
        },
        "atbs_core_0.n337_o": {
          "hide_name": 0,
          "bits": [ 6326 ],
          "attributes": {
            "hdlname": "atbs_core_0 n337_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5656.8-5656.14"
          }
        },
        "atbs_core_0.n339_o": {
          "hide_name": 0,
          "bits": [ 6448 ],
          "attributes": {
            "hdlname": "atbs_core_0 n339_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5658.8-5658.14"
          }
        },
        "atbs_core_0.n340_o": {
          "hide_name": 0,
          "bits": [ 6469 ],
          "attributes": {
            "hdlname": "atbs_core_0 n340_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5659.8-5659.14"
          }
        },
        "atbs_core_0.n341_o": {
          "hide_name": 0,
          "bits": [ 6299 ],
          "attributes": {
            "hdlname": "atbs_core_0 n341_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5660.8-5660.14"
          }
        },
        "atbs_core_0.n344_o": {
          "hide_name": 0,
          "bits": [ 6517 ],
          "attributes": {
            "hdlname": "atbs_core_0 n344_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5661.8-5661.14"
          }
        },
        "atbs_core_0.n347_o": {
          "hide_name": 0,
          "bits": [ 6517, "0", "1" ],
          "attributes": {
            "hdlname": "atbs_core_0 n347_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5662.14-5662.20"
          }
        },
        "atbs_core_0.n349_o": {
          "hide_name": 0,
          "bits": [ 6536 ],
          "attributes": {
            "hdlname": "atbs_core_0 n349_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5663.8-5663.14"
          }
        },
        "atbs_core_0.n351_o": {
          "hide_name": 0,
          "bits": [ 6537, 6538, 6539 ],
          "attributes": {
            "hdlname": "atbs_core_0 n351_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5664.14-5664.20"
          }
        },
        "atbs_core_0.n353_o": {
          "hide_name": 0,
          "bits": [ 6540 ],
          "attributes": {
            "hdlname": "atbs_core_0 n353_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5665.8-5665.14"
          }
        },
        "atbs_core_0.n356_o": {
          "hide_name": 0,
          "bits": [ 6522 ],
          "attributes": {
            "hdlname": "atbs_core_0 n356_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5666.8-5666.14"
          }
        },
        "atbs_core_0.n359_o": {
          "hide_name": 0,
          "bits": [ 6522 ],
          "attributes": {
            "hdlname": "atbs_core_0 n359_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5667.8-5667.14"
          }
        },
        "atbs_core_0.n361_o": {
          "hide_name": 0,
          "bits": [ 6521 ],
          "attributes": {
            "hdlname": "atbs_core_0 n361_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5668.8-5668.14"
          }
        },
        "atbs_core_0.n363_o": {
          "hide_name": 0,
          "bits": [ 6512, 6513, 6514 ],
          "attributes": {
            "hdlname": "atbs_core_0 n363_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5669.14-5669.20"
          }
        },
        "atbs_core_0.n364_o": {
          "hide_name": 0,
          "bits": [ 6506 ],
          "attributes": {
            "hdlname": "atbs_core_0 n364_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5670.8-5670.14"
          }
        },
        "atbs_core_0.n366_o": {
          "hide_name": 0,
          "bits": [ 6427 ],
          "attributes": {
            "hdlname": "atbs_core_0 n366_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5671.8-5671.14"
          }
        },
        "atbs_core_0.n368_o": {
          "hide_name": 0,
          "bits": [ 6500 ],
          "attributes": {
            "hdlname": "atbs_core_0 n368_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5672.8-5672.14"
          }
        },
        "atbs_core_0.n370_o": {
          "hide_name": 0,
          "bits": [ 6428 ],
          "attributes": {
            "hdlname": "atbs_core_0 n370_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5673.8-5673.14"
          }
        },
        "atbs_core_0.n373_o": {
          "hide_name": 0,
          "bits": [ 6515, 6516, "1" ],
          "attributes": {
            "hdlname": "atbs_core_0 n373_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5674.14-5674.20"
          }
        },
        "atbs_core_0.n375_o": {
          "hide_name": 0,
          "bits": [ 6429 ],
          "attributes": {
            "hdlname": "atbs_core_0 n375_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5675.8-5675.14"
          }
        },
        "atbs_core_0.n377_o": {
          "hide_name": 0,
          "bits": [ 6500 ],
          "attributes": {
            "hdlname": "atbs_core_0 n377_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5676.8-5676.14"
          }
        },
        "atbs_core_0.n378_o": {
          "hide_name": 0,
          "bits": [ 6448 ],
          "attributes": {
            "hdlname": "atbs_core_0 n378_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5677.8-5677.14"
          }
        },
        "atbs_core_0.n379_o": {
          "hide_name": 0,
          "bits": [ 6469 ],
          "attributes": {
            "hdlname": "atbs_core_0 n379_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5678.8-5678.14"
          }
        },
        "atbs_core_0.n380_o": {
          "hide_name": 0,
          "bits": [ 6299 ],
          "attributes": {
            "hdlname": "atbs_core_0 n380_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5679.8-5679.14"
          }
        },
        "atbs_core_0.n383_o": {
          "hide_name": 0,
          "bits": [ 6517 ],
          "attributes": {
            "hdlname": "atbs_core_0 n383_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5680.8-5680.14"
          }
        },
        "atbs_core_0.n386_o": {
          "hide_name": 0,
          "bits": [ 6517 ],
          "attributes": {
            "hdlname": "atbs_core_0 n386_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5681.8-5681.14"
          }
        },
        "atbs_core_0.n389_o": {
          "hide_name": 0,
          "bits": [ 6517 ],
          "attributes": {
            "hdlname": "atbs_core_0 n389_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5682.8-5682.14"
          }
        },
        "atbs_core_0.n392_o": {
          "hide_name": 0,
          "bits": [ 6517, "1", "1" ],
          "attributes": {
            "hdlname": "atbs_core_0 n392_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5683.14-5683.20"
          }
        },
        "atbs_core_0.n394_o": {
          "hide_name": 0,
          "bits": [ 6499 ],
          "attributes": {
            "hdlname": "atbs_core_0 n394_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5684.8-5684.14"
          }
        },
        "atbs_core_0.n396_o": {
          "hide_name": 0,
          "bits": [ 6499 ],
          "attributes": {
            "hdlname": "atbs_core_0 n396_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5685.8-5685.14"
          }
        },
        "atbs_core_0.n398_o": {
          "hide_name": 0,
          "bits": [ 6430 ],
          "attributes": {
            "hdlname": "atbs_core_0 n398_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5686.8-5686.14"
          }
        },
        "atbs_core_0.n401_o": {
          "hide_name": 0,
          "bits": [ 6541 ],
          "attributes": {
            "hdlname": "atbs_core_0 n401_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5687.8-5687.14"
          }
        },
        "atbs_core_0.n404_o": {
          "hide_name": 0,
          "bits": [ 6542 ],
          "attributes": {
            "hdlname": "atbs_core_0 n404_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5688.8-5688.14"
          }
        },
        "atbs_core_0.n406_o": {
          "hide_name": 0,
          "bits": [ 6504 ],
          "attributes": {
            "hdlname": "atbs_core_0 n406_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5689.8-5689.14"
          }
        },
        "atbs_core_0.n407_o": {
          "hide_name": 0,
          "bits": [ 6503 ],
          "attributes": {
            "hdlname": "atbs_core_0 n407_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5690.8-5690.14"
          }
        },
        "atbs_core_0.n410_o": {
          "hide_name": 0,
          "bits": [ 6502 ],
          "attributes": {
            "hdlname": "atbs_core_0 n410_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5691.8-5691.14"
          }
        },
        "atbs_core_0.n412_o": {
          "hide_name": 0,
          "bits": [ 6501 ],
          "attributes": {
            "hdlname": "atbs_core_0 n412_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5692.8-5692.14"
          }
        },
        "atbs_core_0.n413_o": {
          "hide_name": 0,
          "bits": [ 6326 ],
          "attributes": {
            "hdlname": "atbs_core_0 n413_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5693.8-5693.14"
          }
        },
        "atbs_core_0.n417_o": {
          "hide_name": 0,
          "bits": [ 6543, 6544, 6545 ],
          "attributes": {
            "hdlname": "atbs_core_0 n417_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5695.14-5695.20"
          }
        },
        "atbs_core_0.n419_o": {
          "hide_name": 0,
          "bits": [ 6540 ],
          "attributes": {
            "hdlname": "atbs_core_0 n419_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5696.8-5696.14"
          }
        },
        "atbs_core_0.n422_o": {
          "hide_name": 0,
          "bits": [ 6522 ],
          "attributes": {
            "hdlname": "atbs_core_0 n422_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5697.8-5697.14"
          }
        },
        "atbs_core_0.n425_o": {
          "hide_name": 0,
          "bits": [ 6522 ],
          "attributes": {
            "hdlname": "atbs_core_0 n425_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5698.8-5698.14"
          }
        },
        "atbs_core_0.n427_o": {
          "hide_name": 0,
          "bits": [ 6518, 6519, 6520 ],
          "attributes": {
            "hdlname": "atbs_core_0 n427_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5699.14-5699.20"
          }
        },
        "atbs_core_0.n428_o": {
          "hide_name": 0,
          "bits": [ 6506 ],
          "attributes": {
            "hdlname": "atbs_core_0 n428_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5700.8-5700.14"
          }
        },
        "atbs_core_0.n430_o": {
          "hide_name": 0,
          "bits": [ 6431 ],
          "attributes": {
            "hdlname": "atbs_core_0 n430_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5701.8-5701.14"
          }
        },
        "atbs_core_0.n431_o": {
          "hide_name": 0,
          "bits": [ 6422, 6423, 6424, 6426, 6427, 6429, 6430, 6431 ],
          "attributes": {
            "hdlname": "atbs_core_0 n431_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5702.14-5702.20"
          }
        },
        "atbs_core_0.n433_o": {
          "hide_name": 0,
          "bits": [ 6451 ],
          "attributes": {
            "hdlname": "atbs_core_0 n433_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5703.7-5703.13"
          }
        },
        "atbs_core_0.n436_o": {
          "hide_name": 0,
          "bits": [ 6451 ],
          "attributes": {
            "hdlname": "atbs_core_0 n436_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5704.7-5704.13"
          }
        },
        "atbs_core_0.n439_o": {
          "hide_name": 0,
          "bits": [ 6290 ],
          "attributes": {
            "hdlname": "atbs_core_0 n439_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5705.7-5705.13"
          }
        },
        "atbs_core_0.n442_o": {
          "hide_name": 0,
          "bits": [ 6462 ],
          "attributes": {
            "hdlname": "atbs_core_0 n442_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5706.7-5706.13"
          }
        },
        "atbs_core_0.n445_o": {
          "hide_name": 0,
          "bits": [ 6290 ],
          "attributes": {
            "hdlname": "atbs_core_0 n445_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5707.7-5707.13"
          }
        },
        "atbs_core_0.n449_o": {
          "hide_name": 0,
          "bits": [ 6465 ],
          "attributes": {
            "hdlname": "atbs_core_0 n449_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5708.7-5708.13"
          }
        },
        "atbs_core_0.n453_o": {
          "hide_name": 0,
          "bits": [ 6471, 6472, 6473 ],
          "attributes": {
            "hdlname": "atbs_core_0 n453_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5709.13-5709.19"
          }
        },
        "atbs_core_0.n454_o": {
          "hide_name": 0,
          "bits": [ 6106 ],
          "attributes": {
            "hdlname": "atbs_core_0 n454_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5710.7-5710.13"
          }
        },
        "atbs_core_0.n456_o": {
          "hide_name": 0,
          "bits": [ 6108 ],
          "attributes": {
            "hdlname": "atbs_core_0 n456_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5711.7-5711.13"
          }
        },
        "atbs_core_0.n458_o": {
          "hide_name": 0,
          "bits": [ 6110 ],
          "attributes": {
            "hdlname": "atbs_core_0 n458_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5712.7-5712.13"
          }
        },
        "atbs_core_0.n461_o": {
          "hide_name": 0,
          "bits": [ 5975 ],
          "attributes": {
            "hdlname": "atbs_core_0 n461_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5713.7-5713.13"
          }
        },
        "atbs_core_0.n462_o": {
          "hide_name": 0,
          "bits": [ 5978 ],
          "attributes": {
            "hdlname": "atbs_core_0 n462_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5714.7-5714.13"
          }
        },
        "atbs_core_0.n465_o": {
          "hide_name": 0,
          "bits": [ 5969 ],
          "attributes": {
            "hdlname": "atbs_core_0 n465_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5715.7-5715.13"
          }
        },
        "atbs_core_0.n467_o": {
          "hide_name": 0,
          "bits": [ 5972 ],
          "attributes": {
            "hdlname": "atbs_core_0 n467_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5716.7-5716.13"
          }
        },
        "atbs_core_0.n549_o": {
          "hide_name": 0,
          "bits": [ 6316 ],
          "attributes": {
            "hdlname": "atbs_core_0 n549_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5717.8-5717.14"
          }
        },
        "atbs_core_0.n551_o": {
          "hide_name": 0,
          "bits": [ 6315 ],
          "attributes": {
            "hdlname": "atbs_core_0 n551_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5718.8-5718.14"
          }
        },
        "atbs_core_0.n553_o": {
          "hide_name": 0,
          "bits": [ 6314 ],
          "attributes": {
            "hdlname": "atbs_core_0 n553_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5719.8-5719.14"
          }
        },
        "atbs_core_0.n555_o": {
          "hide_name": 0,
          "bits": [ 6313 ],
          "attributes": {
            "hdlname": "atbs_core_0 n555_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5720.8-5720.14"
          }
        },
        "atbs_core_0.n557_o": {
          "hide_name": 0,
          "bits": [ 6312 ],
          "attributes": {
            "hdlname": "atbs_core_0 n557_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5721.8-5721.14"
          }
        },
        "atbs_core_0.n559_o": {
          "hide_name": 0,
          "bits": [ 6546, 6547, 6548, 6549, 6550, 6551, 6552 ],
          "attributes": {
            "hdlname": "atbs_core_0 n559_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5722.14-5722.20"
          }
        },
        "atbs_core_0.n561_o": {
          "hide_name": 0,
          "bits": [ 6553, 6554, 6555, 6556, 6557, 6558, 6559 ],
          "attributes": {
            "hdlname": "atbs_core_0 n561_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5723.14-5723.20"
          }
        },
        "atbs_core_0.n563_o": {
          "hide_name": 0,
          "bits": [ 6560, 6561, 6562, 6563, 6564, 6565, 6566 ],
          "attributes": {
            "hdlname": "atbs_core_0 n563_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5724.14-5724.20"
          }
        },
        "atbs_core_0.n565_o": {
          "hide_name": 0,
          "bits": [ 6567, 6568, 6569, 6570, 6571, 6572, 6573 ],
          "attributes": {
            "hdlname": "atbs_core_0 n565_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5725.14-5725.20"
          }
        },
        "atbs_core_0.n567_o": {
          "hide_name": 0,
          "bits": [ 5984, 5985, 5986, 5987, 5988, 5989, 5990 ],
          "attributes": {
            "hdlname": "atbs_core_0 n567_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5726.14-5726.20"
          }
        },
        "atbs_core_0.n569_o": {
          "hide_name": 0,
          "bits": [ 6316 ],
          "attributes": {
            "hdlname": "atbs_core_0 n569_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5727.8-5727.14"
          }
        },
        "atbs_core_0.n571_o": {
          "hide_name": 0,
          "bits": [ 6315 ],
          "attributes": {
            "hdlname": "atbs_core_0 n571_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5728.8-5728.14"
          }
        },
        "atbs_core_0.n573_o": {
          "hide_name": 0,
          "bits": [ 6314 ],
          "attributes": {
            "hdlname": "atbs_core_0 n573_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5729.8-5729.14"
          }
        },
        "atbs_core_0.n575_o": {
          "hide_name": 0,
          "bits": [ 6574, 6575, 6576, 6577, 6578, 6579, 6580, 6581 ],
          "attributes": {
            "hdlname": "atbs_core_0 n575_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5730.14-5730.20"
          }
        },
        "atbs_core_0.n577_o": {
          "hide_name": 0,
          "bits": [ 6582, 6583, 6584, 6585, 6586, 6587, 6588, 6589 ],
          "attributes": {
            "hdlname": "atbs_core_0 n577_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5731.14-5731.20"
          }
        },
        "atbs_core_0.n579_o": {
          "hide_name": 0,
          "bits": [ 6002, 6003, 6004, 6005, 6006, 6007, 6008, 6009 ],
          "attributes": {
            "hdlname": "atbs_core_0 n579_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5732.14-5732.20"
          }
        },
        "atbs_core_0.n581_o": {
          "hide_name": 0,
          "bits": [ 6316 ],
          "attributes": {
            "hdlname": "atbs_core_0 n581_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5733.8-5733.14"
          }
        },
        "atbs_core_0.n583_o": {
          "hide_name": 0,
          "bits": [ 6315 ],
          "attributes": {
            "hdlname": "atbs_core_0 n583_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5734.8-5734.14"
          }
        },
        "atbs_core_0.n585_o": {
          "hide_name": 0,
          "bits": [ 6314 ],
          "attributes": {
            "hdlname": "atbs_core_0 n585_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5735.8-5735.14"
          }
        },
        "atbs_core_0.n587_o": {
          "hide_name": 0,
          "bits": [ 6574, 6575, 6576, 6577, 6578, 6579, 6580, 6581 ],
          "attributes": {
            "hdlname": "atbs_core_0 n587_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5736.14-5736.20"
          }
        },
        "atbs_core_0.n589_o": {
          "hide_name": 0,
          "bits": [ 6582, 6583, 6584, 6585, 6586, 6587, 6588, 6589 ],
          "attributes": {
            "hdlname": "atbs_core_0 n589_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5737.14-5737.20"
          }
        },
        "atbs_core_0.n591_o": {
          "hide_name": 0,
          "bits": [ 6002, 6003, 6004, 6005, 6006, 6007, 6008, 6009 ],
          "attributes": {
            "hdlname": "atbs_core_0 n591_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5738.14-5738.20"
          }
        },
        "atbs_core_0.n593_o": {
          "hide_name": 0,
          "bits": [ 6316 ],
          "attributes": {
            "hdlname": "atbs_core_0 n593_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5739.8-5739.14"
          }
        },
        "atbs_core_0.n595_o": {
          "hide_name": 0,
          "bits": [ 6315 ],
          "attributes": {
            "hdlname": "atbs_core_0 n595_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5740.8-5740.14"
          }
        },
        "atbs_core_0.n597_o": {
          "hide_name": 0,
          "bits": [ 6314 ],
          "attributes": {
            "hdlname": "atbs_core_0 n597_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5741.8-5741.14"
          }
        },
        "atbs_core_0.n599_o": {
          "hide_name": 0,
          "bits": [ 6574, 6575, 6576, 6577, 6578, 6579, 6580, 6581 ],
          "attributes": {
            "hdlname": "atbs_core_0 n599_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5742.14-5742.20"
          }
        },
        "atbs_core_0.n601_o": {
          "hide_name": 0,
          "bits": [ 6582, 6583, 6584, 6585, 6586, 6587, 6588, 6589 ],
          "attributes": {
            "hdlname": "atbs_core_0 n601_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5743.14-5743.20"
          }
        },
        "atbs_core_0.n603_o": {
          "hide_name": 0,
          "bits": [ 6002, 6003, 6004, 6005, 6006, 6007, 6008, 6009 ],
          "attributes": {
            "hdlname": "atbs_core_0 n603_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5744.14-5744.20"
          }
        },
        "atbs_core_0.n605_o": {
          "hide_name": 0,
          "bits": [ 6316 ],
          "attributes": {
            "hdlname": "atbs_core_0 n605_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5745.8-5745.14"
          }
        },
        "atbs_core_0.n607_o": {
          "hide_name": 0,
          "bits": [ 6315 ],
          "attributes": {
            "hdlname": "atbs_core_0 n607_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5746.8-5746.14"
          }
        },
        "atbs_core_0.n609_o": {
          "hide_name": 0,
          "bits": [ 6590, 6591, 6592, 6593, 6594, 6595, 6596, 6597, 6598, 6599, 6600 ],
          "attributes": {
            "hdlname": "atbs_core_0 n609_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5747.15-5747.21"
          }
        },
        "atbs_core_0.n611_o": {
          "hide_name": 0,
          "bits": [ 6025, 6026, 6027, 6028, 6029, 6030, 6031, 6032, 6033, 6034, 6035 ],
          "attributes": {
            "hdlname": "atbs_core_0 n611_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5748.15-5748.21"
          }
        },
        "atbs_core_0.n613_o": {
          "hide_name": 0,
          "bits": [ 6316 ],
          "attributes": {
            "hdlname": "atbs_core_0 n613_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5749.8-5749.14"
          }
        },
        "atbs_core_0.n615_o": {
          "hide_name": 0,
          "bits": [ 6315 ],
          "attributes": {
            "hdlname": "atbs_core_0 n615_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5750.8-5750.14"
          }
        },
        "atbs_core_0.n617_o": {
          "hide_name": 0,
          "bits": [ 6314 ],
          "attributes": {
            "hdlname": "atbs_core_0 n617_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5751.8-5751.14"
          }
        },
        "atbs_core_0.n619_o": {
          "hide_name": 0,
          "bits": [ 6313 ],
          "attributes": {
            "hdlname": "atbs_core_0 n619_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5752.8-5752.14"
          }
        },
        "atbs_core_0.n621_o": {
          "hide_name": 0,
          "bits": [ 6601, 6602, 6603 ],
          "attributes": {
            "hdlname": "atbs_core_0 n621_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5753.14-5753.20"
          }
        },
        "atbs_core_0.n623_o": {
          "hide_name": 0,
          "bits": [ 6604, 6605, 6606 ],
          "attributes": {
            "hdlname": "atbs_core_0 n623_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5754.14-5754.20"
          }
        },
        "atbs_core_0.n625_o": {
          "hide_name": 0,
          "bits": [ 6607, 6608, 6609 ],
          "attributes": {
            "hdlname": "atbs_core_0 n625_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5755.14-5755.20"
          }
        },
        "atbs_core_0.n627_o": {
          "hide_name": 0,
          "bits": [ 6041, 6042, 6043 ],
          "attributes": {
            "hdlname": "atbs_core_0 n627_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5756.14-5756.20"
          }
        },
        "atbs_core_0.n629_o": {
          "hide_name": 0,
          "bits": [ 6316 ],
          "attributes": {
            "hdlname": "atbs_core_0 n629_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5757.8-5757.14"
          }
        },
        "atbs_core_0.n631_o": {
          "hide_name": 0,
          "bits": [ 6315 ],
          "attributes": {
            "hdlname": "atbs_core_0 n631_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5758.8-5758.14"
          }
        },
        "atbs_core_0.n633_o": {
          "hide_name": 0,
          "bits": [ 6314 ],
          "attributes": {
            "hdlname": "atbs_core_0 n633_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5759.8-5759.14"
          }
        },
        "atbs_core_0.n635_o": {
          "hide_name": 0,
          "bits": [ 6313 ],
          "attributes": {
            "hdlname": "atbs_core_0 n635_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5760.8-5760.14"
          }
        },
        "atbs_core_0.n637_o": {
          "hide_name": 0,
          "bits": [ 6610, 6611, 6612, 6613, 6614, 6615, 6616, 6617, 6618 ],
          "attributes": {
            "hdlname": "atbs_core_0 n637_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5761.14-5761.20"
          }
        },
        "atbs_core_0.n639_o": {
          "hide_name": 0,
          "bits": [ 6619, 6620, 6621, 6622, 6623, 6624, 6625, 6626, 6627 ],
          "attributes": {
            "hdlname": "atbs_core_0 n639_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5762.14-5762.20"
          }
        },
        "atbs_core_0.n641_o": {
          "hide_name": 0,
          "bits": [ 6628, 6629, 6630, 6631, 6632, 6633, 6634, 6635, 6636 ],
          "attributes": {
            "hdlname": "atbs_core_0 n641_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5763.14-5763.20"
          }
        },
        "atbs_core_0.n643_o": {
          "hide_name": 0,
          "bits": [ 6051, 6052, 6053, 6054, 6055, 6056, 6057, 6058, 6059 ],
          "attributes": {
            "hdlname": "atbs_core_0 n643_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5764.14-5764.20"
          }
        },
        "atbs_core_0.n645_o": {
          "hide_name": 0,
          "bits": [ 6316 ],
          "attributes": {
            "hdlname": "atbs_core_0 n645_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5765.8-5765.14"
          }
        },
        "atbs_core_0.n647_o": {
          "hide_name": 0,
          "bits": [ 6315 ],
          "attributes": {
            "hdlname": "atbs_core_0 n647_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5766.8-5766.14"
          }
        },
        "atbs_core_0.n649_o": {
          "hide_name": 0,
          "bits": [ 6314 ],
          "attributes": {
            "hdlname": "atbs_core_0 n649_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5767.8-5767.14"
          }
        },
        "atbs_core_0.n651_o": {
          "hide_name": 0,
          "bits": [ 6313 ],
          "attributes": {
            "hdlname": "atbs_core_0 n651_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5768.8-5768.14"
          }
        },
        "atbs_core_0.n653_o": {
          "hide_name": 0,
          "bits": [ 6637, 6638, 6639, 6640, 6641, 6642, 6643 ],
          "attributes": {
            "hdlname": "atbs_core_0 n653_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5769.14-5769.20"
          }
        },
        "atbs_core_0.n655_o": {
          "hide_name": 0,
          "bits": [ 6644, 6645, 6646, 6647, 6648, 6649, 6650 ],
          "attributes": {
            "hdlname": "atbs_core_0 n655_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5770.14-5770.20"
          }
        },
        "atbs_core_0.n657_o": {
          "hide_name": 0,
          "bits": [ 6651, 6652, 6653, 6654, 6655, 6656, 6657 ],
          "attributes": {
            "hdlname": "atbs_core_0 n657_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5771.14-5771.20"
          }
        },
        "atbs_core_0.n659_o": {
          "hide_name": 0,
          "bits": [ 6064, 6065, 6066, 6067, 6068, 6069, 6070 ],
          "attributes": {
            "hdlname": "atbs_core_0 n659_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5772.14-5772.20"
          }
        },
        "atbs_core_0.n661_o": {
          "hide_name": 0,
          "bits": [ 6316 ],
          "attributes": {
            "hdlname": "atbs_core_0 n661_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5773.8-5773.14"
          }
        },
        "atbs_core_0.n663_o": {
          "hide_name": 0,
          "bits": [ 6315 ],
          "attributes": {
            "hdlname": "atbs_core_0 n663_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5774.8-5774.14"
          }
        },
        "atbs_core_0.n665_o": {
          "hide_name": 0,
          "bits": [ 6314 ],
          "attributes": {
            "hdlname": "atbs_core_0 n665_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5775.8-5775.14"
          }
        },
        "atbs_core_0.n667_o": {
          "hide_name": 0,
          "bits": [ 6313 ],
          "attributes": {
            "hdlname": "atbs_core_0 n667_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5776.8-5776.14"
          }
        },
        "atbs_core_0.n669_o": {
          "hide_name": 0,
          "bits": [ 6312 ],
          "attributes": {
            "hdlname": "atbs_core_0 n669_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5777.8-5777.14"
          }
        },
        "atbs_core_0.n66_o": {
          "hide_name": 0,
          "bits": [ 6445 ],
          "attributes": {
            "hdlname": "atbs_core_0 n66_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5505.8-5505.13"
          }
        },
        "atbs_core_0.n671_o": {
          "hide_name": 0,
          "bits": [ 6321 ],
          "attributes": {
            "hdlname": "atbs_core_0 n671_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5778.8-5778.14"
          }
        },
        "atbs_core_0.n673_o": {
          "hide_name": 0,
          "bits": [ 6658, 6659, 6660, 6661, 6662, 6663, 6664, 6665, 6666, 6667, 6668, 6669, 6670, 6671, 6672, 6673, 6674, 6675, 6676 ],
          "attributes": {
            "hdlname": "atbs_core_0 n673_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5779.15-5779.21"
          }
        },
        "atbs_core_0.n675_o": {
          "hide_name": 0,
          "bits": [ 6677, 6678, 6679, 6680, 6681, 6682, 6683, 6684, 6685, 6686, 6687, 6688, 6689, 6690, 6691, 6692, 6693, 6694, 6695 ],
          "attributes": {
            "hdlname": "atbs_core_0 n675_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5780.15-5780.21"
          }
        },
        "atbs_core_0.n677_o": {
          "hide_name": 0,
          "bits": [ 6696, 6697, 6698, 6699, 6700, 6701, 6702, 6703, 6704, 6705, 6706, 6707, 6708, 6709, 6710, 6711, 6712, 6713, 6714 ],
          "attributes": {
            "hdlname": "atbs_core_0 n677_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5781.15-5781.21"
          }
        },
        "atbs_core_0.n679_o": {
          "hide_name": 0,
          "bits": [ 6715, 6716, 6717, 6718, 6719, 6720, 6721, 6722, 6723, 6724, 6725, 6726, 6727, 6728, 6729, 6730, 6731, 6732, 6733 ],
          "attributes": {
            "hdlname": "atbs_core_0 n679_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5782.15-5782.21"
          }
        },
        "atbs_core_0.n67_o": {
          "hide_name": 0,
          "bits": [ 6446 ],
          "attributes": {
            "hdlname": "atbs_core_0 n67_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5506.8-5506.13"
          }
        },
        "atbs_core_0.n681_o": {
          "hide_name": 0,
          "bits": [ 6734, 6735, 6736, 6737, 6738, 6739, 6740, 6741, 6742, 6743, 6744, 6745, 6746, 6747, 6748, 6749, 6750, 6751, 6752 ],
          "attributes": {
            "hdlname": "atbs_core_0 n681_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5783.15-5783.21"
          }
        },
        "atbs_core_0.n683_o": {
          "hide_name": 0,
          "bits": [ 6082, 6083, 6084, 6085, 6086, 6087, 6088, 6089, 6090, 6091, 6092, 6093, 6094, 6095, 6096, 6097, 6098, 6099, 6100 ],
          "attributes": {
            "hdlname": "atbs_core_0 n683_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5784.15-5784.21"
          }
        },
        "atbs_core_0.n685_o": {
          "hide_name": 0,
          "bits": [ 6316 ],
          "attributes": {
            "hdlname": "atbs_core_0 n685_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5785.8-5785.14"
          }
        },
        "atbs_core_0.n687_o": {
          "hide_name": 0,
          "bits": [ 6315 ],
          "attributes": {
            "hdlname": "atbs_core_0 n687_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5786.8-5786.14"
          }
        },
        "atbs_core_0.n689_o": {
          "hide_name": 0,
          "bits": [ 6314 ],
          "attributes": {
            "hdlname": "atbs_core_0 n689_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5787.8-5787.14"
          }
        },
        "atbs_core_0.n68_o": {
          "hide_name": 0,
          "bits": [ 4296 ],
          "attributes": {
            "hdlname": "atbs_core_0 n68_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5507.8-5507.13"
          }
        },
        "atbs_core_0.n691_o": {
          "hide_name": 0,
          "bits": [ 6313 ],
          "attributes": {
            "hdlname": "atbs_core_0 n691_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5788.8-5788.14"
          }
        },
        "atbs_core_0.n693_o": {
          "hide_name": 0,
          "bits": [ 6637, 6638, 6639, 6640, 6641, 6642, 6643 ],
          "attributes": {
            "hdlname": "atbs_core_0 n693_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5789.14-5789.20"
          }
        },
        "atbs_core_0.n695_o": {
          "hide_name": 0,
          "bits": [ 6644, 6645, 6646, 6647, 6648, 6649, 6650 ],
          "attributes": {
            "hdlname": "atbs_core_0 n695_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5790.14-5790.20"
          }
        },
        "atbs_core_0.n697_o": {
          "hide_name": 0,
          "bits": [ 6651, 6652, 6653, 6654, 6655, 6656, 6657 ],
          "attributes": {
            "hdlname": "atbs_core_0 n697_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5791.14-5791.20"
          }
        },
        "atbs_core_0.n699_o": {
          "hide_name": 0,
          "bits": [ 6064, 6065, 6066, 6067, 6068, 6069, 6070 ],
          "attributes": {
            "hdlname": "atbs_core_0 n699_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5792.14-5792.20"
          }
        },
        "atbs_core_0.n69_o": {
          "hide_name": 0,
          "bits": [ 6452 ],
          "attributes": {
            "hdlname": "atbs_core_0 n69_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5508.8-5508.13"
          }
        },
        "atbs_core_0.n701_o": {
          "hide_name": 0,
          "bits": [ 6335 ],
          "attributes": {
            "hdlname": "atbs_core_0 n701_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5793.8-5793.14"
          }
        },
        "atbs_core_0.n703_o": {
          "hide_name": 0,
          "bits": [ 6334 ],
          "attributes": {
            "hdlname": "atbs_core_0 n703_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5794.8-5794.14"
          }
        },
        "atbs_core_0.n705_o": {
          "hide_name": 0,
          "bits": [ 6338 ],
          "attributes": {
            "hdlname": "atbs_core_0 n705_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5795.8-5795.14"
          }
        },
        "atbs_core_0.n707_o": {
          "hide_name": 0,
          "bits": [ 6337 ],
          "attributes": {
            "hdlname": "atbs_core_0 n707_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5796.8-5796.14"
          }
        },
        "atbs_core_0.n709_o": {
          "hide_name": 0,
          "bits": [ 6341 ],
          "attributes": {
            "hdlname": "atbs_core_0 n709_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5797.8-5797.14"
          }
        },
        "atbs_core_0.n70_o": {
          "hide_name": 0,
          "bits": [ 4329 ],
          "attributes": {
            "hdlname": "atbs_core_0 n70_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5509.8-5509.13"
          }
        },
        "atbs_core_0.n711_o": {
          "hide_name": 0,
          "bits": [ 6340 ],
          "attributes": {
            "hdlname": "atbs_core_0 n711_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5798.8-5798.14"
          }
        },
        "atbs_core_0.n713_o": {
          "hide_name": 0,
          "bits": [ 6344 ],
          "attributes": {
            "hdlname": "atbs_core_0 n713_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5799.8-5799.14"
          }
        },
        "atbs_core_0.n715_o": {
          "hide_name": 0,
          "bits": [ 6343 ],
          "attributes": {
            "hdlname": "atbs_core_0 n715_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5800.8-5800.14"
          }
        },
        "atbs_core_0.n717_o": {
          "hide_name": 0,
          "bits": [ 6347 ],
          "attributes": {
            "hdlname": "atbs_core_0 n717_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5801.8-5801.14"
          }
        },
        "atbs_core_0.n719_o": {
          "hide_name": 0,
          "bits": [ 6346 ],
          "attributes": {
            "hdlname": "atbs_core_0 n719_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5802.8-5802.14"
          }
        },
        "atbs_core_0.n721_o": {
          "hide_name": 0,
          "bits": [ 6432 ],
          "attributes": {
            "hdlname": "atbs_core_0 n721_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5803.8-5803.14"
          }
        },
        "atbs_core_0.n723_o": {
          "hide_name": 0,
          "bits": [ 6433 ],
          "attributes": {
            "hdlname": "atbs_core_0 n723_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5804.8-5804.14"
          }
        },
        "atbs_core_0.n725_o": {
          "hide_name": 0,
          "bits": [ 6434 ],
          "attributes": {
            "hdlname": "atbs_core_0 n725_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5805.8-5805.14"
          }
        },
        "atbs_core_0.n727_o": {
          "hide_name": 0,
          "bits": [ 6435 ],
          "attributes": {
            "hdlname": "atbs_core_0 n727_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5806.8-5806.14"
          }
        },
        "atbs_core_0.n729_o": {
          "hide_name": 0,
          "bits": [ 6436 ],
          "attributes": {
            "hdlname": "atbs_core_0 n729_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5807.8-5807.14"
          }
        },
        "atbs_core_0.n72_o": {
          "hide_name": 0,
          "bits": [ 6387 ],
          "attributes": {
            "hdlname": "atbs_core_0 n72_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5511.8-5511.13"
          }
        },
        "atbs_core_0.n731_o": {
          "hide_name": 0,
          "bits": [ 6437 ],
          "attributes": {
            "hdlname": "atbs_core_0 n731_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5808.8-5808.14"
          }
        },
        "atbs_core_0.n733_o": {
          "hide_name": 0,
          "bits": [ 6438 ],
          "attributes": {
            "hdlname": "atbs_core_0 n733_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5809.8-5809.14"
          }
        },
        "atbs_core_0.n735_o": {
          "hide_name": 0,
          "bits": [ 6439 ],
          "attributes": {
            "hdlname": "atbs_core_0 n735_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5810.8-5810.14"
          }
        },
        "atbs_core_0.n737_o": {
          "hide_name": 0,
          "bits": [ 6440 ],
          "attributes": {
            "hdlname": "atbs_core_0 n737_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5811.8-5811.14"
          }
        },
        "atbs_core_0.n739_o": {
          "hide_name": 0,
          "bits": [ 6441 ],
          "attributes": {
            "hdlname": "atbs_core_0 n739_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5812.8-5812.14"
          }
        },
        "atbs_core_0.n741_o": {
          "hide_name": 0,
          "bits": [ 6442 ],
          "attributes": {
            "hdlname": "atbs_core_0 n741_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5813.8-5813.14"
          }
        },
        "atbs_core_0.n743_o": {
          "hide_name": 0,
          "bits": [ 6443 ],
          "attributes": {
            "hdlname": "atbs_core_0 n743_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5814.8-5814.14"
          }
        },
        "atbs_core_0.n745_o": {
          "hide_name": 0,
          "bits": [ 6444 ],
          "attributes": {
            "hdlname": "atbs_core_0 n745_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5815.8-5815.14"
          }
        },
        "atbs_core_0.n747_o": {
          "hide_name": 0,
          "bits": [ 6753 ],
          "attributes": {
            "hdlname": "atbs_core_0 n747_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5816.8-5816.14"
          }
        },
        "atbs_core_0.n749_o": {
          "hide_name": 0,
          "bits": [ 6754 ],
          "attributes": {
            "hdlname": "atbs_core_0 n749_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5817.8-5817.14"
          }
        },
        "atbs_core_0.n750_o": {
          "hide_name": 0,
          "bits": [ 6755 ],
          "attributes": {
            "hdlname": "atbs_core_0 n750_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5818.8-5818.14"
          }
        },
        "atbs_core_0.n752_o": {
          "hide_name": 0,
          "bits": [ 6756 ],
          "attributes": {
            "hdlname": "atbs_core_0 n752_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5819.8-5819.14"
          }
        },
        "atbs_core_0.n753_o": {
          "hide_name": 0,
          "bits": [ 6757 ],
          "attributes": {
            "hdlname": "atbs_core_0 n753_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5820.8-5820.14"
          }
        },
        "atbs_core_0.n754_o": {
          "hide_name": 0,
          "bits": [ 6758 ],
          "attributes": {
            "hdlname": "atbs_core_0 n754_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5821.8-5821.14"
          }
        },
        "atbs_core_0.n756_o": {
          "hide_name": 0,
          "bits": [ 6759 ],
          "attributes": {
            "hdlname": "atbs_core_0 n756_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5822.8-5822.14"
          }
        },
        "atbs_core_0.n757_o": {
          "hide_name": 0,
          "bits": [ 6760 ],
          "attributes": {
            "hdlname": "atbs_core_0 n757_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5823.8-5823.14"
          }
        },
        "atbs_core_0.n758_o": {
          "hide_name": 0,
          "bits": [ 6761 ],
          "attributes": {
            "hdlname": "atbs_core_0 n758_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5824.8-5824.14"
          }
        },
        "atbs_core_0.n759_o": {
          "hide_name": 0,
          "bits": [ 6762 ],
          "attributes": {
            "hdlname": "atbs_core_0 n759_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5825.8-5825.14"
          }
        },
        "atbs_core_0.n761_o": {
          "hide_name": 0,
          "bits": [ 6763 ],
          "attributes": {
            "hdlname": "atbs_core_0 n761_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5826.8-5826.14"
          }
        },
        "atbs_core_0.n762_o": {
          "hide_name": 0,
          "bits": [ 6764 ],
          "attributes": {
            "hdlname": "atbs_core_0 n762_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5827.8-5827.14"
          }
        },
        "atbs_core_0.n763_o": {
          "hide_name": 0,
          "bits": [ 6765 ],
          "attributes": {
            "hdlname": "atbs_core_0 n763_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5828.8-5828.14"
          }
        },
        "atbs_core_0.n764_o": {
          "hide_name": 0,
          "bits": [ 6766 ],
          "attributes": {
            "hdlname": "atbs_core_0 n764_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5829.8-5829.14"
          }
        },
        "atbs_core_0.n765_o": {
          "hide_name": 0,
          "bits": [ 6767 ],
          "attributes": {
            "hdlname": "atbs_core_0 n765_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5830.8-5830.14"
          }
        },
        "atbs_core_0.n767_o": {
          "hide_name": 0,
          "bits": [ 6768 ],
          "attributes": {
            "hdlname": "atbs_core_0 n767_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5831.8-5831.14"
          }
        },
        "atbs_core_0.n768_o": {
          "hide_name": 0,
          "bits": [ 6769 ],
          "attributes": {
            "hdlname": "atbs_core_0 n768_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5832.8-5832.14"
          }
        },
        "atbs_core_0.n769_o": {
          "hide_name": 0,
          "bits": [ 6770 ],
          "attributes": {
            "hdlname": "atbs_core_0 n769_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5833.8-5833.14"
          }
        },
        "atbs_core_0.n770_o": {
          "hide_name": 0,
          "bits": [ 6771 ],
          "attributes": {
            "hdlname": "atbs_core_0 n770_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5834.8-5834.14"
          }
        },
        "atbs_core_0.n771_o": {
          "hide_name": 0,
          "bits": [ 6772 ],
          "attributes": {
            "hdlname": "atbs_core_0 n771_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5835.8-5835.14"
          }
        },
        "atbs_core_0.n772_o": {
          "hide_name": 0,
          "bits": [ 6773 ],
          "attributes": {
            "hdlname": "atbs_core_0 n772_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5836.8-5836.14"
          }
        },
        "atbs_core_0.n774_o": {
          "hide_name": 0,
          "bits": [ 6774 ],
          "attributes": {
            "hdlname": "atbs_core_0 n774_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5837.8-5837.14"
          }
        },
        "atbs_core_0.n775_o": {
          "hide_name": 0,
          "bits": [ 6775 ],
          "attributes": {
            "hdlname": "atbs_core_0 n775_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5838.8-5838.14"
          }
        },
        "atbs_core_0.n776_o": {
          "hide_name": 0,
          "bits": [ 6776 ],
          "attributes": {
            "hdlname": "atbs_core_0 n776_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5839.8-5839.14"
          }
        },
        "atbs_core_0.n777_o": {
          "hide_name": 0,
          "bits": [ 6777 ],
          "attributes": {
            "hdlname": "atbs_core_0 n777_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5840.8-5840.14"
          }
        },
        "atbs_core_0.n778_o": {
          "hide_name": 0,
          "bits": [ 6778 ],
          "attributes": {
            "hdlname": "atbs_core_0 n778_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5841.8-5841.14"
          }
        },
        "atbs_core_0.n779_o": {
          "hide_name": 0,
          "bits": [ 6779 ],
          "attributes": {
            "hdlname": "atbs_core_0 n779_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5842.8-5842.14"
          }
        },
        "atbs_core_0.n780_o": {
          "hide_name": 0,
          "bits": [ 6780 ],
          "attributes": {
            "hdlname": "atbs_core_0 n780_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5843.8-5843.14"
          }
        },
        "atbs_core_0.n782_o": {
          "hide_name": 0,
          "bits": [ 6781 ],
          "attributes": {
            "hdlname": "atbs_core_0 n782_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5844.8-5844.14"
          }
        },
        "atbs_core_0.n783_o": {
          "hide_name": 0,
          "bits": [ 6782 ],
          "attributes": {
            "hdlname": "atbs_core_0 n783_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5845.8-5845.14"
          }
        },
        "atbs_core_0.n784_o": {
          "hide_name": 0,
          "bits": [ 6783 ],
          "attributes": {
            "hdlname": "atbs_core_0 n784_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5846.8-5846.14"
          }
        },
        "atbs_core_0.n785_o": {
          "hide_name": 0,
          "bits": [ 6784 ],
          "attributes": {
            "hdlname": "atbs_core_0 n785_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5847.8-5847.14"
          }
        },
        "atbs_core_0.n786_o": {
          "hide_name": 0,
          "bits": [ 6785 ],
          "attributes": {
            "hdlname": "atbs_core_0 n786_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5848.8-5848.14"
          }
        },
        "atbs_core_0.n787_o": {
          "hide_name": 0,
          "bits": [ 6786 ],
          "attributes": {
            "hdlname": "atbs_core_0 n787_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5849.8-5849.14"
          }
        },
        "atbs_core_0.n788_o": {
          "hide_name": 0,
          "bits": [ 6787 ],
          "attributes": {
            "hdlname": "atbs_core_0 n788_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5850.8-5850.14"
          }
        },
        "atbs_core_0.n789_o": {
          "hide_name": 0,
          "bits": [ 6788 ],
          "attributes": {
            "hdlname": "atbs_core_0 n789_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5851.8-5851.14"
          }
        },
        "atbs_core_0.n791_o": {
          "hide_name": 0,
          "bits": [ 6789 ],
          "attributes": {
            "hdlname": "atbs_core_0 n791_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5852.8-5852.14"
          }
        },
        "atbs_core_0.n792_o": {
          "hide_name": 0,
          "bits": [ 6790 ],
          "attributes": {
            "hdlname": "atbs_core_0 n792_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5853.8-5853.14"
          }
        },
        "atbs_core_0.n793_o": {
          "hide_name": 0,
          "bits": [ 6791 ],
          "attributes": {
            "hdlname": "atbs_core_0 n793_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5854.8-5854.14"
          }
        },
        "atbs_core_0.n794_o": {
          "hide_name": 0,
          "bits": [ 6792 ],
          "attributes": {
            "hdlname": "atbs_core_0 n794_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5855.8-5855.14"
          }
        },
        "atbs_core_0.n795_o": {
          "hide_name": 0,
          "bits": [ 6793 ],
          "attributes": {
            "hdlname": "atbs_core_0 n795_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5856.8-5856.14"
          }
        },
        "atbs_core_0.n796_o": {
          "hide_name": 0,
          "bits": [ 6794 ],
          "attributes": {
            "hdlname": "atbs_core_0 n796_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5857.8-5857.14"
          }
        },
        "atbs_core_0.n797_o": {
          "hide_name": 0,
          "bits": [ 6795 ],
          "attributes": {
            "hdlname": "atbs_core_0 n797_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5858.8-5858.14"
          }
        },
        "atbs_core_0.n798_o": {
          "hide_name": 0,
          "bits": [ 6796 ],
          "attributes": {
            "hdlname": "atbs_core_0 n798_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5859.8-5859.14"
          }
        },
        "atbs_core_0.n799_o": {
          "hide_name": 0,
          "bits": [ 6797 ],
          "attributes": {
            "hdlname": "atbs_core_0 n799_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5860.8-5860.14"
          }
        },
        "atbs_core_0.n801_o": {
          "hide_name": 0,
          "bits": [ 6798 ],
          "attributes": {
            "hdlname": "atbs_core_0 n801_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5861.8-5861.14"
          }
        },
        "atbs_core_0.n802_o": {
          "hide_name": 0,
          "bits": [ 6799 ],
          "attributes": {
            "hdlname": "atbs_core_0 n802_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5862.8-5862.14"
          }
        },
        "atbs_core_0.n803_o": {
          "hide_name": 0,
          "bits": [ 6800 ],
          "attributes": {
            "hdlname": "atbs_core_0 n803_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5863.8-5863.14"
          }
        },
        "atbs_core_0.n804_o": {
          "hide_name": 0,
          "bits": [ 6801 ],
          "attributes": {
            "hdlname": "atbs_core_0 n804_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5864.8-5864.14"
          }
        },
        "atbs_core_0.n805_o": {
          "hide_name": 0,
          "bits": [ 6802 ],
          "attributes": {
            "hdlname": "atbs_core_0 n805_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5865.8-5865.14"
          }
        },
        "atbs_core_0.n806_o": {
          "hide_name": 0,
          "bits": [ 6803 ],
          "attributes": {
            "hdlname": "atbs_core_0 n806_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5866.8-5866.14"
          }
        },
        "atbs_core_0.n807_o": {
          "hide_name": 0,
          "bits": [ 6804 ],
          "attributes": {
            "hdlname": "atbs_core_0 n807_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5867.8-5867.14"
          }
        },
        "atbs_core_0.n808_o": {
          "hide_name": 0,
          "bits": [ 6805 ],
          "attributes": {
            "hdlname": "atbs_core_0 n808_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5868.8-5868.14"
          }
        },
        "atbs_core_0.n809_o": {
          "hide_name": 0,
          "bits": [ 6806 ],
          "attributes": {
            "hdlname": "atbs_core_0 n809_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5869.8-5869.14"
          }
        },
        "atbs_core_0.n810_o": {
          "hide_name": 0,
          "bits": [ 6807 ],
          "attributes": {
            "hdlname": "atbs_core_0 n810_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5870.8-5870.14"
          }
        },
        "atbs_core_0.n813_o": {
          "hide_name": 0,
          "bits": [ 6808 ],
          "attributes": {
            "hdlname": "atbs_core_0 n813_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5871.8-5871.14"
          }
        },
        "atbs_core_0.n814_o": {
          "hide_name": 0,
          "bits": [ 6809 ],
          "attributes": {
            "hdlname": "atbs_core_0 n814_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5872.8-5872.14"
          }
        },
        "atbs_core_0.n815_o": {
          "hide_name": 0,
          "bits": [ 6810 ],
          "attributes": {
            "hdlname": "atbs_core_0 n815_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5873.8-5873.14"
          }
        },
        "atbs_core_0.n816_o": {
          "hide_name": 0,
          "bits": [ 6811 ],
          "attributes": {
            "hdlname": "atbs_core_0 n816_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5874.8-5874.14"
          }
        },
        "atbs_core_0.n817_o": {
          "hide_name": 0,
          "bits": [ 6812 ],
          "attributes": {
            "hdlname": "atbs_core_0 n817_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5875.8-5875.14"
          }
        },
        "atbs_core_0.n818_o": {
          "hide_name": 0,
          "bits": [ 6813 ],
          "attributes": {
            "hdlname": "atbs_core_0 n818_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5876.8-5876.14"
          }
        },
        "atbs_core_0.n819_o": {
          "hide_name": 0,
          "bits": [ 6814 ],
          "attributes": {
            "hdlname": "atbs_core_0 n819_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5877.8-5877.14"
          }
        },
        "atbs_core_0.n820_o": {
          "hide_name": 0,
          "bits": [ 6815 ],
          "attributes": {
            "hdlname": "atbs_core_0 n820_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5878.8-5878.14"
          }
        },
        "atbs_core_0.n821_o": {
          "hide_name": 0,
          "bits": [ 6816 ],
          "attributes": {
            "hdlname": "atbs_core_0 n821_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5879.8-5879.14"
          }
        },
        "atbs_core_0.n822_o": {
          "hide_name": 0,
          "bits": [ 6817 ],
          "attributes": {
            "hdlname": "atbs_core_0 n822_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5880.8-5880.14"
          }
        },
        "atbs_core_0.n823_o": {
          "hide_name": 0,
          "bits": [ 6818 ],
          "attributes": {
            "hdlname": "atbs_core_0 n823_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5881.8-5881.14"
          }
        },
        "atbs_core_0.n825_o": {
          "hide_name": 0,
          "bits": [ 6819 ],
          "attributes": {
            "hdlname": "atbs_core_0 n825_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5882.8-5882.14"
          }
        },
        "atbs_core_0.n826_o": {
          "hide_name": 0,
          "bits": [ 6820 ],
          "attributes": {
            "hdlname": "atbs_core_0 n826_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5883.8-5883.14"
          }
        },
        "atbs_core_0.n827_o": {
          "hide_name": 0,
          "bits": [ 6821 ],
          "attributes": {
            "hdlname": "atbs_core_0 n827_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5884.8-5884.14"
          }
        },
        "atbs_core_0.n828_o": {
          "hide_name": 0,
          "bits": [ 6822 ],
          "attributes": {
            "hdlname": "atbs_core_0 n828_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5885.8-5885.14"
          }
        },
        "atbs_core_0.n829_o": {
          "hide_name": 0,
          "bits": [ 6823 ],
          "attributes": {
            "hdlname": "atbs_core_0 n829_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5886.8-5886.14"
          }
        },
        "atbs_core_0.n830_o": {
          "hide_name": 0,
          "bits": [ 6824 ],
          "attributes": {
            "hdlname": "atbs_core_0 n830_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5887.8-5887.14"
          }
        },
        "atbs_core_0.n831_o": {
          "hide_name": 0,
          "bits": [ 6825 ],
          "attributes": {
            "hdlname": "atbs_core_0 n831_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5888.8-5888.14"
          }
        },
        "atbs_core_0.n832_o": {
          "hide_name": 0,
          "bits": [ 6826 ],
          "attributes": {
            "hdlname": "atbs_core_0 n832_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5889.8-5889.14"
          }
        },
        "atbs_core_0.n833_o": {
          "hide_name": 0,
          "bits": [ 6827 ],
          "attributes": {
            "hdlname": "atbs_core_0 n833_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5890.8-5890.14"
          }
        },
        "atbs_core_0.n834_o": {
          "hide_name": 0,
          "bits": [ 6828 ],
          "attributes": {
            "hdlname": "atbs_core_0 n834_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5891.8-5891.14"
          }
        },
        "atbs_core_0.n835_o": {
          "hide_name": 0,
          "bits": [ 6829 ],
          "attributes": {
            "hdlname": "atbs_core_0 n835_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5892.8-5892.14"
          }
        },
        "atbs_core_0.n838_o": {
          "hide_name": 0,
          "bits": [ 6830 ],
          "attributes": {
            "hdlname": "atbs_core_0 n838_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5893.8-5893.14"
          }
        },
        "atbs_core_0.n841_o": {
          "hide_name": 0,
          "bits": [ 6831 ],
          "attributes": {
            "hdlname": "atbs_core_0 n841_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5894.8-5894.14"
          }
        },
        "atbs_core_0.n843_o": {
          "hide_name": 0,
          "bits": [ 6832 ],
          "attributes": {
            "hdlname": "atbs_core_0 n843_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5895.8-5895.14"
          }
        },
        "atbs_core_0.n844_o": {
          "hide_name": 0,
          "bits": [ 6833 ],
          "attributes": {
            "hdlname": "atbs_core_0 n844_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5896.8-5896.14"
          }
        },
        "atbs_core_0.n845_o": {
          "hide_name": 0,
          "bits": [ 6834 ],
          "attributes": {
            "hdlname": "atbs_core_0 n845_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5897.8-5897.14"
          }
        },
        "atbs_core_0.n846_o": {
          "hide_name": 0,
          "bits": [ 6835 ],
          "attributes": {
            "hdlname": "atbs_core_0 n846_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5898.8-5898.14"
          }
        },
        "atbs_core_0.n847_o": {
          "hide_name": 0,
          "bits": [ 6836 ],
          "attributes": {
            "hdlname": "atbs_core_0 n847_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5899.8-5899.14"
          }
        },
        "atbs_core_0.n848_o": {
          "hide_name": 0,
          "bits": [ 6837 ],
          "attributes": {
            "hdlname": "atbs_core_0 n848_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5900.8-5900.14"
          }
        },
        "atbs_core_0.n849_o": {
          "hide_name": 0,
          "bits": [ 6838 ],
          "attributes": {
            "hdlname": "atbs_core_0 n849_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5901.8-5901.14"
          }
        },
        "atbs_core_0.n850_o": {
          "hide_name": 0,
          "bits": [ 6839 ],
          "attributes": {
            "hdlname": "atbs_core_0 n850_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5902.8-5902.14"
          }
        },
        "atbs_core_0.n851_o": {
          "hide_name": 0,
          "bits": [ 6840 ],
          "attributes": {
            "hdlname": "atbs_core_0 n851_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5903.8-5903.14"
          }
        },
        "atbs_core_0.n852_o": {
          "hide_name": 0,
          "bits": [ 6841 ],
          "attributes": {
            "hdlname": "atbs_core_0 n852_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5904.8-5904.14"
          }
        },
        "atbs_core_0.n853_o": {
          "hide_name": 0,
          "bits": [ 6842 ],
          "attributes": {
            "hdlname": "atbs_core_0 n853_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5905.8-5905.14"
          }
        },
        "atbs_core_0.n855_o": {
          "hide_name": 0,
          "bits": [ 6843 ],
          "attributes": {
            "hdlname": "atbs_core_0 n855_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5906.8-5906.14"
          }
        },
        "atbs_core_0.n857_o": {
          "hide_name": 0,
          "bits": [ 6844 ],
          "attributes": {
            "hdlname": "atbs_core_0 n857_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5907.8-5907.14"
          }
        },
        "atbs_core_0.n859_o": {
          "hide_name": 0,
          "bits": [ 6845 ],
          "attributes": {
            "hdlname": "atbs_core_0 n859_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5908.8-5908.14"
          }
        },
        "atbs_core_0.n860_o": {
          "hide_name": 0,
          "bits": [ 6846 ],
          "attributes": {
            "hdlname": "atbs_core_0 n860_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5909.8-5909.14"
          }
        },
        "atbs_core_0.n861_o": {
          "hide_name": 0,
          "bits": [ 6847 ],
          "attributes": {
            "hdlname": "atbs_core_0 n861_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5910.8-5910.14"
          }
        },
        "atbs_core_0.n862_o": {
          "hide_name": 0,
          "bits": [ 6848 ],
          "attributes": {
            "hdlname": "atbs_core_0 n862_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5911.8-5911.14"
          }
        },
        "atbs_core_0.n863_o": {
          "hide_name": 0,
          "bits": [ 6849 ],
          "attributes": {
            "hdlname": "atbs_core_0 n863_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5912.8-5912.14"
          }
        },
        "atbs_core_0.n864_o": {
          "hide_name": 0,
          "bits": [ 6850 ],
          "attributes": {
            "hdlname": "atbs_core_0 n864_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5913.8-5913.14"
          }
        },
        "atbs_core_0.n865_o": {
          "hide_name": 0,
          "bits": [ 6851 ],
          "attributes": {
            "hdlname": "atbs_core_0 n865_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5914.8-5914.14"
          }
        },
        "atbs_core_0.n866_o": {
          "hide_name": 0,
          "bits": [ 6852 ],
          "attributes": {
            "hdlname": "atbs_core_0 n866_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5915.8-5915.14"
          }
        },
        "atbs_core_0.n867_o": {
          "hide_name": 0,
          "bits": [ 6853 ],
          "attributes": {
            "hdlname": "atbs_core_0 n867_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5916.8-5916.14"
          }
        },
        "atbs_core_0.n868_o": {
          "hide_name": 0,
          "bits": [ 6854 ],
          "attributes": {
            "hdlname": "atbs_core_0 n868_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5917.8-5917.14"
          }
        },
        "atbs_core_0.n869_o": {
          "hide_name": 0,
          "bits": [ 6855 ],
          "attributes": {
            "hdlname": "atbs_core_0 n869_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5918.8-5918.14"
          }
        },
        "atbs_core_0.n871_o": {
          "hide_name": 0,
          "bits": [ 6856 ],
          "attributes": {
            "hdlname": "atbs_core_0 n871_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5919.8-5919.14"
          }
        },
        "atbs_core_0.n873_o": {
          "hide_name": 0,
          "bits": [ 6857 ],
          "attributes": {
            "hdlname": "atbs_core_0 n873_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5920.8-5920.14"
          }
        },
        "atbs_core_0.n875_o": {
          "hide_name": 0,
          "bits": [ 6858 ],
          "attributes": {
            "hdlname": "atbs_core_0 n875_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5921.8-5921.14"
          }
        },
        "atbs_core_0.n877_o": {
          "hide_name": 0,
          "bits": [ 6859 ],
          "attributes": {
            "hdlname": "atbs_core_0 n877_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5922.8-5922.14"
          }
        },
        "atbs_core_0.n878_o": {
          "hide_name": 0,
          "bits": [ 6860 ],
          "attributes": {
            "hdlname": "atbs_core_0 n878_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5923.8-5923.14"
          }
        },
        "atbs_core_0.n879_o": {
          "hide_name": 0,
          "bits": [ 6861 ],
          "attributes": {
            "hdlname": "atbs_core_0 n879_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5924.8-5924.14"
          }
        },
        "atbs_core_0.n880_o": {
          "hide_name": 0,
          "bits": [ 6862 ],
          "attributes": {
            "hdlname": "atbs_core_0 n880_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5925.8-5925.14"
          }
        },
        "atbs_core_0.n881_o": {
          "hide_name": 0,
          "bits": [ 6863 ],
          "attributes": {
            "hdlname": "atbs_core_0 n881_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5926.8-5926.14"
          }
        },
        "atbs_core_0.n882_o": {
          "hide_name": 0,
          "bits": [ 6864 ],
          "attributes": {
            "hdlname": "atbs_core_0 n882_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5927.8-5927.14"
          }
        },
        "atbs_core_0.n883_o": {
          "hide_name": 0,
          "bits": [ 6865 ],
          "attributes": {
            "hdlname": "atbs_core_0 n883_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5928.8-5928.14"
          }
        },
        "atbs_core_0.n884_o": {
          "hide_name": 0,
          "bits": [ 6866 ],
          "attributes": {
            "hdlname": "atbs_core_0 n884_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5929.8-5929.14"
          }
        },
        "atbs_core_0.n885_o": {
          "hide_name": 0,
          "bits": [ 6867 ],
          "attributes": {
            "hdlname": "atbs_core_0 n885_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5930.8-5930.14"
          }
        },
        "atbs_core_0.n886_o": {
          "hide_name": 0,
          "bits": [ 6868 ],
          "attributes": {
            "hdlname": "atbs_core_0 n886_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5931.8-5931.14"
          }
        },
        "atbs_core_0.n887_o": {
          "hide_name": 0,
          "bits": [ 6869 ],
          "attributes": {
            "hdlname": "atbs_core_0 n887_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5932.8-5932.14"
          }
        },
        "atbs_core_0.n889_o": {
          "hide_name": 0,
          "bits": [ 6124 ],
          "attributes": {
            "hdlname": "atbs_core_0 n889_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5933.8-5933.14"
          }
        },
        "atbs_core_0.n891_o": {
          "hide_name": 0,
          "bits": [ 6870 ],
          "attributes": {
            "hdlname": "atbs_core_0 n891_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5934.8-5934.14"
          }
        },
        "atbs_core_0.n893_o": {
          "hide_name": 0,
          "bits": [ 6871 ],
          "attributes": {
            "hdlname": "atbs_core_0 n893_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5935.8-5935.14"
          }
        },
        "atbs_core_0.n895_o": {
          "hide_name": 0,
          "bits": [ 6872 ],
          "attributes": {
            "hdlname": "atbs_core_0 n895_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5936.8-5936.14"
          }
        },
        "atbs_core_0.n896_o": {
          "hide_name": 0,
          "bits": [ 6873 ],
          "attributes": {
            "hdlname": "atbs_core_0 n896_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5937.8-5937.14"
          }
        },
        "atbs_core_0.n897_o": {
          "hide_name": 0,
          "bits": [ 6874 ],
          "attributes": {
            "hdlname": "atbs_core_0 n897_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5938.8-5938.14"
          }
        },
        "atbs_core_0.n898_o": {
          "hide_name": 0,
          "bits": [ 6875 ],
          "attributes": {
            "hdlname": "atbs_core_0 n898_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5939.8-5939.14"
          }
        },
        "atbs_core_0.n899_o": {
          "hide_name": 0,
          "bits": [ 6876 ],
          "attributes": {
            "hdlname": "atbs_core_0 n899_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5940.8-5940.14"
          }
        },
        "atbs_core_0.n900_o": {
          "hide_name": 0,
          "bits": [ 6877 ],
          "attributes": {
            "hdlname": "atbs_core_0 n900_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5941.8-5941.14"
          }
        },
        "atbs_core_0.n901_o": {
          "hide_name": 0,
          "bits": [ 6878 ],
          "attributes": {
            "hdlname": "atbs_core_0 n901_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5942.8-5942.14"
          }
        },
        "atbs_core_0.n902_o": {
          "hide_name": 0,
          "bits": [ 6879 ],
          "attributes": {
            "hdlname": "atbs_core_0 n902_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5943.8-5943.14"
          }
        },
        "atbs_core_0.n903_o": {
          "hide_name": 0,
          "bits": [ 6880 ],
          "attributes": {
            "hdlname": "atbs_core_0 n903_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5944.8-5944.14"
          }
        },
        "atbs_core_0.n904_o": {
          "hide_name": 0,
          "bits": [ 6881 ],
          "attributes": {
            "hdlname": "atbs_core_0 n904_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5945.8-5945.14"
          }
        },
        "atbs_core_0.n905_o": {
          "hide_name": 0,
          "bits": [ 6882 ],
          "attributes": {
            "hdlname": "atbs_core_0 n905_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5946.8-5946.14"
          }
        },
        "atbs_core_0.n907_o": {
          "hide_name": 0,
          "bits": [ 6883 ],
          "attributes": {
            "hdlname": "atbs_core_0 n907_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5947.8-5947.14"
          }
        },
        "atbs_core_0.n910_o": {
          "hide_name": 0,
          "bits": [ 6884 ],
          "attributes": {
            "hdlname": "atbs_core_0 n910_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5949.8-5949.14"
          }
        },
        "atbs_core_0.n912_o": {
          "hide_name": 0,
          "bits": [ 6885 ],
          "attributes": {
            "hdlname": "atbs_core_0 n912_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5950.8-5950.14"
          }
        },
        "atbs_core_0.n914_o": {
          "hide_name": 0,
          "bits": [ 6886 ],
          "attributes": {
            "hdlname": "atbs_core_0 n914_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5951.8-5951.14"
          }
        },
        "atbs_core_0.n915_o": {
          "hide_name": 0,
          "bits": [ 6887 ],
          "attributes": {
            "hdlname": "atbs_core_0 n915_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5952.8-5952.14"
          }
        },
        "atbs_core_0.n916_o": {
          "hide_name": 0,
          "bits": [ 6888 ],
          "attributes": {
            "hdlname": "atbs_core_0 n916_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5953.8-5953.14"
          }
        },
        "atbs_core_0.n917_o": {
          "hide_name": 0,
          "bits": [ 6889 ],
          "attributes": {
            "hdlname": "atbs_core_0 n917_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5954.8-5954.14"
          }
        },
        "atbs_core_0.n918_o": {
          "hide_name": 0,
          "bits": [ 6890 ],
          "attributes": {
            "hdlname": "atbs_core_0 n918_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5955.8-5955.14"
          }
        },
        "atbs_core_0.n919_o": {
          "hide_name": 0,
          "bits": [ 6891 ],
          "attributes": {
            "hdlname": "atbs_core_0 n919_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5956.8-5956.14"
          }
        },
        "atbs_core_0.n920_o": {
          "hide_name": 0,
          "bits": [ 6892 ],
          "attributes": {
            "hdlname": "atbs_core_0 n920_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5957.8-5957.14"
          }
        },
        "atbs_core_0.n921_o": {
          "hide_name": 0,
          "bits": [ 6893 ],
          "attributes": {
            "hdlname": "atbs_core_0 n921_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5958.8-5958.14"
          }
        },
        "atbs_core_0.n922_o": {
          "hide_name": 0,
          "bits": [ 6894 ],
          "attributes": {
            "hdlname": "atbs_core_0 n922_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5959.8-5959.14"
          }
        },
        "atbs_core_0.n923_o": {
          "hide_name": 0,
          "bits": [ 6895 ],
          "attributes": {
            "hdlname": "atbs_core_0 n923_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5960.8-5960.14"
          }
        },
        "atbs_core_0.n924_o": {
          "hide_name": 0,
          "bits": [ 6896 ],
          "attributes": {
            "hdlname": "atbs_core_0 n924_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5961.8-5961.14"
          }
        },
        "atbs_core_0.n926_o": {
          "hide_name": 0,
          "bits": [ 6121 ],
          "attributes": {
            "hdlname": "atbs_core_0 n926_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5962.8-5962.14"
          }
        },
        "atbs_core_0.n929_o": {
          "hide_name": 0,
          "bits": [ 6897 ],
          "attributes": {
            "hdlname": "atbs_core_0 n929_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5964.8-5964.14"
          }
        },
        "atbs_core_0.n931_o": {
          "hide_name": 0,
          "bits": [ 6898 ],
          "attributes": {
            "hdlname": "atbs_core_0 n931_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5965.8-5965.14"
          }
        },
        "atbs_core_0.n933_o": {
          "hide_name": 0,
          "bits": [ 6899 ],
          "attributes": {
            "hdlname": "atbs_core_0 n933_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5966.8-5966.14"
          }
        },
        "atbs_core_0.n934_o": {
          "hide_name": 0,
          "bits": [ 6900 ],
          "attributes": {
            "hdlname": "atbs_core_0 n934_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5967.8-5967.14"
          }
        },
        "atbs_core_0.n935_o": {
          "hide_name": 0,
          "bits": [ 6901 ],
          "attributes": {
            "hdlname": "atbs_core_0 n935_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5968.8-5968.14"
          }
        },
        "atbs_core_0.n936_o": {
          "hide_name": 0,
          "bits": [ 6902 ],
          "attributes": {
            "hdlname": "atbs_core_0 n936_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5969.8-5969.14"
          }
        },
        "atbs_core_0.n937_o": {
          "hide_name": 0,
          "bits": [ 6903 ],
          "attributes": {
            "hdlname": "atbs_core_0 n937_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5970.8-5970.14"
          }
        },
        "atbs_core_0.n938_o": {
          "hide_name": 0,
          "bits": [ 6904 ],
          "attributes": {
            "hdlname": "atbs_core_0 n938_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5971.8-5971.14"
          }
        },
        "atbs_core_0.n939_o": {
          "hide_name": 0,
          "bits": [ 6905 ],
          "attributes": {
            "hdlname": "atbs_core_0 n939_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5972.8-5972.14"
          }
        },
        "atbs_core_0.n940_o": {
          "hide_name": 0,
          "bits": [ 6906 ],
          "attributes": {
            "hdlname": "atbs_core_0 n940_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5973.8-5973.14"
          }
        },
        "atbs_core_0.n941_o": {
          "hide_name": 0,
          "bits": [ 6907 ],
          "attributes": {
            "hdlname": "atbs_core_0 n941_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5974.8-5974.14"
          }
        },
        "atbs_core_0.n942_o": {
          "hide_name": 0,
          "bits": [ 6908 ],
          "attributes": {
            "hdlname": "atbs_core_0 n942_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5975.8-5975.14"
          }
        },
        "atbs_core_0.n943_o": {
          "hide_name": 0,
          "bits": [ 6909 ],
          "attributes": {
            "hdlname": "atbs_core_0 n943_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5976.8-5976.14"
          }
        },
        "atbs_core_0.n945_o": {
          "hide_name": 0,
          "bits": [ 6910 ],
          "attributes": {
            "hdlname": "atbs_core_0 n945_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5977.8-5977.14"
          }
        },
        "atbs_core_0.n949_o": {
          "hide_name": 0,
          "bits": [ 6911 ],
          "attributes": {
            "hdlname": "atbs_core_0 n949_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5980.8-5980.14"
          }
        },
        "atbs_core_0.n951_o": {
          "hide_name": 0,
          "bits": [ 6912 ],
          "attributes": {
            "hdlname": "atbs_core_0 n951_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5981.8-5981.14"
          }
        },
        "atbs_core_0.n953_o": {
          "hide_name": 0,
          "bits": [ 6913 ],
          "attributes": {
            "hdlname": "atbs_core_0 n953_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5982.8-5982.14"
          }
        },
        "atbs_core_0.n954_o": {
          "hide_name": 0,
          "bits": [ 6914 ],
          "attributes": {
            "hdlname": "atbs_core_0 n954_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5983.8-5983.14"
          }
        },
        "atbs_core_0.n955_o": {
          "hide_name": 0,
          "bits": [ 6915 ],
          "attributes": {
            "hdlname": "atbs_core_0 n955_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5984.8-5984.14"
          }
        },
        "atbs_core_0.n956_o": {
          "hide_name": 0,
          "bits": [ 6916 ],
          "attributes": {
            "hdlname": "atbs_core_0 n956_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5985.8-5985.14"
          }
        },
        "atbs_core_0.n957_o": {
          "hide_name": 0,
          "bits": [ 6917 ],
          "attributes": {
            "hdlname": "atbs_core_0 n957_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5986.8-5986.14"
          }
        },
        "atbs_core_0.n958_o": {
          "hide_name": 0,
          "bits": [ 6918 ],
          "attributes": {
            "hdlname": "atbs_core_0 n958_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5987.8-5987.14"
          }
        },
        "atbs_core_0.n959_o": {
          "hide_name": 0,
          "bits": [ 6919 ],
          "attributes": {
            "hdlname": "atbs_core_0 n959_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5988.8-5988.14"
          }
        },
        "atbs_core_0.n960_o": {
          "hide_name": 0,
          "bits": [ 6920 ],
          "attributes": {
            "hdlname": "atbs_core_0 n960_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5989.8-5989.14"
          }
        },
        "atbs_core_0.n961_o": {
          "hide_name": 0,
          "bits": [ 6921 ],
          "attributes": {
            "hdlname": "atbs_core_0 n961_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5990.8-5990.14"
          }
        },
        "atbs_core_0.n962_o": {
          "hide_name": 0,
          "bits": [ 6922 ],
          "attributes": {
            "hdlname": "atbs_core_0 n962_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5991.8-5991.14"
          }
        },
        "atbs_core_0.n963_o": {
          "hide_name": 0,
          "bits": [ 6923 ],
          "attributes": {
            "hdlname": "atbs_core_0 n963_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5992.8-5992.14"
          }
        },
        "atbs_core_0.n965_o": {
          "hide_name": 0,
          "bits": [ 6118 ],
          "attributes": {
            "hdlname": "atbs_core_0 n965_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5993.8-5993.14"
          }
        },
        "atbs_core_0.n969_o": {
          "hide_name": 0,
          "bits": [ 6924 ],
          "attributes": {
            "hdlname": "atbs_core_0 n969_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5996.8-5996.14"
          }
        },
        "atbs_core_0.n971_o": {
          "hide_name": 0,
          "bits": [ 6925 ],
          "attributes": {
            "hdlname": "atbs_core_0 n971_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5997.8-5997.14"
          }
        },
        "atbs_core_0.n973_o": {
          "hide_name": 0,
          "bits": [ 6926 ],
          "attributes": {
            "hdlname": "atbs_core_0 n973_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5998.8-5998.14"
          }
        },
        "atbs_core_0.n974_o": {
          "hide_name": 0,
          "bits": [ 6927 ],
          "attributes": {
            "hdlname": "atbs_core_0 n974_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5999.8-5999.14"
          }
        },
        "atbs_core_0.n975_o": {
          "hide_name": 0,
          "bits": [ 6928 ],
          "attributes": {
            "hdlname": "atbs_core_0 n975_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6000.8-6000.14"
          }
        },
        "atbs_core_0.n976_o": {
          "hide_name": 0,
          "bits": [ 6929 ],
          "attributes": {
            "hdlname": "atbs_core_0 n976_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6001.8-6001.14"
          }
        },
        "atbs_core_0.n977_o": {
          "hide_name": 0,
          "bits": [ 6930 ],
          "attributes": {
            "hdlname": "atbs_core_0 n977_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6002.8-6002.14"
          }
        },
        "atbs_core_0.n978_o": {
          "hide_name": 0,
          "bits": [ 6931 ],
          "attributes": {
            "hdlname": "atbs_core_0 n978_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6003.8-6003.14"
          }
        },
        "atbs_core_0.n979_o": {
          "hide_name": 0,
          "bits": [ 6932 ],
          "attributes": {
            "hdlname": "atbs_core_0 n979_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6004.8-6004.14"
          }
        },
        "atbs_core_0.n980_o": {
          "hide_name": 0,
          "bits": [ 6933 ],
          "attributes": {
            "hdlname": "atbs_core_0 n980_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6005.8-6005.14"
          }
        },
        "atbs_core_0.n981_o": {
          "hide_name": 0,
          "bits": [ 6934 ],
          "attributes": {
            "hdlname": "atbs_core_0 n981_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6006.8-6006.14"
          }
        },
        "atbs_core_0.n982_o": {
          "hide_name": 0,
          "bits": [ 6935 ],
          "attributes": {
            "hdlname": "atbs_core_0 n982_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6007.8-6007.14"
          }
        },
        "atbs_core_0.n983_o": {
          "hide_name": 0,
          "bits": [ 6936 ],
          "attributes": {
            "hdlname": "atbs_core_0 n983_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6008.8-6008.14"
          }
        },
        "atbs_core_0.n985_o": {
          "hide_name": 0,
          "bits": [ 6937 ],
          "attributes": {
            "hdlname": "atbs_core_0 n985_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6009.8-6009.14"
          }
        },
        "atbs_core_0.n990_o": {
          "hide_name": 0,
          "bits": [ 6938 ],
          "attributes": {
            "hdlname": "atbs_core_0 n990_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6013.8-6013.14"
          }
        },
        "atbs_core_0.n992_o": {
          "hide_name": 0,
          "bits": [ 6939 ],
          "attributes": {
            "hdlname": "atbs_core_0 n992_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6014.8-6014.14"
          }
        },
        "atbs_core_0.n994_o": {
          "hide_name": 0,
          "bits": [ 6940 ],
          "attributes": {
            "hdlname": "atbs_core_0 n994_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6015.8-6015.14"
          }
        },
        "atbs_core_0.n995_o": {
          "hide_name": 0,
          "bits": [ 6941 ],
          "attributes": {
            "hdlname": "atbs_core_0 n995_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6016.8-6016.14"
          }
        },
        "atbs_core_0.n996_o": {
          "hide_name": 0,
          "bits": [ 6942 ],
          "attributes": {
            "hdlname": "atbs_core_0 n996_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6017.8-6017.14"
          }
        },
        "atbs_core_0.n997_o": {
          "hide_name": 0,
          "bits": [ 6943 ],
          "attributes": {
            "hdlname": "atbs_core_0 n997_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6018.8-6018.14"
          }
        },
        "atbs_core_0.n998_o": {
          "hide_name": 0,
          "bits": [ 6944 ],
          "attributes": {
            "hdlname": "atbs_core_0 n998_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6019.8-6019.14"
          }
        },
        "atbs_core_0.n999_o": {
          "hide_name": 0,
          "bits": [ 6945 ],
          "attributes": {
            "hdlname": "atbs_core_0 n999_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:6020.8-6020.14"
          }
        },
        "atbs_core_0.next_clear_dac": {
          "hide_name": 0,
          "bits": [ 5972 ],
          "attributes": {
            "hdlname": "atbs_core_0 next_clear_dac",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5474.8-5474.22"
          }
        },
        "atbs_core_0.next_detection_en": {
          "hide_name": 0,
          "bits": [ 5969 ],
          "attributes": {
            "hdlname": "atbs_core_0 next_detection_en",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5473.8-5473.25"
          }
        },
        "atbs_core_0.next_enable_read": {
          "hide_name": 0,
          "bits": [ 5978 ],
          "attributes": {
            "hdlname": "atbs_core_0 next_enable_read",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5472.8-5472.24"
          }
        },
        "atbs_core_0.next_idle_led": {
          "hide_name": 0,
          "bits": [ 6106 ],
          "attributes": {
            "hdlname": "atbs_core_0 next_idle_led",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5468.8-5468.21"
          }
        },
        "atbs_core_0.next_main_counter_value": {
          "hide_name": 0,
          "bits": [ 6474, 6475, 6476, 6477, 6478, 6479, 6480, 6481, 6482, 6483, 6484, 6485, 6486, 6487, 6488, 6489, 6490, 6491, 6492, 6493 ],
          "attributes": {
            "hdlname": "atbs_core_0 next_main_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5464.15-5464.38"
          }
        },
        "atbs_core_0.next_overflow_led": {
          "hide_name": 0,
          "bits": [ 6108 ],
          "attributes": {
            "hdlname": "atbs_core_0 next_overflow_led",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5469.8-5469.25"
          }
        },
        "atbs_core_0.next_select_enable_write": {
          "hide_name": 0,
          "bits": [ 5975 ],
          "attributes": {
            "hdlname": "atbs_core_0 next_select_enable_write",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5471.8-5471.32"
          }
        },
        "atbs_core_0.next_state": {
          "hide_name": 0,
          "bits": [ 6471, 6472, 6473 ],
          "attributes": {
            "hdlname": "atbs_core_0 next_state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5467.14-5467.24"
          }
        },
        "atbs_core_0.next_tbs_decreasing_en": {
          "hide_name": 0,
          "bits": [ 6494 ],
          "attributes": {
            "hdlname": "atbs_core_0 next_tbs_decreasing_en",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5362.8-5362.30"
          }
        },
        "atbs_core_0.next_tbs_increasing_en": {
          "hide_name": 0,
          "bits": [ 6496 ],
          "attributes": {
            "hdlname": "atbs_core_0 next_tbs_increasing_en",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5361.8-5361.30"
          }
        },
        "atbs_core_0.next_underflow_led": {
          "hide_name": 0,
          "bits": [ 6110 ],
          "attributes": {
            "hdlname": "atbs_core_0 next_underflow_led",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5470.8-5470.26"
          }
        },
        "atbs_core_0.overflow_led": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "hdlname": "atbs_core_0 overflow_led",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5476.8-5476.20"
          }
        },
        "atbs_core_0.overflow_led_o": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "hdlname": "atbs_core_0 overflow_led_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5318.11-5318.25"
          }
        },
        "atbs_core_0.overflow_strb": {
          "hide_name": 0,
          "bits": [ 6218 ],
          "attributes": {
            "hdlname": "atbs_core_0 overflow_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5397.8-5397.21"
          }
        },
        "atbs_core_0.pause_detection_strb": {
          "hide_name": 0,
          "bits": [ 6529 ],
          "attributes": {
            "hdlname": "atbs_core_0 pause_detection_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5358.8-5358.28"
          }
        },
        "atbs_core_0.phi_bias_1": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "hdlname": "atbs_core_0 phi_bias_1",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5481.8-5481.18"
          }
        },
        "atbs_core_0.phi_bias_1_o": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "hdlname": "atbs_core_0 phi_bias_1_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5308.11-5308.23"
          }
        },
        "atbs_core_0.phi_bias_2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "hdlname": "atbs_core_0 phi_bias_2",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5482.8-5482.18"
          }
        },
        "atbs_core_0.phi_bias_2_o": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "hdlname": "atbs_core_0 phi_bias_2_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5309.11-5309.23"
          }
        },
        "atbs_core_0.phi_cmfb_1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "hdlname": "atbs_core_0 phi_cmfb_1",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5483.8-5483.18"
          }
        },
        "atbs_core_0.phi_cmfb_1_o": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "hdlname": "atbs_core_0 phi_cmfb_1_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5310.11-5310.23"
          }
        },
        "atbs_core_0.phi_cmfb_2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "atbs_core_0 phi_cmfb_2",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5484.8-5484.18"
          }
        },
        "atbs_core_0.phi_cmfb_2_o": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "atbs_core_0 phi_cmfb_2_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5311.11-5311.23"
          }
        },
        "atbs_core_0.phi_comp_o": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "atbs_core_0 phi_comp_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5301.11-5301.21"
          }
        },
        "atbs_core_0.phi_dac_lower": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "hdlname": "atbs_core_0 phi_dac_lower",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5389.8-5389.21"
          }
        },
        "atbs_core_0.phi_dac_lower_o": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "hdlname": "atbs_core_0 phi_dac_lower_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5304.11-5304.26"
          }
        },
        "atbs_core_0.phi_dac_upper": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "hdlname": "atbs_core_0 phi_dac_upper",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5383.8-5383.21"
          }
        },
        "atbs_core_0.phi_dac_upper_o": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "hdlname": "atbs_core_0 phi_dac_upper_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5302.11-5302.26"
          }
        },
        "atbs_core_0.phi_res_1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "hdlname": "atbs_core_0 phi_res_1",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5485.8-5485.17"
          }
        },
        "atbs_core_0.phi_res_1_o": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "hdlname": "atbs_core_0 phi_res_1_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5312.11-5312.22"
          }
        },
        "atbs_core_0.phi_res_2": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "hdlname": "atbs_core_0 phi_res_2",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5486.8-5486.17"
          }
        },
        "atbs_core_0.phi_res_2_o": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "hdlname": "atbs_core_0 phi_res_2_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5313.11-5313.22"
          }
        },
        "atbs_core_0.phi_vcm_generator_1": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "hdlname": "atbs_core_0 phi_vcm_generator_1",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5479.8-5479.27"
          }
        },
        "atbs_core_0.phi_vcm_generator_1_o": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "hdlname": "atbs_core_0 phi_vcm_generator_1_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5306.11-5306.32"
          }
        },
        "atbs_core_0.phi_vcm_generator_2": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "hdlname": "atbs_core_0 phi_vcm_generator_2",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5480.8-5480.27"
          }
        },
        "atbs_core_0.phi_vcm_generator_2_o": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "hdlname": "atbs_core_0 phi_vcm_generator_2_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5307.11-5307.32"
          }
        },
        "atbs_core_0.read_strb": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "atbs_core_0 read_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5404.8-5404.17"
          }
        },
        "atbs_core_0.reset_delta_steps_strb": {
          "hide_name": 0,
          "bits": [ 6290 ],
          "attributes": {
            "hdlname": "atbs_core_0 reset_delta_steps_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5369.8-5369.30"
          }
        },
        "atbs_core_0.reset_entity": {
          "hide_name": 0,
          "bits": [ 4329 ],
          "attributes": {
            "hdlname": "atbs_core_0 reset_entity",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5324.8-5324.20"
          }
        },
        "atbs_core_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4296 ],
          "attributes": {
            "hdlname": "atbs_core_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5322.8-5322.15"
          }
        },
        "atbs_core_0.reset_main_counter_strb": {
          "hide_name": 0,
          "bits": [ 6465 ],
          "attributes": {
            "hdlname": "atbs_core_0 reset_main_counter_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5465.8-5465.31"
          }
        },
        "atbs_core_0.reset_sync": {
          "hide_name": 0,
          "bits": [ 6445 ],
          "attributes": {
            "hdlname": "atbs_core_0 reset_sync",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5323.8-5323.18"
          }
        },
        "atbs_core_0.reset_time_measurement": {
          "hide_name": 0,
          "bits": [ 6464 ],
          "attributes": {
            "hdlname": "atbs_core_0 reset_time_measurement",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5395.8-5395.30"
          }
        },
        "atbs_core_0.reset_time_measurement_strb": {
          "hide_name": 0,
          "bits": [ 6290 ],
          "attributes": {
            "hdlname": "atbs_core_0 reset_time_measurement_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5396.8-5396.35"
          }
        },
        "atbs_core_0.sc_noc_bias_duty_cycle_adj": {
          "hide_name": 0,
          "bits": [ 74, 75, 76, 77, 78, 79, 80, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_bias_duty_cycle_adj",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5429.14-5429.40"
          }
        },
        "atbs_core_0.sc_noc_bias_overlap_adj": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_bias_overlap_adj",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5430.14-5430.37"
          }
        },
        "atbs_core_0.sc_noc_bias_period_adj_uart": {
          "hide_name": 0,
          "bits": [ 6016, 74, 75, 76, 77, 78, 79, 80 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_bias_period_adj_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5427.14-5427.41"
          }
        },
        "atbs_core_0.sc_noc_bias_uart": {
          "hide_name": 0,
          "bits": [ 6014 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_bias_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5425.8-5425.24"
          }
        },
        "atbs_core_0.sc_noc_cmfb_duty_cycle_adj": {
          "hide_name": 0,
          "bits": [ 129, 130, 131, 132, 133, 134, 135, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_cmfb_duty_cycle_adj",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5435.14-5435.40"
          }
        },
        "atbs_core_0.sc_noc_cmfb_overlap_adj": {
          "hide_name": 0,
          "bits": [ 121, 122, 123, 124, 125, 126, 127, 128 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_cmfb_overlap_adj",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5436.14-5436.37"
          }
        },
        "atbs_core_0.sc_noc_cmfb_period_adj_uart": {
          "hide_name": 0,
          "bits": [ 6021, 129, 130, 131, 132, 133, 134, 135 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_cmfb_period_adj_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5433.14-5433.41"
          }
        },
        "atbs_core_0.sc_noc_cmfb_uart": {
          "hide_name": 0,
          "bits": [ 6019 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_cmfb_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5431.8-5431.24"
          }
        },
        "atbs_core_0.sc_noc_generator_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3581.11-3581.18"
          }
        },
        "atbs_core_0.sc_noc_generator_0.counter_value": {
          "hide_name": 0,
          "bits": [ 531, 532, 533, 534, 535, 536, 537, 538 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3589.14-3589.27"
          }
        },
        "atbs_core_0.sc_noc_generator_0.duty_cycle_adj_i": {
          "hide_name": 0,
          "bits": [ 51, 52, 53, 54, 55, 56, 57, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 duty_cycle_adj_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3585.17-3585.33"
          }
        },
        "atbs_core_0.sc_noc_generator_0.enable_i": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 enable_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3583.11-3583.19"
          }
        },
        "atbs_core_0.sc_noc_generator_0.n2131_o": {
          "hide_name": 0,
          "bits": [ 8115 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 n2131_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3591.8-3591.15"
          }
        },
        "atbs_core_0.sc_noc_generator_0.n2133_o": {
          "hide_name": 0,
          "bits": [ 3812, 3813, 3814, 3815, 3816, 3817, 3818, 3819 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 n2133_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3592.14-3592.21"
          }
        },
        "atbs_core_0.sc_noc_generator_0.n2135_o": {
          "hide_name": 0,
          "bits": [ 5650, 5651, 5652, 5653, 5654, 5655, 5656, 5657 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 n2135_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3593.14-3593.21"
          }
        },
        "atbs_core_0.sc_noc_generator_0.n2138_o": {
          "hide_name": 0,
          "bits": [ 4288 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 n2138_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3594.8-3594.15"
          }
        },
        "atbs_core_0.sc_noc_generator_0.n2140_o": {
          "hide_name": 0,
          "bits": [ 8116 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 n2140_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3595.8-3595.15"
          }
        },
        "atbs_core_0.sc_noc_generator_0.n2141_o": {
          "hide_name": 0,
          "bits": [ 8115 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 n2141_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3596.8-3596.15"
          }
        },
        "atbs_core_0.sc_noc_generator_0.n2142_o": {
          "hide_name": 0,
          "bits": [ 8117 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 n2142_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3597.8-3597.15"
          }
        },
        "atbs_core_0.sc_noc_generator_0.n2143_o": {
          "hide_name": 0,
          "bits": [ 8118 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 n2143_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3598.8-3598.15"
          }
        },
        "atbs_core_0.sc_noc_generator_0.n2144_o": {
          "hide_name": 0,
          "bits": [ 8119 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 n2144_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3599.8-3599.15"
          }
        },
        "atbs_core_0.sc_noc_generator_0.n2145_o": {
          "hide_name": 0,
          "bits": [ 8121 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 n2145_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3600.8-3600.15"
          }
        },
        "atbs_core_0.sc_noc_generator_0.n2146_o": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 n2146_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3601.8-3601.15"
          }
        },
        "atbs_core_0.sc_noc_generator_0.n2149_o": {
          "hide_name": 0,
          "bits": [ 4274 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 n2149_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3602.8-3602.15"
          }
        },
        "atbs_core_0.sc_noc_generator_0.n2152_o": {
          "hide_name": 0,
          "bits": [ 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 n2152_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3604.14-3604.21"
          }
        },
        "atbs_core_0.sc_noc_generator_0.n2153_o": {
          "hide_name": 0,
          "bits": [ 4164 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 n2153_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3605.8-3605.15"
          }
        },
        "atbs_core_0.sc_noc_generator_0.n2154_o": {
          "hide_name": 0,
          "bits": [ 8120 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 n2154_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3606.8-3606.15"
          }
        },
        "atbs_core_0.sc_noc_generator_0.n2155_o": {
          "hide_name": 0,
          "bits": [ 4228 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 n2155_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3607.8-3607.15"
          }
        },
        "atbs_core_0.sc_noc_generator_0.n2156_o": {
          "hide_name": 0,
          "bits": [ 8122 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 n2156_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3608.8-3608.15"
          }
        },
        "atbs_core_0.sc_noc_generator_0.n2157_o": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 n2157_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3609.8-3609.15"
          }
        },
        "atbs_core_0.sc_noc_generator_0.n2160_q": {
          "hide_name": 0,
          "bits": [ 531, 532, 533, 534, 535, 536, 537, 538 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 n2160_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3611.13-3611.20"
          }
        },
        "atbs_core_0.sc_noc_generator_0.next_counter_value": {
          "hide_name": 0,
          "bits": [ 5650, 5651, 5652, 5653, 5654, 5655, 5656, 5657 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 next_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3590.14-3590.32"
          }
        },
        "atbs_core_0.sc_noc_generator_0.overlap_adj_i": {
          "hide_name": 0,
          "bits": [ 43, 44, 45, 46, 47, 48, 49, 50 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 overlap_adj_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3586.17-3586.30"
          }
        },
        "atbs_core_0.sc_noc_generator_0.period_adj_i": {
          "hide_name": 0,
          "bits": [ 6011, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 period_adj_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3584.17-3584.29"
          }
        },
        "atbs_core_0.sc_noc_generator_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4329 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3582.11-3582.18"
          }
        },
        "atbs_core_0.sc_noc_generator_0.sc_noc_1_o": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 sc_noc_1_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3587.11-3587.21"
          }
        },
        "atbs_core_0.sc_noc_generator_0.sc_noc_2_o": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 sc_noc_2_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3588.11-3588.21"
          }
        },
        "atbs_core_0.sc_noc_generator_0_sc_noc_1_o": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0_sc_noc_1_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5601.8-5601.37"
          }
        },
        "atbs_core_0.sc_noc_generator_0_sc_noc_2_o": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0_sc_noc_2_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5602.8-5602.37"
          }
        },
        "atbs_core_0.sc_noc_generator_1.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3581.11-3581.18"
          }
        },
        "atbs_core_0.sc_noc_generator_1.counter_value": {
          "hide_name": 0,
          "bits": [ 451, 452, 453, 454, 455, 456, 457, 458 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3589.14-3589.27"
          }
        },
        "atbs_core_0.sc_noc_generator_1.duty_cycle_adj_i": {
          "hide_name": 0,
          "bits": [ 74, 75, 76, 77, 78, 79, 80, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 duty_cycle_adj_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3585.17-3585.33"
          }
        },
        "atbs_core_0.sc_noc_generator_1.enable_i": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 enable_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3583.11-3583.19"
          }
        },
        "atbs_core_0.sc_noc_generator_1.n2131_o": {
          "hide_name": 0,
          "bits": [ 8123 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 n2131_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3591.8-3591.15"
          }
        },
        "atbs_core_0.sc_noc_generator_1.n2133_o": {
          "hide_name": 0,
          "bits": [ 3863, 3864, 3865, 3866, 3867, 3868, 3869, 3870 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 n2133_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3592.14-3592.21"
          }
        },
        "atbs_core_0.sc_noc_generator_1.n2135_o": {
          "hide_name": 0,
          "bits": [ 5642, 5643, 5644, 5645, 5646, 5647, 5648, 5649 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 n2135_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3593.14-3593.21"
          }
        },
        "atbs_core_0.sc_noc_generator_1.n2138_o": {
          "hide_name": 0,
          "bits": [ 4287 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 n2138_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3594.8-3594.15"
          }
        },
        "atbs_core_0.sc_noc_generator_1.n2140_o": {
          "hide_name": 0,
          "bits": [ 8124 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 n2140_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3595.8-3595.15"
          }
        },
        "atbs_core_0.sc_noc_generator_1.n2141_o": {
          "hide_name": 0,
          "bits": [ 8123 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 n2141_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3596.8-3596.15"
          }
        },
        "atbs_core_0.sc_noc_generator_1.n2142_o": {
          "hide_name": 0,
          "bits": [ 8125 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 n2142_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3597.8-3597.15"
          }
        },
        "atbs_core_0.sc_noc_generator_1.n2143_o": {
          "hide_name": 0,
          "bits": [ 8126 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 n2143_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3598.8-3598.15"
          }
        },
        "atbs_core_0.sc_noc_generator_1.n2144_o": {
          "hide_name": 0,
          "bits": [ 8127 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 n2144_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3599.8-3599.15"
          }
        },
        "atbs_core_0.sc_noc_generator_1.n2145_o": {
          "hide_name": 0,
          "bits": [ 8129 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 n2145_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3600.8-3600.15"
          }
        },
        "atbs_core_0.sc_noc_generator_1.n2146_o": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 n2146_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3601.8-3601.15"
          }
        },
        "atbs_core_0.sc_noc_generator_1.n2149_o": {
          "hide_name": 0,
          "bits": [ 4273 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 n2149_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3602.8-3602.15"
          }
        },
        "atbs_core_0.sc_noc_generator_1.n2152_o": {
          "hide_name": 0,
          "bits": [ 81, 82, 83, 84, 85, 86, 87, 88 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 n2152_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3604.14-3604.21"
          }
        },
        "atbs_core_0.sc_noc_generator_1.n2153_o": {
          "hide_name": 0,
          "bits": [ 4161 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 n2153_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3605.8-3605.15"
          }
        },
        "atbs_core_0.sc_noc_generator_1.n2154_o": {
          "hide_name": 0,
          "bits": [ 8128 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 n2154_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3606.8-3606.15"
          }
        },
        "atbs_core_0.sc_noc_generator_1.n2155_o": {
          "hide_name": 0,
          "bits": [ 4225 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 n2155_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3607.8-3607.15"
          }
        },
        "atbs_core_0.sc_noc_generator_1.n2156_o": {
          "hide_name": 0,
          "bits": [ 8130 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 n2156_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3608.8-3608.15"
          }
        },
        "atbs_core_0.sc_noc_generator_1.n2157_o": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 n2157_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3609.8-3609.15"
          }
        },
        "atbs_core_0.sc_noc_generator_1.n2160_q": {
          "hide_name": 0,
          "bits": [ 451, 452, 453, 454, 455, 456, 457, 458 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 n2160_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3611.13-3611.20"
          }
        },
        "atbs_core_0.sc_noc_generator_1.next_counter_value": {
          "hide_name": 0,
          "bits": [ 5642, 5643, 5644, 5645, 5646, 5647, 5648, 5649 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 next_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3590.14-3590.32"
          }
        },
        "atbs_core_0.sc_noc_generator_1.overlap_adj_i": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 overlap_adj_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3586.17-3586.30"
          }
        },
        "atbs_core_0.sc_noc_generator_1.period_adj_i": {
          "hide_name": 0,
          "bits": [ 6016, 74, 75, 76, 77, 78, 79, 80 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 period_adj_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3584.17-3584.29"
          }
        },
        "atbs_core_0.sc_noc_generator_1.reset_i": {
          "hide_name": 0,
          "bits": [ 4329 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3582.11-3582.18"
          }
        },
        "atbs_core_0.sc_noc_generator_1.sc_noc_1_o": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 sc_noc_1_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3587.11-3587.21"
          }
        },
        "atbs_core_0.sc_noc_generator_1.sc_noc_2_o": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1 sc_noc_2_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3588.11-3588.21"
          }
        },
        "atbs_core_0.sc_noc_generator_1_sc_noc_1_o": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1_sc_noc_1_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5606.8-5606.37"
          }
        },
        "atbs_core_0.sc_noc_generator_1_sc_noc_2_o": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_1_sc_noc_2_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5607.8-5607.37"
          }
        },
        "atbs_core_0.sc_noc_generator_2.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3581.11-3581.18"
          }
        },
        "atbs_core_0.sc_noc_generator_2.counter_value": {
          "hide_name": 0,
          "bits": [ 371, 372, 373, 374, 375, 376, 377, 378 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3589.14-3589.27"
          }
        },
        "atbs_core_0.sc_noc_generator_2.duty_cycle_adj_i": {
          "hide_name": 0,
          "bits": [ 129, 130, 131, 132, 133, 134, 135, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 duty_cycle_adj_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3585.17-3585.33"
          }
        },
        "atbs_core_0.sc_noc_generator_2.enable_i": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 enable_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3583.11-3583.19"
          }
        },
        "atbs_core_0.sc_noc_generator_2.n2131_o": {
          "hide_name": 0,
          "bits": [ 8131 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 n2131_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3591.8-3591.15"
          }
        },
        "atbs_core_0.sc_noc_generator_2.n2133_o": {
          "hide_name": 0,
          "bits": [ 3896, 3897, 3898, 3899, 3900, 3901, 3902, 3903 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 n2133_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3592.14-3592.21"
          }
        },
        "atbs_core_0.sc_noc_generator_2.n2135_o": {
          "hide_name": 0,
          "bits": [ 5634, 5635, 5636, 5637, 5638, 5639, 5640, 5641 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 n2135_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3593.14-3593.21"
          }
        },
        "atbs_core_0.sc_noc_generator_2.n2138_o": {
          "hide_name": 0,
          "bits": [ 4286 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 n2138_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3594.8-3594.15"
          }
        },
        "atbs_core_0.sc_noc_generator_2.n2140_o": {
          "hide_name": 0,
          "bits": [ 8132 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 n2140_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3595.8-3595.15"
          }
        },
        "atbs_core_0.sc_noc_generator_2.n2141_o": {
          "hide_name": 0,
          "bits": [ 8131 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 n2141_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3596.8-3596.15"
          }
        },
        "atbs_core_0.sc_noc_generator_2.n2142_o": {
          "hide_name": 0,
          "bits": [ 8133 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 n2142_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3597.8-3597.15"
          }
        },
        "atbs_core_0.sc_noc_generator_2.n2143_o": {
          "hide_name": 0,
          "bits": [ 8134 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 n2143_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3598.8-3598.15"
          }
        },
        "atbs_core_0.sc_noc_generator_2.n2144_o": {
          "hide_name": 0,
          "bits": [ 8135 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 n2144_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3599.8-3599.15"
          }
        },
        "atbs_core_0.sc_noc_generator_2.n2145_o": {
          "hide_name": 0,
          "bits": [ 8137 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 n2145_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3600.8-3600.15"
          }
        },
        "atbs_core_0.sc_noc_generator_2.n2146_o": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 n2146_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3601.8-3601.15"
          }
        },
        "atbs_core_0.sc_noc_generator_2.n2149_o": {
          "hide_name": 0,
          "bits": [ 4272 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 n2149_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3602.8-3602.15"
          }
        },
        "atbs_core_0.sc_noc_generator_2.n2152_o": {
          "hide_name": 0,
          "bits": [ 136, 137, 138, 139, 140, 141, 142, 143 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 n2152_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3604.14-3604.21"
          }
        },
        "atbs_core_0.sc_noc_generator_2.n2153_o": {
          "hide_name": 0,
          "bits": [ 4158 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 n2153_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3605.8-3605.15"
          }
        },
        "atbs_core_0.sc_noc_generator_2.n2154_o": {
          "hide_name": 0,
          "bits": [ 8136 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 n2154_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3606.8-3606.15"
          }
        },
        "atbs_core_0.sc_noc_generator_2.n2155_o": {
          "hide_name": 0,
          "bits": [ 4222 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 n2155_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3607.8-3607.15"
          }
        },
        "atbs_core_0.sc_noc_generator_2.n2156_o": {
          "hide_name": 0,
          "bits": [ 8138 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 n2156_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3608.8-3608.15"
          }
        },
        "atbs_core_0.sc_noc_generator_2.n2157_o": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 n2157_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3609.8-3609.15"
          }
        },
        "atbs_core_0.sc_noc_generator_2.n2160_q": {
          "hide_name": 0,
          "bits": [ 371, 372, 373, 374, 375, 376, 377, 378 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 n2160_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3611.13-3611.20"
          }
        },
        "atbs_core_0.sc_noc_generator_2.next_counter_value": {
          "hide_name": 0,
          "bits": [ 5634, 5635, 5636, 5637, 5638, 5639, 5640, 5641 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 next_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3590.14-3590.32"
          }
        },
        "atbs_core_0.sc_noc_generator_2.overlap_adj_i": {
          "hide_name": 0,
          "bits": [ 121, 122, 123, 124, 125, 126, 127, 128 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 overlap_adj_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3586.17-3586.30"
          }
        },
        "atbs_core_0.sc_noc_generator_2.period_adj_i": {
          "hide_name": 0,
          "bits": [ 6021, 129, 130, 131, 132, 133, 134, 135 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 period_adj_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3584.17-3584.29"
          }
        },
        "atbs_core_0.sc_noc_generator_2.reset_i": {
          "hide_name": 0,
          "bits": [ 4329 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3582.11-3582.18"
          }
        },
        "atbs_core_0.sc_noc_generator_2.sc_noc_1_o": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 sc_noc_1_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3587.11-3587.21"
          }
        },
        "atbs_core_0.sc_noc_generator_2.sc_noc_2_o": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2 sc_noc_2_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3588.11-3588.21"
          }
        },
        "atbs_core_0.sc_noc_generator_2_sc_noc_1_o": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2_sc_noc_1_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5611.8-5611.37"
          }
        },
        "atbs_core_0.sc_noc_generator_2_sc_noc_2_o": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_2_sc_noc_2_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5612.8-5612.37"
          }
        },
        "atbs_core_0.sc_noc_generator_3.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3495.11-3495.18"
          }
        },
        "atbs_core_0.sc_noc_generator_3.counter_value": {
          "hide_name": 0,
          "bits": [ 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3503.15-3503.28"
          }
        },
        "atbs_core_0.sc_noc_generator_3.duty_cycle_adj_i": {
          "hide_name": 0,
          "bits": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 duty_cycle_adj_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3499.18-3499.34"
          }
        },
        "atbs_core_0.sc_noc_generator_3.enable_i": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 enable_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3497.11-3497.19"
          }
        },
        "atbs_core_0.sc_noc_generator_3.n2171_o": {
          "hide_name": 0,
          "bits": [ 8139 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 n2171_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3505.8-3505.15"
          }
        },
        "atbs_core_0.sc_noc_generator_3.n2173_o": {
          "hide_name": 0,
          "bits": [ 3953, 3954, 3955, 3956, 3957, 3958, 3959, 3960, 3961, 3962, 3963 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 n2173_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3506.15-3506.22"
          }
        },
        "atbs_core_0.sc_noc_generator_3.n2175_o": {
          "hide_name": 0,
          "bits": [ 5623, 5624, 5625, 5626, 5627, 5628, 5629, 5630, 5631, 5632, 5633 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 n2175_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3507.15-3507.22"
          }
        },
        "atbs_core_0.sc_noc_generator_3.n2178_o": {
          "hide_name": 0,
          "bits": [ 4285 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 n2178_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3508.8-3508.15"
          }
        },
        "atbs_core_0.sc_noc_generator_3.n2180_o": {
          "hide_name": 0,
          "bits": [ 8140 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 n2180_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3509.8-3509.15"
          }
        },
        "atbs_core_0.sc_noc_generator_3.n2181_o": {
          "hide_name": 0,
          "bits": [ 8139 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 n2181_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3510.8-3510.15"
          }
        },
        "atbs_core_0.sc_noc_generator_3.n2182_o": {
          "hide_name": 0,
          "bits": [ 8141 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 n2182_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3511.8-3511.15"
          }
        },
        "atbs_core_0.sc_noc_generator_3.n2183_o": {
          "hide_name": 0,
          "bits": [ 8142 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 n2183_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3512.8-3512.15"
          }
        },
        "atbs_core_0.sc_noc_generator_3.n2184_o": {
          "hide_name": 0,
          "bits": [ 8143 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 n2184_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3513.8-3513.15"
          }
        },
        "atbs_core_0.sc_noc_generator_3.n2185_o": {
          "hide_name": 0,
          "bits": [ 8145 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 n2185_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3514.8-3514.15"
          }
        },
        "atbs_core_0.sc_noc_generator_3.n2186_o": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 n2186_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3515.8-3515.15"
          }
        },
        "atbs_core_0.sc_noc_generator_3.n2189_o": {
          "hide_name": 0,
          "bits": [ 4271 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 n2189_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3516.8-3516.15"
          }
        },
        "atbs_core_0.sc_noc_generator_3.n2192_o": {
          "hide_name": 0,
          "bits": [ 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 n2192_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3518.15-3518.22"
          }
        },
        "atbs_core_0.sc_noc_generator_3.n2193_o": {
          "hide_name": 0,
          "bits": [ 4155 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 n2193_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3519.8-3519.15"
          }
        },
        "atbs_core_0.sc_noc_generator_3.n2194_o": {
          "hide_name": 0,
          "bits": [ 8144 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 n2194_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3520.8-3520.15"
          }
        },
        "atbs_core_0.sc_noc_generator_3.n2195_o": {
          "hide_name": 0,
          "bits": [ 4219 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 n2195_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3521.8-3521.15"
          }
        },
        "atbs_core_0.sc_noc_generator_3.n2196_o": {
          "hide_name": 0,
          "bits": [ 8146 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 n2196_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3522.8-3522.15"
          }
        },
        "atbs_core_0.sc_noc_generator_3.n2197_o": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 n2197_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3523.8-3523.15"
          }
        },
        "atbs_core_0.sc_noc_generator_3.n2200_q": {
          "hide_name": 0,
          "bits": [ 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 n2200_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3525.14-3525.21"
          }
        },
        "atbs_core_0.sc_noc_generator_3.next_counter_value": {
          "hide_name": 0,
          "bits": [ 5623, 5624, 5625, 5626, 5627, 5628, 5629, 5630, 5631, 5632, 5633 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 next_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3504.15-3504.33"
          }
        },
        "atbs_core_0.sc_noc_generator_3.overlap_adj_i": {
          "hide_name": 0,
          "bits": [ 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 overlap_adj_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3500.18-3500.31"
          }
        },
        "atbs_core_0.sc_noc_generator_3.period_adj_i": {
          "hide_name": 0,
          "bits": [ 6037, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 period_adj_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3498.18-3498.30"
          }
        },
        "atbs_core_0.sc_noc_generator_3.reset_i": {
          "hide_name": 0,
          "bits": [ 4329 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3496.11-3496.18"
          }
        },
        "atbs_core_0.sc_noc_generator_3.sc_noc_1_o": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 sc_noc_1_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3501.11-3501.21"
          }
        },
        "atbs_core_0.sc_noc_generator_3.sc_noc_2_o": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3 sc_noc_2_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3502.11-3502.21"
          }
        },
        "atbs_core_0.sc_noc_generator_3_sc_noc_1_o": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3_sc_noc_1_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5616.8-5616.37"
          }
        },
        "atbs_core_0.sc_noc_generator_3_sc_noc_2_o": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_3_sc_noc_2_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5617.8-5617.37"
          }
        },
        "atbs_core_0.sc_noc_res_duty_cycle_adj": {
          "hide_name": 0,
          "bits": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_res_duty_cycle_adj",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5441.15-5441.40"
          }
        },
        "atbs_core_0.sc_noc_res_overlap_adj": {
          "hide_name": 0,
          "bits": [ 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_res_overlap_adj",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5442.15-5442.37"
          }
        },
        "atbs_core_0.sc_noc_res_period_adj_uart": {
          "hide_name": 0,
          "bits": [ 6037, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_res_period_adj_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5439.15-5439.41"
          }
        },
        "atbs_core_0.sc_noc_res_uart": {
          "hide_name": 0,
          "bits": [ 6024 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_res_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5437.8-5437.23"
          }
        },
        "atbs_core_0.sc_noc_vcm_generator_duty_cycle_adj": {
          "hide_name": 0,
          "bits": [ 51, 52, 53, 54, 55, 56, 57, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_vcm_generator_duty_cycle_adj",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5423.14-5423.49"
          }
        },
        "atbs_core_0.sc_noc_vcm_generator_overlap_adj": {
          "hide_name": 0,
          "bits": [ 43, 44, 45, 46, 47, 48, 49, 50 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_vcm_generator_overlap_adj",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5424.14-5424.46"
          }
        },
        "atbs_core_0.sc_noc_vcm_generator_period_adj_uart": {
          "hide_name": 0,
          "bits": [ 6011, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_vcm_generator_period_adj_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5421.14-5421.50"
          }
        },
        "atbs_core_0.sc_noc_vcm_generator_uart": {
          "hide_name": 0,
          "bits": [ 6001 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_vcm_generator_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5419.8-5419.33"
          }
        },
        "atbs_core_0.select_cap_adj_uart": {
          "hide_name": 0,
          "bits": [ 6045, 6046, 6047 ],
          "attributes": {
            "hdlname": "atbs_core_0 select_cap_adj_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5445.14-5445.33"
          }
        },
        "atbs_core_0.select_cap_o": {
          "hide_name": 0,
          "bits": [ 34, 35, 36 ],
          "attributes": {
            "hdlname": "atbs_core_0 select_cap_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5315.17-5315.29"
          }
        },
        "atbs_core_0.select_cap_uart": {
          "hide_name": 0,
          "bits": [ 6040 ],
          "attributes": {
            "hdlname": "atbs_core_0 select_cap_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5443.8-5443.23"
          }
        },
        "atbs_core_0.select_enable_write": {
          "hide_name": 0,
          "bits": [ 5977 ],
          "attributes": {
            "hdlname": "atbs_core_0 select_enable_write",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5401.8-5401.27"
          }
        },
        "atbs_core_0.select_spdt_o": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "hdlname": "atbs_core_0 select_spdt_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5316.11-5316.24"
          }
        },
        "atbs_core_0.select_tbs_delta_steps": {
          "hide_name": 0,
          "bits": [ 6523 ],
          "attributes": {
            "hdlname": "atbs_core_0 select_tbs_delta_steps",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5499.8-5499.30"
          }
        },
        "atbs_core_0.select_tbs_delta_steps_d": {
          "hide_name": 0,
          "bits": [ 6409 ],
          "attributes": {
            "hdlname": "atbs_core_0 select_tbs_delta_steps_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5335.8-5335.32"
          }
        },
        "atbs_core_0.select_tbs_delta_steps_debounced": {
          "hide_name": 0,
          "bits": [ 5718 ],
          "attributes": {
            "hdlname": "atbs_core_0 select_tbs_delta_steps_debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5331.8-5331.40"
          }
        },
        "atbs_core_0.select_tbs_delta_steps_edge_f": {
          "hide_name": 0,
          "bits": [ 6411 ],
          "attributes": {
            "hdlname": "atbs_core_0 select_tbs_delta_steps_edge_f",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5342.8-5342.37"
          }
        },
        "atbs_core_0.select_tbs_delta_steps_edge_r": {
          "hide_name": 0,
          "bits": [ 6413 ],
          "attributes": {
            "hdlname": "atbs_core_0 select_tbs_delta_steps_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5343.8-5343.37"
          }
        },
        "atbs_core_0.select_tbs_delta_steps_i": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "hdlname": "atbs_core_0 select_tbs_delta_steps_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5299.11-5299.35"
          }
        },
        "atbs_core_0.select_tbs_delta_steps_uart": {
          "hide_name": 0,
          "bits": [ 6126 ],
          "attributes": {
            "hdlname": "atbs_core_0 select_tbs_delta_steps_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5500.8-5500.35"
          }
        },
        "atbs_core_0.signal_select_in": {
          "hide_name": 0,
          "bits": [ 6449 ],
          "attributes": {
            "hdlname": "atbs_core_0 signal_select_in",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5493.8-5493.24"
          }
        },
        "atbs_core_0.signal_select_in_d": {
          "hide_name": 0,
          "bits": [ 6404 ],
          "attributes": {
            "hdlname": "atbs_core_0 signal_select_in_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5334.8-5334.26"
          }
        },
        "atbs_core_0.signal_select_in_debounced": {
          "hide_name": 0,
          "bits": [ 5734 ],
          "attributes": {
            "hdlname": "atbs_core_0 signal_select_in_debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5329.8-5329.34"
          }
        },
        "atbs_core_0.signal_select_in_edge_f": {
          "hide_name": 0,
          "bits": [ 6406 ],
          "attributes": {
            "hdlname": "atbs_core_0 signal_select_in_edge_f",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5344.8-5344.31"
          }
        },
        "atbs_core_0.signal_select_in_edge_r": {
          "hide_name": 0,
          "bits": [ 6408 ],
          "attributes": {
            "hdlname": "atbs_core_0 signal_select_in_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5345.8-5345.31"
          }
        },
        "atbs_core_0.signal_select_in_i": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "atbs_core_0 signal_select_in_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5297.11-5297.29"
          }
        },
        "atbs_core_0.signal_select_in_uart": {
          "hide_name": 0,
          "bits": [ 6120 ],
          "attributes": {
            "hdlname": "atbs_core_0 signal_select_in_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5494.8-5494.29"
          }
        },
        "atbs_core_0.spike": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5355.8-5355.13"
          }
        },
        "atbs_core_0.spike_detector_0.change_lower_strb_i": {
          "hide_name": 0,
          "bits": [ 6225 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 change_lower_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4898.11-4898.30"
          }
        },
        "atbs_core_0.spike_detector_0.change_upper_strb_i": {
          "hide_name": 0,
          "bits": [ 6223 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 change_upper_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4897.11-4897.30"
          }
        },
        "atbs_core_0.spike_detector_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4892.11-4892.18"
          }
        },
        "atbs_core_0.spike_detector_0.comp_lower_i": {
          "hide_name": 0,
          "bits": [ 8151 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 comp_lower_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4896.11-4896.23"
          }
        },
        "atbs_core_0.spike_detector_0.comp_upper_i": {
          "hide_name": 0,
          "bits": [ 8149 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 comp_upper_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4895.11-4895.23"
          }
        },
        "atbs_core_0.spike_detector_0.decreasing_en_i": {
          "hide_name": 0,
          "bits": [ 6533 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 decreasing_en_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4902.11-4902.26"
          }
        },
        "atbs_core_0.spike_detector_0.detection_en_i": {
          "hide_name": 0,
          "bits": [ 5971 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 detection_en_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4894.11-4894.25"
          }
        },
        "atbs_core_0.spike_detector_0.hold_spike": {
          "hide_name": 0,
          "bits": [ 8156 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 hold_spike",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4907.8-4907.18"
          }
        },
        "atbs_core_0.spike_detector_0.increasing_en_i": {
          "hide_name": 0,
          "bits": [ 6531 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 increasing_en_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4901.11-4901.26"
          }
        },
        "atbs_core_0.spike_detector_0.is_changing": {
          "hide_name": 0,
          "bits": [ 8154 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 is_changing",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4915.8-4915.19"
          }
        },
        "atbs_core_0.spike_detector_0.is_changing_f_edge": {
          "hide_name": 0,
          "bits": [ 6220 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 is_changing_f_edge",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4917.8-4917.26"
          }
        },
        "atbs_core_0.spike_detector_0.lock_detection": {
          "hide_name": 0,
          "bits": [ 5616 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 lock_detection",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4909.8-4909.22"
          }
        },
        "atbs_core_0.spike_detector_0.lower_is_changing": {
          "hide_name": 0,
          "bits": [ 5622 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 lower_is_changing",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4913.8-4913.25"
          }
        },
        "atbs_core_0.spike_detector_0.n1536_o": {
          "hide_name": 0,
          "bits": [ 8147 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1536_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4918.8-4918.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1537_o": {
          "hide_name": 0,
          "bits": [ 8148 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1537_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4919.8-4919.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1538_o": {
          "hide_name": 0,
          "bits": [ 8150 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1538_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4920.8-4920.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1539_o": {
          "hide_name": 0,
          "bits": [ 8152 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1539_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4921.8-4921.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1541_o": {
          "hide_name": 0,
          "bits": [ 8157 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1541_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4922.8-4922.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1544_o": {
          "hide_name": 0,
          "bits": [ 8158 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1544_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4923.8-4923.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1546_o": {
          "hide_name": 0,
          "bits": [ 8159 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1546_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4924.8-4924.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1548_o": {
          "hide_name": 0,
          "bits": [ 8160 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1548_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4925.8-4925.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1549_o": {
          "hide_name": 0,
          "bits": [ 8161 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1549_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4926.8-4926.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1551_o": {
          "hide_name": 0,
          "bits": [ 5823 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1551_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4927.8-4927.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1557_o": {
          "hide_name": 0,
          "bits": [ 5614 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1557_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4928.8-4928.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1573_o": {
          "hide_name": 0,
          "bits": [ 8163 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1573_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4929.8-4929.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1575_o": {
          "hide_name": 0,
          "bits": [ 5617 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1575_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4930.8-4930.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1579_o": {
          "hide_name": 0,
          "bits": [ 8164 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1579_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4931.8-4931.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1581_o": {
          "hide_name": 0,
          "bits": [ 5620 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1581_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4932.8-4932.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1583_o": {
          "hide_name": 0,
          "bits": [ 8155 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1583_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4933.8-4933.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1584_o": {
          "hide_name": 0,
          "bits": [ 8153 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1584_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4934.8-4934.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1585_o": {
          "hide_name": 0,
          "bits": [ 6220 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1585_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4935.8-4935.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1587_o": {
          "hide_name": 0,
          "bits": [ 6221 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1587_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4936.8-4936.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1589_o": {
          "hide_name": 0,
          "bits": [ 8162 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1589_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4937.8-4937.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1591_o": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1591_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4938.8-4938.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1592_o": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1592_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4939.8-4939.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1593_q": {
          "hide_name": 0,
          "bits": [ 8156 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1593_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4940.7-4940.14"
          }
        },
        "atbs_core_0.spike_detector_0.n1594_q": {
          "hide_name": 0,
          "bits": [ 5616 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1594_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4941.7-4941.14"
          }
        },
        "atbs_core_0.spike_detector_0.n1595_q": {
          "hide_name": 0,
          "bits": [ 5619 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1595_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4942.7-4942.14"
          }
        },
        "atbs_core_0.spike_detector_0.n1596_q": {
          "hide_name": 0,
          "bits": [ 5622 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1596_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4943.7-4943.14"
          }
        },
        "atbs_core_0.spike_detector_0.n1597_q": {
          "hide_name": 0,
          "bits": [ 8154 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1597_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4944.7-4944.14"
          }
        },
        "atbs_core_0.spike_detector_0.next_is_changing": {
          "hide_name": 0,
          "bits": [ 8155 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 next_is_changing",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4916.8-4916.24"
          }
        },
        "atbs_core_0.spike_detector_0.next_lock_detection": {
          "hide_name": 0,
          "bits": [ 8162 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 next_lock_detection",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4910.8-4910.27"
          }
        },
        "atbs_core_0.spike_detector_0.next_lower_is_changing": {
          "hide_name": 0,
          "bits": [ 5620 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 next_lower_is_changing",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4914.8-4914.30"
          }
        },
        "atbs_core_0.spike_detector_0.next_upper_is_changing": {
          "hide_name": 0,
          "bits": [ 5617 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 next_upper_is_changing",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4912.8-4912.30"
          }
        },
        "atbs_core_0.spike_detector_0.pause_detection_strb_i": {
          "hide_name": 0,
          "bits": [ 6529 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 pause_detection_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4903.11-4903.33"
          }
        },
        "atbs_core_0.spike_detector_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4329 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4893.11-4893.18"
          }
        },
        "atbs_core_0.spike_detector_0.spike": {
          "hide_name": 0,
          "bits": [ 8161 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 spike",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4906.8-4906.13"
          }
        },
        "atbs_core_0.spike_detector_0.spike_o": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 spike_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4904.11-4904.18"
          }
        },
        "atbs_core_0.spike_detector_0.spike_strb": {
          "hide_name": 0,
          "bits": [ 5823 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 spike_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4908.8-4908.18"
          }
        },
        "atbs_core_0.spike_detector_0.spike_strb_o": {
          "hide_name": 0,
          "bits": [ 5823 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 spike_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4905.11-4905.23"
          }
        },
        "atbs_core_0.spike_detector_0.stopped_changing_lower_strb_i": {
          "hide_name": 0,
          "bits": [ 6224 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 stopped_changing_lower_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4900.11-4900.40"
          }
        },
        "atbs_core_0.spike_detector_0.stopped_changing_upper_strb_i": {
          "hide_name": 0,
          "bits": [ 6222 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 stopped_changing_upper_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4899.11-4899.40"
          }
        },
        "atbs_core_0.spike_detector_0.upper_is_changing": {
          "hide_name": 0,
          "bits": [ 5619 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 upper_is_changing",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:4911.8-4911.25"
          }
        },
        "atbs_core_0.spike_detector_0_spike_o": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0_spike_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5554.8-5554.32"
          }
        },
        "atbs_core_0.spike_detector_0_spike_strb_o": {
          "hide_name": 0,
          "bits": [ 5823 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0_spike_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5555.8-5555.37"
          }
        },
        "atbs_core_0.spike_encoder_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3347.11-3347.18"
          }
        },
        "atbs_core_0.spike_encoder_0.curr_time_i": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 curr_time_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3352.18-3352.29"
          }
        },
        "atbs_core_0.spike_encoder_0.delayed_spike": {
          "hide_name": 0,
          "bits": [ 8167 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 delayed_spike",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3361.8-3361.21"
          }
        },
        "atbs_core_0.spike_encoder_0.delayed_spike_strb": {
          "hide_name": 0,
          "bits": [ 8166 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 delayed_spike_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3359.8-3359.26"
          }
        },
        "atbs_core_0.spike_encoder_0.encoded_spike": {
          "hide_name": 0,
          "bits": [ 5568, 5569, 5570, 5571, 5572, 5573, 5574, 5575, 5576, 5577, 5578, 5579, 5580, 5581, 5582, 5583, 5584, 5585, 5586 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 encoded_spike",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3355.15-3355.28"
          }
        },
        "atbs_core_0.spike_encoder_0.encoded_spike_o": {
          "hide_name": 0,
          "bits": [ 5568, 5569, 5570, 5571, 5572, 5573, 5574, 5575, 5576, 5577, 5578, 5579, 5580, 5581, 5582, 5583, 5584, 5585, 5586 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 encoded_spike_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3353.18-3353.33"
          }
        },
        "atbs_core_0.spike_encoder_0.encoded_spike_strb": {
          "hide_name": 0,
          "bits": [ 6534 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 encoded_spike_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3357.8-3357.26"
          }
        },
        "atbs_core_0.spike_encoder_0.encoded_spike_strb_o": {
          "hide_name": 0,
          "bits": [ 6534 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 encoded_spike_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3354.11-3354.31"
          }
        },
        "atbs_core_0.spike_encoder_0.n2244_o": {
          "hide_name": 0,
          "bits": [ 8165 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n2244_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3363.8-3363.15"
          }
        },
        "atbs_core_0.spike_encoder_0.n2247_o": {
          "hide_name": 0,
          "bits": [ 8170 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n2247_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3364.8-3364.15"
          }
        },
        "atbs_core_0.spike_encoder_0.n2250_o": {
          "hide_name": 0,
          "bits": [ 8169 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n2250_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3365.8-3365.15"
          }
        },
        "atbs_core_0.spike_encoder_0.n2252_o": {
          "hide_name": 0,
          "bits": [ 6219 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n2252_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3366.8-3366.15"
          }
        },
        "atbs_core_0.spike_encoder_0.n2253_o": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n2253_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3367.15-3367.22"
          }
        },
        "atbs_core_0.spike_encoder_0.n2254_o": {
          "hide_name": 0,
          "bits": [ 8168 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n2254_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3368.8-3368.15"
          }
        },
        "atbs_core_0.spike_encoder_0.n2255_o": {
          "hide_name": 0,
          "bits": [ 4014, 4015, 4016, 4017, 4018, 4019, 4020, 4021, 4022, 4023, 4024, 4025, 4026, 4027, 4028, 4029, 4030, 4031, 4032 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n2255_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3369.15-3369.22"
          }
        },
        "atbs_core_0.spike_encoder_0.n2256_o": {
          "hide_name": 0,
          "bits": [ 8172, 8173, 8174, 8175, 8176, 8177, 8178, 8179, 8180, 8181, 8182, 8183, 8184, 8185, 8186, 8187, 8188, 8189, 8190 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n2256_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3370.15-3370.22"
          }
        },
        "atbs_core_0.spike_encoder_0.n2257_o": {
          "hide_name": 0,
          "bits": [ 8191, 8192, 8193, 8194, 8195, 8196, 8197, 8198, 8199, 8200, 8201, 8202, 8203, 8204, 8205, 8206, 8207, 8208, 8209 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n2257_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3371.15-3371.22"
          }
        },
        "atbs_core_0.spike_encoder_0.n2260_o": {
          "hide_name": 0,
          "bits": [ 8210 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n2260_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3372.8-3372.15"
          }
        },
        "atbs_core_0.spike_encoder_0.n2263_o": {
          "hide_name": 0,
          "bits": [ 5594, 5595, 5596, 5597, 5598, 5599, 5600, 5601, 5602, 5603, 5604, 5605, 5606, 5607, 5608, 5609, 5610, 5611, 5612 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n2263_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3373.15-3373.22"
          }
        },
        "atbs_core_0.spike_encoder_0.n2265_o": {
          "hide_name": 0,
          "bits": [ 8171 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n2265_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3374.8-3374.15"
          }
        },
        "atbs_core_0.spike_encoder_0.n2270_q": {
          "hide_name": 0,
          "bits": [ 5568, 5569, 5570, 5571, 5572, 5573, 5574, 5575, 5576, 5577, 5578, 5579, 5580, 5581, 5582, 5583, 5584, 5585, 5586 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n2270_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3375.14-3375.21"
          }
        },
        "atbs_core_0.spike_encoder_0.n2271_q": {
          "hide_name": 0,
          "bits": [ 6534 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n2271_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3376.7-3376.14"
          }
        },
        "atbs_core_0.spike_encoder_0.n2272_q": {
          "hide_name": 0,
          "bits": [ 8166 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n2272_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3377.7-3377.14"
          }
        },
        "atbs_core_0.spike_encoder_0.n2273_q": {
          "hide_name": 0,
          "bits": [ 8167 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n2273_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3378.7-3378.14"
          }
        },
        "atbs_core_0.spike_encoder_0.next_delayed_spike": {
          "hide_name": 0,
          "bits": [ 8169 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 next_delayed_spike",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3362.8-3362.26"
          }
        },
        "atbs_core_0.spike_encoder_0.next_delayed_spike_strb": {
          "hide_name": 0,
          "bits": [ 8170 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 next_delayed_spike_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3360.8-3360.31"
          }
        },
        "atbs_core_0.spike_encoder_0.next_encoded_spike": {
          "hide_name": 0,
          "bits": [ 5594, 5595, 5596, 5597, 5598, 5599, 5600, 5601, 5602, 5603, 5604, 5605, 5606, 5607, 5608, 5609, 5610, 5611, 5612 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 next_encoded_spike",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3356.15-3356.33"
          }
        },
        "atbs_core_0.spike_encoder_0.next_encoded_spike_strb": {
          "hide_name": 0,
          "bits": [ 8171 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 next_encoded_spike_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3358.8-3358.31"
          }
        },
        "atbs_core_0.spike_encoder_0.overflow_strb_i": {
          "hide_name": 0,
          "bits": [ 6218 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 overflow_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3351.11-3351.26"
          }
        },
        "atbs_core_0.spike_encoder_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4329 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3348.11-3348.18"
          }
        },
        "atbs_core_0.spike_encoder_0.spike_i": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3349.11-3349.18"
          }
        },
        "atbs_core_0.spike_encoder_0.spike_strb_i": {
          "hide_name": 0,
          "bits": [ 5823 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 spike_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3350.11-3350.23"
          }
        },
        "atbs_core_0.spike_encoder_0_encoded_spike_o": {
          "hide_name": 0,
          "bits": [ 5568, 5569, 5570, 5571, 5572, 5573, 5574, 5575, 5576, 5577, 5578, 5579, 5580, 5581, 5582, 5583, 5584, 5585, 5586 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0_encoded_spike_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5622.15-5622.46"
          }
        },
        "atbs_core_0.spike_encoder_0_encoded_spike_strb_o": {
          "hide_name": 0,
          "bits": [ 6534 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0_encoded_spike_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5623.8-5623.44"
          }
        },
        "atbs_core_0.spike_memory_0.a_data": {
          "hide_name": 0,
          "bits": [ 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342, 4343, 4344, 4345, 4346, 4347, 4348 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 a_data",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2544.15-2544.21"
          }
        },
        "atbs_core_0.spike_memory_0.a_data_i": {
          "hide_name": 0,
          "bits": [ 5568, 5569, 5570, 5571, 5572, 5573, 5574, 5575, 5576, 5577, 5578, 5579, 5580, 5581, 5582, 5583, 5584, 5585, 5586 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 a_data_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2527.18-2527.26"
          }
        },
        "atbs_core_0.spike_memory_0.b_data": {
          "hide_name": 0,
          "bits": [ 5658, 5659, 5660, 5661, 5662, 5663, 5664, 5665, 8107, 8108, 8109, 8110, 8111, 8112, 8113, 8114, 8104, 8105, 8106 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 b_data",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2546.15-2546.21"
          }
        },
        "atbs_core_0.spike_memory_0.b_data_o": {
          "hide_name": 0,
          "bits": [ 5658, 5659, 5660, 5661, 5662, 5663, 5664, 5665, 8107, 8108, 8109, 8110, 8111, 8112, 8113, 8114, 8104, 8105, 8106 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 b_data_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2531.18-2531.26"
          }
        },
        "atbs_core_0.spike_memory_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2524.11-2524.18"
          }
        },
        "atbs_core_0.spike_memory_0.enable_read_i": {
          "hide_name": 0,
          "bits": [ 5980 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 enable_read_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2528.11-2528.24"
          }
        },
        "atbs_core_0.spike_memory_0.enable_write_i": {
          "hide_name": 0,
          "bits": [ 6535 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 enable_write_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2526.11-2526.25"
          }
        },
        "atbs_core_0.spike_memory_0.fifo_empty": {
          "hide_name": 0,
          "bits": [ 6310 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 fifo_empty",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2548.8-2548.18"
          }
        },
        "atbs_core_0.spike_memory_0.fifo_empty_o": {
          "hide_name": 0,
          "bits": [ 6310 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 fifo_empty_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2533.11-2533.23"
          }
        },
        "atbs_core_0.spike_memory_0.fifo_fill_count": {
          "hide_name": 0,
          "bits": [ 237, 238, 239, 240, 241, 242 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 fifo_fill_count",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2540.14-2540.29"
          }
        },
        "atbs_core_0.spike_memory_0.fifo_full": {
          "hide_name": 0,
          "bits": [ 6331 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 fifo_full",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2549.8-2549.17"
          }
        },
        "atbs_core_0.spike_memory_0.fifo_full_o": {
          "hide_name": 0,
          "bits": [ 6331 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 fifo_full_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2532.11-2532.22"
          }
        },
        "atbs_core_0.spike_memory_0.head": {
          "hide_name": 0,
          "bits": [ 4033, 4034, 4035, 4036, 4037, 4038 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 head",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2536.14-2536.18"
          }
        },
        "atbs_core_0.spike_memory_0.n2303_o": {
          "hide_name": 0,
          "bits": [ 8211 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2303_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2554.8-2554.15"
          }
        },
        "atbs_core_0.spike_memory_0.n2304_o": {
          "hide_name": 0,
          "bits": [ 5566 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2304_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2555.8-2555.15"
          }
        },
        "atbs_core_0.spike_memory_0.n2306_o": {
          "hide_name": 0,
          "bits": [ 4051, 4052, 4053, 4054, 4055, 4056 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2306_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2556.14-2556.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2310_o": {
          "hide_name": 0,
          "bits": [ 8239 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2310_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2558.8-2558.15"
          }
        },
        "atbs_core_0.spike_memory_0.n2315_o": {
          "hide_name": 0,
          "bits": [ 8212 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2315_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2560.8-2560.15"
          }
        },
        "atbs_core_0.spike_memory_0.n2316_o": {
          "hide_name": 0,
          "bits": [ 8213 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2316_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2561.8-2561.15"
          }
        },
        "atbs_core_0.spike_memory_0.n2317_o": {
          "hide_name": 0,
          "bits": [ 5593 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2317_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2562.8-2562.15"
          }
        },
        "atbs_core_0.spike_memory_0.n2318_o": {
          "hide_name": 0,
          "bits": [ 8214 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2318_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2563.8-2563.15"
          }
        },
        "atbs_core_0.spike_memory_0.n2319_o": {
          "hide_name": 0,
          "bits": [ 5567 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2319_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2564.8-2564.15"
          }
        },
        "atbs_core_0.spike_memory_0.n2321_o": {
          "hide_name": 0,
          "bits": [ 4075, 4076, 4077, 4078, 4079, 4080 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2321_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2565.14-2565.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2325_o": {
          "hide_name": 0,
          "bits": [ 8216 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2325_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2567.8-2567.15"
          }
        },
        "atbs_core_0.spike_memory_0.n2328_o": {
          "hide_name": 0,
          "bits": [ 8632, 8633, 8634 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2328_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2568.14-2568.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2330_o": {
          "hide_name": 0,
          "bits": [ 5592 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2330_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2569.8-2569.15"
          }
        },
        "atbs_core_0.spike_memory_0.n2331_o": {
          "hide_name": 0,
          "bits": [ 5591 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2331_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2570.8-2570.15"
          }
        },
        "atbs_core_0.spike_memory_0.n2332_o": {
          "hide_name": 0,
          "bits": [ "0", 5591, 5592 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2332_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2571.14-2571.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2333_o": {
          "hide_name": 0,
          "bits": [ 5587, 5588, 5589 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2333_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2572.14-2572.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2335_o": {
          "hide_name": 0,
          "bits": [ 237, 238, 239, 240, 241, 242 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2335_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2573.14-2573.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2337_o": {
          "hide_name": 0,
          "bits": [ 237, 238, 239, 240, 241, 242 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2337_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2574.14-2574.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2339_o": {
          "hide_name": 0,
          "bits": [ 237, 238, 239, 240, 241, 242 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2339_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2576.14-2576.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2340_o": {
          "hide_name": 0,
          "bits": [ 237, 238, 239, 240, 241, 242 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2340_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2577.14-2577.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2343_o": {
          "hide_name": 0,
          "bits": [ 8215 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2343_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2578.8-2578.15"
          }
        },
        "atbs_core_0.spike_memory_0.n2344_o": {
          "hide_name": 0,
          "bits": [ 6310 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2344_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2579.8-2579.15"
          }
        },
        "atbs_core_0.spike_memory_0.n2348_o": {
          "hide_name": 0,
          "bits": [ 4152 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2348_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2580.8-2580.15"
          }
        },
        "atbs_core_0.spike_memory_0.n2349_o": {
          "hide_name": 0,
          "bits": [ 6331 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2349_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2581.8-2581.15"
          }
        },
        "atbs_core_0.spike_memory_0.n2358_o": {
          "hide_name": 0,
          "bits": [ 4349, 4350, 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358, 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2358_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2582.15-2582.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2359_o": {
          "hide_name": 0,
          "bits": [ 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378, 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2359_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2583.15-2583.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2360_o": {
          "hide_name": 0,
          "bits": [ 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395, 4396, 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2360_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2584.15-2584.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2361_o": {
          "hide_name": 0,
          "bits": [ 4406, 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2361_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2585.15-2585.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2362_o": {
          "hide_name": 0,
          "bits": [ 4425, 4426, 4427, 4428, 4429, 4430, 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2362_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2586.15-2586.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2363_o": {
          "hide_name": 0,
          "bits": [ 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453, 4454, 4455, 4456, 4457, 4458, 4459, 4460, 4461, 4462 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2363_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2587.15-2587.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2364_o": {
          "hide_name": 0,
          "bits": [ 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470, 4471, 4472, 4473, 4474, 4475, 4476, 4477, 4478, 4479, 4480, 4481 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2364_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2588.15-2588.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2365_o": {
          "hide_name": 0,
          "bits": [ 4482, 4483, 4484, 4485, 4486, 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499, 4500 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2365_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2589.15-2589.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2366_o": {
          "hide_name": 0,
          "bits": [ 4501, 4502, 4503, 4504, 4505, 4506, 4507, 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518, 4519 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2366_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2590.15-2590.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2367_o": {
          "hide_name": 0,
          "bits": [ 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534, 4535, 4536, 4537, 4538 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2367_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2591.15-2591.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2368_o": {
          "hide_name": 0,
          "bits": [ 4539, 4540, 4541, 4542, 4543, 4544, 4545, 4546, 4547, 4548, 4549, 4550, 4551, 4552, 4553, 4554, 4555, 4556, 4557 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2368_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2592.15-2592.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2369_o": {
          "hide_name": 0,
          "bits": [ 4558, 4559, 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567, 4568, 4569, 4570, 4571, 4572, 4573, 4574, 4575, 4576 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2369_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2593.15-2593.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2370_o": {
          "hide_name": 0,
          "bits": [ 4577, 4578, 4579, 4580, 4581, 4582, 4583, 4584, 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2370_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2594.15-2594.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2371_o": {
          "hide_name": 0,
          "bits": [ 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604, 4605, 4606, 4607, 4608, 4609, 4610, 4611, 4612, 4613, 4614 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2371_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2595.15-2595.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2372_o": {
          "hide_name": 0,
          "bits": [ 4615, 4616, 4617, 4618, 4619, 4620, 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4632, 4633 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2372_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2596.15-2596.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2373_o": {
          "hide_name": 0,
          "bits": [ 4634, 4635, 4636, 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648, 4649, 4650, 4651, 4652 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2373_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2597.15-2597.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2374_o": {
          "hide_name": 0,
          "bits": [ 4653, 4654, 4655, 4656, 4657, 4658, 4659, 4660, 4661, 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669, 4670, 4671 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2374_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2598.15-2598.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2375_o": {
          "hide_name": 0,
          "bits": [ 4672, 4673, 4674, 4675, 4676, 4677, 4678, 4679, 4680, 4681, 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689, 4690 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2375_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2599.15-2599.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2376_o": {
          "hide_name": 0,
          "bits": [ 4691, 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699, 4700, 4701, 4702, 4703, 4704, 4705, 4706, 4707, 4708, 4709 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2376_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2600.15-2600.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2377_o": {
          "hide_name": 0,
          "bits": [ 4710, 4711, 4712, 4713, 4714, 4715, 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2377_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2601.15-2601.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2378_o": {
          "hide_name": 0,
          "bits": [ 4729, 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2378_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2602.15-2602.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2379_o": {
          "hide_name": 0,
          "bits": [ 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756, 4757, 4758, 4759, 4760, 4761, 4762, 4763, 4764, 4765, 4766 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2379_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2603.15-2603.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2380_o": {
          "hide_name": 0,
          "bits": [ 4767, 4768, 4769, 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777, 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2380_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2604.15-2604.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2381_o": {
          "hide_name": 0,
          "bits": [ 4786, 4787, 4788, 4789, 4790, 4791, 4792, 4793, 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801, 4802, 4803, 4804 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2381_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2605.15-2605.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2382_o": {
          "hide_name": 0,
          "bits": [ 4805, 4806, 4807, 4808, 4809, 4810, 4811, 4812, 4813, 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821, 4822, 4823 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2382_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2606.15-2606.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2383_o": {
          "hide_name": 0,
          "bits": [ 4824, 4825, 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4839, 4840, 4841, 4842 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2383_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2607.15-2607.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2384_o": {
          "hide_name": 0,
          "bits": [ 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857, 4858, 4859, 4860, 4861 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2384_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2608.15-2608.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2385_o": {
          "hide_name": 0,
          "bits": [ 4862, 4863, 4864, 4865, 4866, 4867, 4868, 4869, 4870, 4871, 4872, 4873, 4874, 4875, 4876, 4877, 4878, 4879, 4880 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2385_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2609.15-2609.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2386_o": {
          "hide_name": 0,
          "bits": [ 4881, 4882, 4883, 4884, 4885, 4886, 4887, 4888, 4889, 4890, 4891, 4892, 4893, 4894, 4895, 4896, 4897, 4898, 4899 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2386_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2610.15-2610.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2387_o": {
          "hide_name": 0,
          "bits": [ 4900, 4901, 4902, 4903, 4904, 4905, 4906, 4907, 4908, 4909, 4910, 4911, 4912, 4913, 4914, 4915, 4916, 4917, 4918 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2387_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2611.15-2611.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2388_o": {
          "hide_name": 0,
          "bits": [ 4919, 4920, 4921, 4922, 4923, 4924, 4925, 4926, 4927, 4928, 4929, 4930, 4931, 4932, 4933, 4934, 4935, 4936, 4937 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2388_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2612.15-2612.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2389_o": {
          "hide_name": 0,
          "bits": [ 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951, 4952, 4953, 4954, 4955, 4956 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2389_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2613.15-2613.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2390_o": {
          "hide_name": 0,
          "bits": [ 4957, 4958, 4959, 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969, 4970, 4971, 4972, 4973, 4974, 4975 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2390_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2614.15-2614.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2391_o": {
          "hide_name": 0,
          "bits": [ 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4986, 4987, 4988, 4989, 4990, 4991, 4992, 4993, 4994 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2391_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2615.15-2615.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2392_o": {
          "hide_name": 0,
          "bits": [ 4995, 4996, 4997, 4998, 4999, 5000, 5001, 5002, 5003, 5004, 5005, 5006, 5007, 5008, 5009, 5010, 5011, 5012, 5013 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2392_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2616.15-2616.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2393_o": {
          "hide_name": 0,
          "bits": [ 5014, 5015, 5016, 5017, 5018, 5019, 5020, 5021, 5022, 5023, 5024, 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2393_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2617.15-2617.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2394_o": {
          "hide_name": 0,
          "bits": [ 5033, 5034, 5035, 5036, 5037, 5038, 5039, 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2394_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2618.15-2618.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2395_o": {
          "hide_name": 0,
          "bits": [ 5052, 5053, 5054, 5055, 5056, 5057, 5058, 5059, 5060, 5061, 5062, 5063, 5064, 5065, 5066, 5067, 5068, 5069, 5070 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2395_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2619.15-2619.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2396_o": {
          "hide_name": 0,
          "bits": [ 5071, 5072, 5073, 5074, 5075, 5076, 5077, 5078, 5079, 5080, 5081, 5082, 5083, 5084, 5085, 5086, 5087, 5088, 5089 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2396_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2620.15-2620.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2397_o": {
          "hide_name": 0,
          "bits": [ 5090, 5091, 5092, 5093, 5094, 5095, 5096, 5097, 5098, 5099, 5100, 5101, 5102, 5103, 5104, 5105, 5106, 5107, 5108 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2397_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2621.15-2621.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2398_o": {
          "hide_name": 0,
          "bits": [ 5109, 5110, 5111, 5112, 5113, 5114, 5115, 5116, 5117, 5118, 5119, 5120, 5121, 5122, 5123, 5124, 5125, 5126, 5127 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2398_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2622.15-2622.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2399_o": {
          "hide_name": 0,
          "bits": [ 5128, 5129, 5130, 5131, 5132, 5133, 5134, 5135, 5136, 5137, 5138, 5139, 5140, 5141, 5142, 5143, 5144, 5145, 5146 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2399_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2623.15-2623.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2400_o": {
          "hide_name": 0,
          "bits": [ 5147, 5148, 5149, 5150, 5151, 5152, 5153, 5154, 5155, 5156, 5157, 5158, 5159, 5160, 5161, 5162, 5163, 5164, 5165 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2400_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2624.15-2624.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2401_o": {
          "hide_name": 0,
          "bits": [ 5166, 5167, 5168, 5169, 5170, 5171, 5172, 5173, 5174, 5175, 5176, 5177, 5178, 5179, 5180, 5181, 5182, 5183, 5184 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2401_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2625.15-2625.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2402_o": {
          "hide_name": 0,
          "bits": [ 5185, 5186, 5187, 5188, 5189, 5190, 5191, 5192, 5193, 5194, 5195, 5196, 5197, 5198, 5199, 5200, 5201, 5202, 5203 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2402_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2626.15-2626.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2403_o": {
          "hide_name": 0,
          "bits": [ 5204, 5205, 5206, 5207, 5208, 5209, 5210, 5211, 5212, 5213, 5214, 5215, 5216, 5217, 5218, 5219, 5220, 5221, 5222 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2403_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2627.15-2627.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2404_o": {
          "hide_name": 0,
          "bits": [ 5223, 5224, 5225, 5226, 5227, 5228, 5229, 5230, 5231, 5232, 5233, 5234, 5235, 5236, 5237, 5238, 5239, 5240, 5241 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2404_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2628.15-2628.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2405_o": {
          "hide_name": 0,
          "bits": [ 5242, 5243, 5244, 5245, 5246, 5247, 5248, 5249, 5250, 5251, 5252, 5253, 5254, 5255, 5256, 5257, 5258, 5259, 5260 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2405_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2629.15-2629.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2406_o": {
          "hide_name": 0,
          "bits": [ 5261, 5262, 5263, 5264, 5265, 5266, 5267, 5268, 5269, 5270, 5271, 5272, 5273, 5274, 5275, 5276, 5277, 5278, 5279 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2406_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2630.15-2630.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2407_o": {
          "hide_name": 0,
          "bits": [ 5280, 5281, 5282, 5283, 5284, 5285, 5286, 5287, 5288, 5289, 5290, 5291, 5292, 5293, 5294, 5295, 5296, 5297, 5298 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2407_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2631.15-2631.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2408_o": {
          "hide_name": 0,
          "bits": [ 5299, 5300, 5301, 5302, 5303, 5304, 5305, 5306, 5307, 5308, 5309, 5310, 5311, 5312, 5313, 5314, 5315, 5316, 5317 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2408_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2632.15-2632.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2409_o": {
          "hide_name": 0,
          "bits": [ 5318, 5319, 5320, 5321, 5322, 5323, 5324, 5325, 5326, 5327, 5328, 5329, 5330, 5331, 5332, 5333, 5334, 5335, 5336 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2409_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2633.15-2633.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2410_o": {
          "hide_name": 0,
          "bits": [ 5337, 5338, 5339, 5340, 5341, 5342, 5343, 5344, 5345, 5346, 5347, 5348, 5349, 5350, 5351, 5352, 5353, 5354, 5355 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2410_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2634.15-2634.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2411_o": {
          "hide_name": 0,
          "bits": [ 5356, 5357, 5358, 5359, 5360, 5361, 5362, 5363, 5364, 5365, 5366, 5367, 5368, 5369, 5370, 5371, 5372, 5373, 5374 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2411_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2635.15-2635.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2412_o": {
          "hide_name": 0,
          "bits": [ 5375, 5376, 5377, 5378, 5379, 5380, 5381, 5382, 5383, 5384, 5385, 5386, 5387, 5388, 5389, 5390, 5391, 5392, 5393 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2412_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2636.15-2636.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2413_o": {
          "hide_name": 0,
          "bits": [ 5394, 5395, 5396, 5397, 5398, 5399, 5400, 5401, 5402, 5403, 5404, 5405, 5406, 5407, 5408, 5409, 5410, 5411, 5412 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2413_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2637.15-2637.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2414_o": {
          "hide_name": 0,
          "bits": [ 5413, 5414, 5415, 5416, 5417, 5418, 5419, 5420, 5421, 5422, 5423, 5424, 5425, 5426, 5427, 5428, 5429, 5430, 5431 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2414_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2638.15-2638.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2415_o": {
          "hide_name": 0,
          "bits": [ 5432, 5433, 5434, 5435, 5436, 5437, 5438, 5439, 5440, 5441, 5442, 5443, 5444, 5445, 5446, 5447, 5448, 5449, 5450 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2415_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2639.15-2639.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2416_o": {
          "hide_name": 0,
          "bits": [ 5451, 5452, 5453, 5454, 5455, 5456, 5457, 5458, 5459, 5460, 5461, 5462, 5463, 5464, 5465, 5466, 5467, 5468, 5469 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2416_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2640.15-2640.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2417_o": {
          "hide_name": 0,
          "bits": [ 5470, 5471, 5472, 5473, 5474, 5475, 5476, 5477, 5478, 5479, 5480, 5481, 5482, 5483, 5484, 5485, 5486, 5487, 5488 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2417_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2641.15-2641.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2418_o": {
          "hide_name": 0,
          "bits": [ 5489, 5490, 5491, 5492, 5493, 5494, 5495, 5496, 5497, 5498, 5499, 5500, 5501, 5502, 5503, 5504, 5505, 5506, 5507 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2418_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2642.15-2642.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2419_o": {
          "hide_name": 0,
          "bits": [ 5508, 5509, 5510, 5511, 5512, 5513, 5514, 5515, 5516, 5517, 5518, 5519, 5520, 5521, 5522, 5523, 5524, 5525, 5526 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2419_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2643.15-2643.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2420_o": {
          "hide_name": 0,
          "bits": [ 5527, 5528, 5529, 5530, 5531, 5532, 5533, 5534, 5535, 5536, 5537, 5538, 5539, 5540, 5541, 5542, 5543, 5544, 5545 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2420_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2644.15-2644.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2421_o": {
          "hide_name": 0,
          "bits": [ 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342, 4343, 4344, 4345, 4346, 4347, 4348, 4349, 4350, 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358, 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378, 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395, 4396, 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424, 4425, 4426, 4427, 4428, 4429, 4430, 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443, 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453, 4454, 4455, 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470, 4471, 4472, 4473, 4474, 4475, 4476, 4477, 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485, 4486, 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499, 4500, 4501, 4502, 4503, 4504, 4505, 4506, 4507, 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518, 4519, 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534, 4535, 4536, 4537, 4538, 4539, 4540, 4541, 4542, 4543, 4544, 4545, 4546, 4547, 4548, 4549, 4550, 4551, 4552, 4553, 4554, 4555, 4556, 4557, 4558, 4559, 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567, 4568, 4569, 4570, 4571, 4572, 4573, 4574, 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583, 4584, 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604, 4605, 4606, 4607, 4608, 4609, 4610, 4611, 4612, 4613, 4614, 4615, 4616, 4617, 4618, 4619, 4620, 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4632, 4633, 4634, 4635, 4636, 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648, 4649, 4650, 4651, 4652, 4653, 4654, 4655, 4656, 4657, 4658, 4659, 4660, 4661, 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669, 4670, 4671, 4672, 4673, 4674, 4675, 4676, 4677, 4678, 4679, 4680, 4681, 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689, 4690, 4691, 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699, 4700, 4701, 4702, 4703, 4704, 4705, 4706, 4707, 4708, 4709, 4710, 4711, 4712, 4713, 4714, 4715, 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729, 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756, 4757, 4758, 4759, 4760, 4761, 4762, 4763, 4764, 4765, 4766, 4767, 4768, 4769, 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777, 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785, 4786, 4787, 4788, 4789, 4790, 4791, 4792, 4793, 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801, 4802, 4803, 4804, 4805, 4806, 4807, 4808, 4809, 4810, 4811, 4812, 4813, 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821, 4822, 4823, 4824, 4825, 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4839, 4840, 4841, 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857, 4858, 4859, 4860, 4861, 4862, 4863, 4864, 4865, 4866, 4867, 4868, 4869, 4870, 4871, 4872, 4873, 4874, 4875, 4876, 4877, 4878, 4879, 4880, 4881, 4882, 4883, 4884, 4885, 4886, 4887, 4888, 4889, 4890, 4891, 4892, 4893, 4894, 4895, 4896, 4897, 4898, 4899, 4900, 4901, 4902, 4903, 4904, 4905, 4906, 4907, 4908, 4909, 4910, 4911, 4912, 4913, 4914, 4915, 4916, 4917, 4918, 4919, 4920, 4921, 4922, 4923, 4924, 4925, 4926, 4927, 4928, 4929, 4930, 4931, 4932, 4933, 4934, 4935, 4936, 4937, 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951, 4952, 4953, 4954, 4955, 4956, 4957, 4958, 4959, 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969, 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4986, 4987, 4988, 4989, 4990, 4991, 4992, 4993, 4994, 4995, 4996, 4997, 4998, 4999, 5000, 5001, 5002, 5003, 5004, 5005, 5006, 5007, 5008, 5009, 5010, 5011, 5012, 5013, 5014, 5015, 5016, 5017, 5018, 5019, 5020, 5021, 5022, 5023, 5024, 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032, 5033, 5034, 5035, 5036, 5037, 5038, 5039, 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055, 5056, 5057, 5058, 5059, 5060, 5061, 5062, 5063, 5064, 5065, 5066, 5067, 5068, 5069, 5070, 5071, 5072, 5073, 5074, 5075, 5076, 5077, 5078, 5079, 5080, 5081, 5082, 5083, 5084, 5085, 5086, 5087, 5088, 5089, 5090, 5091, 5092, 5093, 5094, 5095, 5096, 5097, 5098, 5099, 5100, 5101, 5102, 5103, 5104, 5105, 5106, 5107, 5108, 5109, 5110, 5111, 5112, 5113, 5114, 5115, 5116, 5117, 5118, 5119, 5120, 5121, 5122, 5123, 5124, 5125, 5126, 5127, 5128, 5129, 5130, 5131, 5132, 5133, 5134, 5135, 5136, 5137, 5138, 5139, 5140, 5141, 5142, 5143, 5144, 5145, 5146, 5147, 5148, 5149, 5150, 5151, 5152, 5153, 5154, 5155, 5156, 5157, 5158, 5159, 5160, 5161, 5162, 5163, 5164, 5165, 5166, 5167, 5168, 5169, 5170, 5171, 5172, 5173, 5174, 5175, 5176, 5177, 5178, 5179, 5180, 5181, 5182, 5183, 5184, 5185, 5186, 5187, 5188, 5189, 5190, 5191, 5192, 5193, 5194, 5195, 5196, 5197, 5198, 5199, 5200, 5201, 5202, 5203, 5204, 5205, 5206, 5207, 5208, 5209, 5210, 5211, 5212, 5213, 5214, 5215, 5216, 5217, 5218, 5219, 5220, 5221, 5222, 5223, 5224, 5225, 5226, 5227, 5228, 5229, 5230, 5231, 5232, 5233, 5234, 5235, 5236, 5237, 5238, 5239, 5240, 5241, 5242, 5243, 5244, 5245, 5246, 5247, 5248, 5249, 5250, 5251, 5252, 5253, 5254, 5255, 5256, 5257, 5258, 5259, 5260, 5261, 5262, 5263, 5264, 5265, 5266, 5267, 5268, 5269, 5270, 5271, 5272, 5273, 5274, 5275, 5276, 5277, 5278, 5279, 5280, 5281, 5282, 5283, 5284, 5285, 5286, 5287, 5288, 5289, 5290, 5291, 5292, 5293, 5294, 5295, 5296, 5297, 5298, 5299, 5300, 5301, 5302, 5303, 5304, 5305, 5306, 5307, 5308, 5309, 5310, 5311, 5312, 5313, 5314, 5315, 5316, 5317, 5318, 5319, 5320, 5321, 5322, 5323, 5324, 5325, 5326, 5327, 5328, 5329, 5330, 5331, 5332, 5333, 5334, 5335, 5336, 5337, 5338, 5339, 5340, 5341, 5342, 5343, 5344, 5345, 5346, 5347, 5348, 5349, 5350, 5351, 5352, 5353, 5354, 5355, 5356, 5357, 5358, 5359, 5360, 5361, 5362, 5363, 5364, 5365, 5366, 5367, 5368, 5369, 5370, 5371, 5372, 5373, 5374, 5375, 5376, 5377, 5378, 5379, 5380, 5381, 5382, 5383, 5384, 5385, 5386, 5387, 5388, 5389, 5390, 5391, 5392, 5393, 5394, 5395, 5396, 5397, 5398, 5399, 5400, 5401, 5402, 5403, 5404, 5405, 5406, 5407, 5408, 5409, 5410, 5411, 5412, 5413, 5414, 5415, 5416, 5417, 5418, 5419, 5420, 5421, 5422, 5423, 5424, 5425, 5426, 5427, 5428, 5429, 5430, 5431, 5432, 5433, 5434, 5435, 5436, 5437, 5438, 5439, 5440, 5441, 5442, 5443, 5444, 5445, 5446, 5447, 5448, 5449, 5450, 5451, 5452, 5453, 5454, 5455, 5456, 5457, 5458, 5459, 5460, 5461, 5462, 5463, 5464, 5465, 5466, 5467, 5468, 5469, 5470, 5471, 5472, 5473, 5474, 5475, 5476, 5477, 5478, 5479, 5480, 5481, 5482, 5483, 5484, 5485, 5486, 5487, 5488, 5489, 5490, 5491, 5492, 5493, 5494, 5495, 5496, 5497, 5498, 5499, 5500, 5501, 5502, 5503, 5504, 5505, 5506, 5507, 5508, 5509, 5510, 5511, 5512, 5513, 5514, 5515, 5516, 5517, 5518, 5519, 5520, 5521, 5522, 5523, 5524, 5525, 5526, 5527, 5528, 5529, 5530, 5531, 5532, 5533, 5534, 5535, 5536, 5537, 5538, 5539, 5540, 5541, 5542, 5543, 5544, 5545 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2421_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2645.17-2645.24"
          }
        },
        "atbs_core_0.spike_memory_0.n2429_o": {
          "hide_name": 0,
          "bits": [ 8219 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2429_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2647.8-2647.15"
          }
        },
        "atbs_core_0.spike_memory_0.n2431_o": {
          "hide_name": 0,
          "bits": [ 8218 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2431_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2648.8-2648.15"
          }
        },
        "atbs_core_0.spike_memory_0.n2433_o": {
          "hide_name": 0,
          "bits": [ 8217 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2433_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2649.8-2649.15"
          }
        },
        "atbs_core_0.spike_memory_0.n2435_o": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2435_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2650.8-2650.15"
          }
        },
        "atbs_core_0.spike_memory_0.n2436_q": {
          "hide_name": 0,
          "bits": [ 4349, 4350, 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358, 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378, 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395, 4396, 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424, 4425, 4426, 4427, 4428, 4429, 4430, 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443, 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453, 4454, 4455, 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470, 4471, 4472, 4473, 4474, 4475, 4476, 4477, 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485, 4486, 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499, 4500, 4501, 4502, 4503, 4504, 4505, 4506, 4507, 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518, 4519, 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534, 4535, 4536, 4537, 4538, 4539, 4540, 4541, 4542, 4543, 4544, 4545, 4546, 4547, 4548, 4549, 4550, 4551, 4552, 4553, 4554, 4555, 4556, 4557, 4558, 4559, 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567, 4568, 4569, 4570, 4571, 4572, 4573, 4574, 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583, 4584, 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604, 4605, 4606, 4607, 4608, 4609, 4610, 4611, 4612, 4613, 4614, 4615, 4616, 4617, 4618, 4619, 4620, 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4632, 4633, 4634, 4635, 4636, 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648, 4649, 4650, 4651, 4652, 4653, 4654, 4655, 4656, 4657, 4658, 4659, 4660, 4661, 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669, 4670, 4671, 4672, 4673, 4674, 4675, 4676, 4677, 4678, 4679, 4680, 4681, 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689, 4690, 4691, 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699, 4700, 4701, 4702, 4703, 4704, 4705, 4706, 4707, 4708, 4709, 4710, 4711, 4712, 4713, 4714, 4715, 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729, 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756, 4757, 4758, 4759, 4760, 4761, 4762, 4763, 4764, 4765, 4766, 4767, 4768, 4769, 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777, 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785, 4786, 4787, 4788, 4789, 4790, 4791, 4792, 4793, 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801, 4802, 4803, 4804, 4805, 4806, 4807, 4808, 4809, 4810, 4811, 4812, 4813, 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821, 4822, 4823, 4824, 4825, 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4839, 4840, 4841, 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857, 4858, 4859, 4860, 4861, 4862, 4863, 4864, 4865, 4866, 4867, 4868, 4869, 4870, 4871, 4872, 4873, 4874, 4875, 4876, 4877, 4878, 4879, 4880, 4881, 4882, 4883, 4884, 4885, 4886, 4887, 4888, 4889, 4890, 4891, 4892, 4893, 4894, 4895, 4896, 4897, 4898, 4899, 4900, 4901, 4902, 4903, 4904, 4905, 4906, 4907, 4908, 4909, 4910, 4911, 4912, 4913, 4914, 4915, 4916, 4917, 4918, 4919, 4920, 4921, 4922, 4923, 4924, 4925, 4926, 4927, 4928, 4929, 4930, 4931, 4932, 4933, 4934, 4935, 4936, 4937, 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951, 4952, 4953, 4954, 4955, 4956, 4957, 4958, 4959, 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969, 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4986, 4987, 4988, 4989, 4990, 4991, 4992, 4993, 4994, 4995, 4996, 4997, 4998, 4999, 5000, 5001, 5002, 5003, 5004, 5005, 5006, 5007, 5008, 5009, 5010, 5011, 5012, 5013, 5014, 5015, 5016, 5017, 5018, 5019, 5020, 5021, 5022, 5023, 5024, 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032, 5033, 5034, 5035, 5036, 5037, 5038, 5039, 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055, 5056, 5057, 5058, 5059, 5060, 5061, 5062, 5063, 5064, 5065, 5066, 5067, 5068, 5069, 5070, 5071, 5072, 5073, 5074, 5075, 5076, 5077, 5078, 5079, 5080, 5081, 5082, 5083, 5084, 5085, 5086, 5087, 5088, 5089, 5090, 5091, 5092, 5093, 5094, 5095, 5096, 5097, 5098, 5099, 5100, 5101, 5102, 5103, 5104, 5105, 5106, 5107, 5108, 5109, 5110, 5111, 5112, 5113, 5114, 5115, 5116, 5117, 5118, 5119, 5120, 5121, 5122, 5123, 5124, 5125, 5126, 5127, 5128, 5129, 5130, 5131, 5132, 5133, 5134, 5135, 5136, 5137, 5138, 5139, 5140, 5141, 5142, 5143, 5144, 5145, 5146, 5147, 5148, 5149, 5150, 5151, 5152, 5153, 5154, 5155, 5156, 5157, 5158, 5159, 5160, 5161, 5162, 5163, 5164, 5165, 5166, 5167, 5168, 5169, 5170, 5171, 5172, 5173, 5174, 5175, 5176, 5177, 5178, 5179, 5180, 5181, 5182, 5183, 5184, 5185, 5186, 5187, 5188, 5189, 5190, 5191, 5192, 5193, 5194, 5195, 5196, 5197, 5198, 5199, 5200, 5201, 5202, 5203, 5204, 5205, 5206, 5207, 5208, 5209, 5210, 5211, 5212, 5213, 5214, 5215, 5216, 5217, 5218, 5219, 5220, 5221, 5222, 5223, 5224, 5225, 5226, 5227, 5228, 5229, 5230, 5231, 5232, 5233, 5234, 5235, 5236, 5237, 5238, 5239, 5240, 5241, 5242, 5243, 5244, 5245, 5246, 5247, 5248, 5249, 5250, 5251, 5252, 5253, 5254, 5255, 5256, 5257, 5258, 5259, 5260, 5261, 5262, 5263, 5264, 5265, 5266, 5267, 5268, 5269, 5270, 5271, 5272, 5273, 5274, 5275, 5276, 5277, 5278, 5279, 5280, 5281, 5282, 5283, 5284, 5285, 5286, 5287, 5288, 5289, 5290, 5291, 5292, 5293, 5294, 5295, 5296, 5297, 5298, 5299, 5300, 5301, 5302, 5303, 5304, 5305, 5306, 5307, 5308, 5309, 5310, 5311, 5312, 5313, 5314, 5315, 5316, 5317, 5318, 5319, 5320, 5321, 5322, 5323, 5324, 5325, 5326, 5327, 5328, 5329, 5330, 5331, 5332, 5333, 5334, 5335, 5336, 5337, 5338, 5339, 5340, 5341, 5342, 5343, 5344, 5345, 5346, 5347, 5348, 5349, 5350, 5351, 5352, 5353, 5354, 5355, 5356, 5357, 5358, 5359, 5360, 5361, 5362, 5363, 5364, 5365, 5366, 5367, 5368, 5369, 5370, 5371, 5372, 5373, 5374, 5375, 5376, 5377, 5378, 5379, 5380, 5381, 5382, 5383, 5384, 5385, 5386, 5387, 5388, 5389, 5390, 5391, 5392, 5393, 5394, 5395, 5396, 5397, 5398, 5399, 5400, 5401, 5402, 5403, 5404, 5405, 5406, 5407, 5408, 5409, 5410, 5411, 5412, 5413, 5414, 5415, 5416, 5417, 5418, 5419, 5420, 5421, 5422, 5423, 5424, 5425, 5426, 5427, 5428, 5429, 5430, 5431, 5432, 5433, 5434, 5435, 5436, 5437, 5438, 5439, 5440, 5441, 5442, 5443, 5444, 5445, 5446, 5447, 5448, 5449, 5450, 5451, 5452, 5453, 5454, 5455, 5456, 5457, 5458, 5459, 5460, 5461, 5462, 5463, 5464, 5465, 5466, 5467, 5468, 5469, 5470, 5471, 5472, 5473, 5474, 5475, 5476, 5477, 5478, 5479, 5480, 5481, 5482, 5483, 5484, 5485, 5486, 5487, 5488, 5489, 5490, 5491, 5492, 5493, 5494, 5495, 5496, 5497, 5498, 5499, 5500, 5501, 5502, 5503, 5504, 5505, 5506, 5507, 5508, 5509, 5510, 5511, 5512, 5513, 5514, 5515, 5516, 5517, 5518, 5519, 5520, 5521, 5522, 5523, 5524, 5525, 5526, 5527, 5528, 5529, 5530, 5531, 5532, 5533, 5534, 5535, 5536, 5537, 5538, 5539, 5540, 5541, 5542, 5543, 5544, 5545, 5547, 5548, 5549, 5550, 5551, 5552, 5553, 5554, 5555, 5556, 5557, 5558, 5559, 5560, 5561, 5562, 5563, 5564, 5565 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2436_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2651.16-2651.23"
          }
        },
        "atbs_core_0.spike_memory_0.n2437_q": {
          "hide_name": 0,
          "bits": [ 4033, 4034, 4035, 4036, 4037, 4038 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2437_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2652.13-2652.20"
          }
        },
        "atbs_core_0.spike_memory_0.n2438_q": {
          "hide_name": 0,
          "bits": [ 4057, 4058, 4059, 4060, 4061, 4062 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2438_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2653.13-2653.20"
          }
        },
        "atbs_core_0.spike_memory_0.n2439_q": {
          "hide_name": 0,
          "bits": [ 5546 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2439_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2654.7-2654.14"
          }
        },
        "atbs_core_0.spike_memory_0.n2440_q": {
          "hide_name": 0,
          "bits": [ 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342, 4343, 4344, 4345, 4346, 4347, 4348 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2440_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2655.14-2655.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2441_q": {
          "hide_name": 0,
          "bits": [ 5658, 5659, 5660, 5661, 5662, 5663, 5664, 5665, 8107, 8108, 8109, 8110, 8111, 8112, 8113, 8114, 8104, 8105, 8106 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2441_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2656.14-2656.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2442_q": {
          "hide_name": 0,
          "bits": [ 8217, 8218, 8219, 5666 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2442_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2657.13-2657.20"
          }
        },
        "atbs_core_0.spike_memory_0.n2443_o": {
          "hide_name": 0,
          "bits": [ 8216, 8217, 8218, 8219 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2443_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2658.14-2658.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2444_q": {
          "hide_name": 0,
          "bits": [ 5591, 5592, 5593 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2444_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2659.13-2659.20"
          }
        },
        "atbs_core_0.spike_memory_0.n2445_o": {
          "hide_name": 0,
          "bits": [ 4349, 4350, 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358, 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2445_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2660.15-2660.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2446_o": {
          "hide_name": 0,
          "bits": [ 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378, 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2446_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2661.15-2661.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2447_o": {
          "hide_name": 0,
          "bits": [ 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395, 4396, 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2447_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2662.15-2662.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2448_o": {
          "hide_name": 0,
          "bits": [ 4406, 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2448_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2663.15-2663.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2449_o": {
          "hide_name": 0,
          "bits": [ 4425, 4426, 4427, 4428, 4429, 4430, 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2449_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2664.15-2664.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2450_o": {
          "hide_name": 0,
          "bits": [ 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453, 4454, 4455, 4456, 4457, 4458, 4459, 4460, 4461, 4462 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2450_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2665.15-2665.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2451_o": {
          "hide_name": 0,
          "bits": [ 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470, 4471, 4472, 4473, 4474, 4475, 4476, 4477, 4478, 4479, 4480, 4481 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2451_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2666.15-2666.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2452_o": {
          "hide_name": 0,
          "bits": [ 4482, 4483, 4484, 4485, 4486, 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499, 4500 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2452_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2667.15-2667.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2453_o": {
          "hide_name": 0,
          "bits": [ 4501, 4502, 4503, 4504, 4505, 4506, 4507, 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518, 4519 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2453_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2668.15-2668.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2454_o": {
          "hide_name": 0,
          "bits": [ 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534, 4535, 4536, 4537, 4538 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2454_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2669.15-2669.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2455_o": {
          "hide_name": 0,
          "bits": [ 4539, 4540, 4541, 4542, 4543, 4544, 4545, 4546, 4547, 4548, 4549, 4550, 4551, 4552, 4553, 4554, 4555, 4556, 4557 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2455_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2670.15-2670.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2456_o": {
          "hide_name": 0,
          "bits": [ 4558, 4559, 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567, 4568, 4569, 4570, 4571, 4572, 4573, 4574, 4575, 4576 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2456_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2671.15-2671.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2457_o": {
          "hide_name": 0,
          "bits": [ 4577, 4578, 4579, 4580, 4581, 4582, 4583, 4584, 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2457_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2672.15-2672.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2458_o": {
          "hide_name": 0,
          "bits": [ 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604, 4605, 4606, 4607, 4608, 4609, 4610, 4611, 4612, 4613, 4614 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2458_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2673.15-2673.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2459_o": {
          "hide_name": 0,
          "bits": [ 4615, 4616, 4617, 4618, 4619, 4620, 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4632, 4633 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2459_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2674.15-2674.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2460_o": {
          "hide_name": 0,
          "bits": [ 4634, 4635, 4636, 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648, 4649, 4650, 4651, 4652 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2460_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2675.15-2675.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2461_o": {
          "hide_name": 0,
          "bits": [ 4653, 4654, 4655, 4656, 4657, 4658, 4659, 4660, 4661, 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669, 4670, 4671 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2461_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2676.15-2676.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2462_o": {
          "hide_name": 0,
          "bits": [ 4672, 4673, 4674, 4675, 4676, 4677, 4678, 4679, 4680, 4681, 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689, 4690 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2462_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2677.15-2677.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2463_o": {
          "hide_name": 0,
          "bits": [ 4691, 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699, 4700, 4701, 4702, 4703, 4704, 4705, 4706, 4707, 4708, 4709 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2463_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2678.15-2678.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2464_o": {
          "hide_name": 0,
          "bits": [ 4710, 4711, 4712, 4713, 4714, 4715, 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2464_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2679.15-2679.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2465_o": {
          "hide_name": 0,
          "bits": [ 4729, 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2465_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2680.15-2680.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2466_o": {
          "hide_name": 0,
          "bits": [ 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756, 4757, 4758, 4759, 4760, 4761, 4762, 4763, 4764, 4765, 4766 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2466_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2681.15-2681.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2467_o": {
          "hide_name": 0,
          "bits": [ 4767, 4768, 4769, 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777, 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2467_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2682.15-2682.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2468_o": {
          "hide_name": 0,
          "bits": [ 4786, 4787, 4788, 4789, 4790, 4791, 4792, 4793, 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801, 4802, 4803, 4804 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2468_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2683.15-2683.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2469_o": {
          "hide_name": 0,
          "bits": [ 4805, 4806, 4807, 4808, 4809, 4810, 4811, 4812, 4813, 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821, 4822, 4823 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2469_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2684.15-2684.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2470_o": {
          "hide_name": 0,
          "bits": [ 4824, 4825, 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4839, 4840, 4841, 4842 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2470_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2685.15-2685.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2471_o": {
          "hide_name": 0,
          "bits": [ 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857, 4858, 4859, 4860, 4861 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2471_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2686.15-2686.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2472_o": {
          "hide_name": 0,
          "bits": [ 4862, 4863, 4864, 4865, 4866, 4867, 4868, 4869, 4870, 4871, 4872, 4873, 4874, 4875, 4876, 4877, 4878, 4879, 4880 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2472_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2687.15-2687.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2473_o": {
          "hide_name": 0,
          "bits": [ 4881, 4882, 4883, 4884, 4885, 4886, 4887, 4888, 4889, 4890, 4891, 4892, 4893, 4894, 4895, 4896, 4897, 4898, 4899 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2473_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2688.15-2688.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2474_o": {
          "hide_name": 0,
          "bits": [ 4900, 4901, 4902, 4903, 4904, 4905, 4906, 4907, 4908, 4909, 4910, 4911, 4912, 4913, 4914, 4915, 4916, 4917, 4918 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2474_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2689.15-2689.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2475_o": {
          "hide_name": 0,
          "bits": [ 4919, 4920, 4921, 4922, 4923, 4924, 4925, 4926, 4927, 4928, 4929, 4930, 4931, 4932, 4933, 4934, 4935, 4936, 4937 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2475_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2690.15-2690.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2476_o": {
          "hide_name": 0,
          "bits": [ 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951, 4952, 4953, 4954, 4955, 4956 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2476_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2691.15-2691.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2477_o": {
          "hide_name": 0,
          "bits": [ 4957, 4958, 4959, 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969, 4970, 4971, 4972, 4973, 4974, 4975 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2477_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2692.15-2692.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2478_o": {
          "hide_name": 0,
          "bits": [ 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4986, 4987, 4988, 4989, 4990, 4991, 4992, 4993, 4994 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2478_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2693.15-2693.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2479_o": {
          "hide_name": 0,
          "bits": [ 4995, 4996, 4997, 4998, 4999, 5000, 5001, 5002, 5003, 5004, 5005, 5006, 5007, 5008, 5009, 5010, 5011, 5012, 5013 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2479_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2694.15-2694.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2480_o": {
          "hide_name": 0,
          "bits": [ 5014, 5015, 5016, 5017, 5018, 5019, 5020, 5021, 5022, 5023, 5024, 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2480_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2695.15-2695.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2481_o": {
          "hide_name": 0,
          "bits": [ 5033, 5034, 5035, 5036, 5037, 5038, 5039, 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2481_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2696.15-2696.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2482_o": {
          "hide_name": 0,
          "bits": [ 5052, 5053, 5054, 5055, 5056, 5057, 5058, 5059, 5060, 5061, 5062, 5063, 5064, 5065, 5066, 5067, 5068, 5069, 5070 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2482_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2697.15-2697.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2483_o": {
          "hide_name": 0,
          "bits": [ 5071, 5072, 5073, 5074, 5075, 5076, 5077, 5078, 5079, 5080, 5081, 5082, 5083, 5084, 5085, 5086, 5087, 5088, 5089 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2483_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2698.15-2698.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2484_o": {
          "hide_name": 0,
          "bits": [ 5090, 5091, 5092, 5093, 5094, 5095, 5096, 5097, 5098, 5099, 5100, 5101, 5102, 5103, 5104, 5105, 5106, 5107, 5108 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2484_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2699.15-2699.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2485_o": {
          "hide_name": 0,
          "bits": [ 5109, 5110, 5111, 5112, 5113, 5114, 5115, 5116, 5117, 5118, 5119, 5120, 5121, 5122, 5123, 5124, 5125, 5126, 5127 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2485_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2700.15-2700.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2486_o": {
          "hide_name": 0,
          "bits": [ 5128, 5129, 5130, 5131, 5132, 5133, 5134, 5135, 5136, 5137, 5138, 5139, 5140, 5141, 5142, 5143, 5144, 5145, 5146 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2486_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2701.15-2701.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2487_o": {
          "hide_name": 0,
          "bits": [ 5147, 5148, 5149, 5150, 5151, 5152, 5153, 5154, 5155, 5156, 5157, 5158, 5159, 5160, 5161, 5162, 5163, 5164, 5165 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2487_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2702.15-2702.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2488_o": {
          "hide_name": 0,
          "bits": [ 5166, 5167, 5168, 5169, 5170, 5171, 5172, 5173, 5174, 5175, 5176, 5177, 5178, 5179, 5180, 5181, 5182, 5183, 5184 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2488_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2703.15-2703.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2489_o": {
          "hide_name": 0,
          "bits": [ 5185, 5186, 5187, 5188, 5189, 5190, 5191, 5192, 5193, 5194, 5195, 5196, 5197, 5198, 5199, 5200, 5201, 5202, 5203 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2489_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2704.15-2704.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2490_o": {
          "hide_name": 0,
          "bits": [ 5204, 5205, 5206, 5207, 5208, 5209, 5210, 5211, 5212, 5213, 5214, 5215, 5216, 5217, 5218, 5219, 5220, 5221, 5222 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2490_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2705.15-2705.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2491_o": {
          "hide_name": 0,
          "bits": [ 5223, 5224, 5225, 5226, 5227, 5228, 5229, 5230, 5231, 5232, 5233, 5234, 5235, 5236, 5237, 5238, 5239, 5240, 5241 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2491_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2706.15-2706.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2492_o": {
          "hide_name": 0,
          "bits": [ 5242, 5243, 5244, 5245, 5246, 5247, 5248, 5249, 5250, 5251, 5252, 5253, 5254, 5255, 5256, 5257, 5258, 5259, 5260 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2492_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2707.15-2707.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2493_o": {
          "hide_name": 0,
          "bits": [ 5261, 5262, 5263, 5264, 5265, 5266, 5267, 5268, 5269, 5270, 5271, 5272, 5273, 5274, 5275, 5276, 5277, 5278, 5279 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2493_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2708.15-2708.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2494_o": {
          "hide_name": 0,
          "bits": [ 5280, 5281, 5282, 5283, 5284, 5285, 5286, 5287, 5288, 5289, 5290, 5291, 5292, 5293, 5294, 5295, 5296, 5297, 5298 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2494_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2709.15-2709.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2495_o": {
          "hide_name": 0,
          "bits": [ 5299, 5300, 5301, 5302, 5303, 5304, 5305, 5306, 5307, 5308, 5309, 5310, 5311, 5312, 5313, 5314, 5315, 5316, 5317 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2495_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2710.15-2710.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2496_o": {
          "hide_name": 0,
          "bits": [ 5318, 5319, 5320, 5321, 5322, 5323, 5324, 5325, 5326, 5327, 5328, 5329, 5330, 5331, 5332, 5333, 5334, 5335, 5336 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2496_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2711.15-2711.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2497_o": {
          "hide_name": 0,
          "bits": [ 5337, 5338, 5339, 5340, 5341, 5342, 5343, 5344, 5345, 5346, 5347, 5348, 5349, 5350, 5351, 5352, 5353, 5354, 5355 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2712.15-2712.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2498_o": {
          "hide_name": 0,
          "bits": [ 5356, 5357, 5358, 5359, 5360, 5361, 5362, 5363, 5364, 5365, 5366, 5367, 5368, 5369, 5370, 5371, 5372, 5373, 5374 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2498_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2713.15-2713.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2499_o": {
          "hide_name": 0,
          "bits": [ 5375, 5376, 5377, 5378, 5379, 5380, 5381, 5382, 5383, 5384, 5385, 5386, 5387, 5388, 5389, 5390, 5391, 5392, 5393 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2499_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2714.15-2714.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2500_o": {
          "hide_name": 0,
          "bits": [ 5394, 5395, 5396, 5397, 5398, 5399, 5400, 5401, 5402, 5403, 5404, 5405, 5406, 5407, 5408, 5409, 5410, 5411, 5412 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2500_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2715.15-2715.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2501_o": {
          "hide_name": 0,
          "bits": [ 5413, 5414, 5415, 5416, 5417, 5418, 5419, 5420, 5421, 5422, 5423, 5424, 5425, 5426, 5427, 5428, 5429, 5430, 5431 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2716.15-2716.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2502_o": {
          "hide_name": 0,
          "bits": [ 5432, 5433, 5434, 5435, 5436, 5437, 5438, 5439, 5440, 5441, 5442, 5443, 5444, 5445, 5446, 5447, 5448, 5449, 5450 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2502_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2717.15-2717.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2503_o": {
          "hide_name": 0,
          "bits": [ 5451, 5452, 5453, 5454, 5455, 5456, 5457, 5458, 5459, 5460, 5461, 5462, 5463, 5464, 5465, 5466, 5467, 5468, 5469 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2503_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2718.15-2718.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2504_o": {
          "hide_name": 0,
          "bits": [ 5470, 5471, 5472, 5473, 5474, 5475, 5476, 5477, 5478, 5479, 5480, 5481, 5482, 5483, 5484, 5485, 5486, 5487, 5488 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2504_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2719.15-2719.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2505_o": {
          "hide_name": 0,
          "bits": [ 5489, 5490, 5491, 5492, 5493, 5494, 5495, 5496, 5497, 5498, 5499, 5500, 5501, 5502, 5503, 5504, 5505, 5506, 5507 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2505_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2720.15-2720.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2506_o": {
          "hide_name": 0,
          "bits": [ 5508, 5509, 5510, 5511, 5512, 5513, 5514, 5515, 5516, 5517, 5518, 5519, 5520, 5521, 5522, 5523, 5524, 5525, 5526 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2721.15-2721.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2507_o": {
          "hide_name": 0,
          "bits": [ 5527, 5528, 5529, 5530, 5531, 5532, 5533, 5534, 5535, 5536, 5537, 5538, 5539, 5540, 5541, 5542, 5543, 5544, 5545 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2507_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2722.15-2722.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2508_o": {
          "hide_name": 0,
          "bits": [ 5547, 5548, 5549, 5550, 5551, 5552, 5553, 5554, 5555, 5556, 5557, 5558, 5559, 5560, 5561, 5562, 5563, 5564, 5565 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2508_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2723.15-2723.22"
          }
        },
        "atbs_core_0.spike_memory_0.n2509_o": {
          "hide_name": 0,
          "bits": [ 237, 238 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2509_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2724.14-2724.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2510_o": {
          "hide_name": 0,
          "bits": [ 8609, 8610, 8611, 8612, 8613, 8614, 8615, 8616, 8617, 8618, 8619, 8620, 8621, 8622, 8623, 8624, 8625, 8626, 8627 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2510_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2725.14-2725.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2511_o": {
          "hide_name": 0,
          "bits": [ 237, 238 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2511_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2726.14-2726.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2512_o": {
          "hide_name": 0,
          "bits": [ 8590, 8591, 8592, 8593, 8594, 8595, 8596, 8597, 8598, 8599, 8600, 8601, 8602, 8603, 8604, 8605, 8606, 8607, 8608 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2512_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2727.14-2727.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2513_o": {
          "hide_name": 0,
          "bits": [ 237, 238 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2513_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2728.14-2728.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2514_o": {
          "hide_name": 0,
          "bits": [ 8571, 8572, 8573, 8574, 8575, 8576, 8577, 8578, 8579, 8580, 8581, 8582, 8583, 8584, 8585, 8586, 8587, 8588, 8589 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2514_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2729.14-2729.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2515_o": {
          "hide_name": 0,
          "bits": [ 237, 238 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2515_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2730.14-2730.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2516_o": {
          "hide_name": 0,
          "bits": [ 8552, 8553, 8554, 8555, 8556, 8557, 8558, 8559, 8560, 8561, 8562, 8563, 8564, 8565, 8566, 8567, 8568, 8569, 8570 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2516_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2731.14-2731.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2517_o": {
          "hide_name": 0,
          "bits": [ 237, 238 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2517_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2732.14-2732.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2518_o": {
          "hide_name": 0,
          "bits": [ 8533, 8534, 8535, 8536, 8537, 8538, 8539, 8540, 8541, 8542, 8543, 8544, 8545, 8546, 8547, 8548, 8549, 8550, 8551 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2518_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2733.14-2733.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2519_o": {
          "hide_name": 0,
          "bits": [ 237, 238 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2519_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2734.14-2734.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2520_o": {
          "hide_name": 0,
          "bits": [ 8514, 8515, 8516, 8517, 8518, 8519, 8520, 8521, 8522, 8523, 8524, 8525, 8526, 8527, 8528, 8529, 8530, 8531, 8532 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2520_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2735.14-2735.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2521_o": {
          "hide_name": 0,
          "bits": [ 237, 238 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2521_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2736.14-2736.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2522_o": {
          "hide_name": 0,
          "bits": [ 8495, 8496, 8497, 8498, 8499, 8500, 8501, 8502, 8503, 8504, 8505, 8506, 8507, 8508, 8509, 8510, 8511, 8512, 8513 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2522_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2737.14-2737.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2523_o": {
          "hide_name": 0,
          "bits": [ 237, 238 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2523_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2738.14-2738.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2524_o": {
          "hide_name": 0,
          "bits": [ 8476, 8477, 8478, 8479, 8480, 8481, 8482, 8483, 8484, 8485, 8486, 8487, 8488, 8489, 8490, 8491, 8492, 8493, 8494 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2524_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2739.14-2739.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2525_o": {
          "hide_name": 0,
          "bits": [ 237, 238 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2525_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2740.14-2740.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2526_o": {
          "hide_name": 0,
          "bits": [ 8457, 8458, 8459, 8460, 8461, 8462, 8463, 8464, 8465, 8466, 8467, 8468, 8469, 8470, 8471, 8472, 8473, 8474, 8475 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2526_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2741.14-2741.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2527_o": {
          "hide_name": 0,
          "bits": [ 237, 238 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2527_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2742.14-2742.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2528_o": {
          "hide_name": 0,
          "bits": [ 8438, 8439, 8440, 8441, 8442, 8443, 8444, 8445, 8446, 8447, 8448, 8449, 8450, 8451, 8452, 8453, 8454, 8455, 8456 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2528_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2743.14-2743.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2529_o": {
          "hide_name": 0,
          "bits": [ 237, 238 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2529_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2744.14-2744.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2530_o": {
          "hide_name": 0,
          "bits": [ 8419, 8420, 8421, 8422, 8423, 8424, 8425, 8426, 8427, 8428, 8429, 8430, 8431, 8432, 8433, 8434, 8435, 8436, 8437 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2530_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2745.14-2745.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2531_o": {
          "hide_name": 0,
          "bits": [ 237, 238 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2531_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2746.14-2746.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2532_o": {
          "hide_name": 0,
          "bits": [ 8400, 8401, 8402, 8403, 8404, 8405, 8406, 8407, 8408, 8409, 8410, 8411, 8412, 8413, 8414, 8415, 8416, 8417, 8418 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2532_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2747.14-2747.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2533_o": {
          "hide_name": 0,
          "bits": [ 237, 238 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2533_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2748.14-2748.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2534_o": {
          "hide_name": 0,
          "bits": [ 8377, 8378, 8379, 8380, 8381, 8382, 8383, 8384, 8385, 8386, 8387, 8388, 8389, 8390, 8391, 8392, 8393, 8394, 8395 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2534_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2749.14-2749.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2535_o": {
          "hide_name": 0,
          "bits": [ 237, 238 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2535_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2750.14-2750.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2536_o": {
          "hide_name": 0,
          "bits": [ 8358, 8359, 8360, 8361, 8362, 8363, 8364, 8365, 8366, 8367, 8368, 8369, 8370, 8371, 8372, 8373, 8374, 8375, 8376 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2536_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2751.14-2751.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2537_o": {
          "hide_name": 0,
          "bits": [ 237, 238 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2537_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2752.14-2752.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2538_o": {
          "hide_name": 0,
          "bits": [ 8339, 8340, 8341, 8342, 8343, 8344, 8345, 8346, 8347, 8348, 8349, 8350, 8351, 8352, 8353, 8354, 8355, 8356, 8357 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2538_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2753.14-2753.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2539_o": {
          "hide_name": 0,
          "bits": [ 237, 238 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2539_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2754.14-2754.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2540_o": {
          "hide_name": 0,
          "bits": [ 8320, 8321, 8322, 8323, 8324, 8325, 8326, 8327, 8328, 8329, 8330, 8331, 8332, 8333, 8334, 8335, 8336, 8337, 8338 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2540_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2755.14-2755.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2541_o": {
          "hide_name": 0,
          "bits": [ 239, 240 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2541_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2756.14-2756.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2542_o": {
          "hide_name": 0,
          "bits": [ 8297, 8298, 8299, 8300, 8301, 8302, 8303, 8304, 8305, 8306, 8307, 8308, 8309, 8310, 8311, 8312, 8313, 8314, 8315 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2542_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2757.14-2757.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2543_o": {
          "hide_name": 0,
          "bits": [ 239, 240 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2543_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2758.14-2758.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2544_o": {
          "hide_name": 0,
          "bits": [ 8278, 8279, 8280, 8281, 8282, 8283, 8284, 8285, 8286, 8287, 8288, 8289, 8290, 8291, 8292, 8293, 8294, 8295, 8296 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2544_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2759.14-2759.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2545_o": {
          "hide_name": 0,
          "bits": [ 239, 240 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2545_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2760.14-2760.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2546_o": {
          "hide_name": 0,
          "bits": [ 8259, 8260, 8261, 8262, 8263, 8264, 8265, 8266, 8267, 8268, 8269, 8270, 8271, 8272, 8273, 8274, 8275, 8276, 8277 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2546_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2761.14-2761.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2547_o": {
          "hide_name": 0,
          "bits": [ 239, 240 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2547_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2762.14-2762.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2548_o": {
          "hide_name": 0,
          "bits": [ 8240, 8241, 8242, 8243, 8244, 8245, 8246, 8247, 8248, 8249, 8250, 8251, 8252, 8253, 8254, 8255, 8256, 8257, 8258 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2548_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2763.14-2763.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2549_o": {
          "hide_name": 0,
          "bits": [ 241, 242 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2549_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2764.14-2764.21"
          }
        },
        "atbs_core_0.spike_memory_0.n2550_o": {
          "hide_name": 0,
          "bits": [ 8220, 8221, 8222, 8223, 8224, 8225, 8226, 8227, 8228, 8229, 8230, 8231, 8232, 8233, 8234, 8235, 8236, 8237, 8238 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n2550_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2765.14-2765.21"
          }
        },
        "atbs_core_0.spike_memory_0.next_b_data": {
          "hide_name": 0,
          "bits": [ 8220, 8221, 8222, 8223, 8224, 8225, 8226, 8227, 8228, 8229, 8230, 8231, 8232, 8233, 8234, 8235, 8236, 8237, 8238 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 next_b_data",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2547.15-2547.26"
          }
        },
        "atbs_core_0.spike_memory_0.next_sync_read_strb": {
          "hide_name": 0,
          "bits": [ 8216, 8217, 8218, 8219 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 next_sync_read_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2551.14-2551.33"
          }
        },
        "atbs_core_0.spike_memory_0.next_tx_active": {
          "hide_name": 0,
          "bits": [ 5587, 5588, 5589 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 next_tx_active",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2553.14-2553.28"
          }
        },
        "atbs_core_0.spike_memory_0.read_strb": {
          "hide_name": 0,
          "bits": [ 8216 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 read_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2543.8-2543.17"
          }
        },
        "atbs_core_0.spike_memory_0.read_strb_o": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 read_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2530.11-2530.22"
          }
        },
        "atbs_core_0.spike_memory_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4329 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2525.11-2525.18"
          }
        },
        "atbs_core_0.spike_memory_0.srg": {
          "hide_name": 0,
          "bits": [ 4349, 4350, 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358, 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378, 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395, 4396, 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424, 4425, 4426, 4427, 4428, 4429, 4430, 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443, 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453, 4454, 4455, 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470, 4471, 4472, 4473, 4474, 4475, 4476, 4477, 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485, 4486, 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499, 4500, 4501, 4502, 4503, 4504, 4505, 4506, 4507, 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518, 4519, 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534, 4535, 4536, 4537, 4538, 4539, 4540, 4541, 4542, 4543, 4544, 4545, 4546, 4547, 4548, 4549, 4550, 4551, 4552, 4553, 4554, 4555, 4556, 4557, 4558, 4559, 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567, 4568, 4569, 4570, 4571, 4572, 4573, 4574, 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583, 4584, 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604, 4605, 4606, 4607, 4608, 4609, 4610, 4611, 4612, 4613, 4614, 4615, 4616, 4617, 4618, 4619, 4620, 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4632, 4633, 4634, 4635, 4636, 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648, 4649, 4650, 4651, 4652, 4653, 4654, 4655, 4656, 4657, 4658, 4659, 4660, 4661, 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669, 4670, 4671, 4672, 4673, 4674, 4675, 4676, 4677, 4678, 4679, 4680, 4681, 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689, 4690, 4691, 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699, 4700, 4701, 4702, 4703, 4704, 4705, 4706, 4707, 4708, 4709, 4710, 4711, 4712, 4713, 4714, 4715, 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729, 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756, 4757, 4758, 4759, 4760, 4761, 4762, 4763, 4764, 4765, 4766, 4767, 4768, 4769, 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777, 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785, 4786, 4787, 4788, 4789, 4790, 4791, 4792, 4793, 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801, 4802, 4803, 4804, 4805, 4806, 4807, 4808, 4809, 4810, 4811, 4812, 4813, 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821, 4822, 4823, 4824, 4825, 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4839, 4840, 4841, 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857, 4858, 4859, 4860, 4861, 4862, 4863, 4864, 4865, 4866, 4867, 4868, 4869, 4870, 4871, 4872, 4873, 4874, 4875, 4876, 4877, 4878, 4879, 4880, 4881, 4882, 4883, 4884, 4885, 4886, 4887, 4888, 4889, 4890, 4891, 4892, 4893, 4894, 4895, 4896, 4897, 4898, 4899, 4900, 4901, 4902, 4903, 4904, 4905, 4906, 4907, 4908, 4909, 4910, 4911, 4912, 4913, 4914, 4915, 4916, 4917, 4918, 4919, 4920, 4921, 4922, 4923, 4924, 4925, 4926, 4927, 4928, 4929, 4930, 4931, 4932, 4933, 4934, 4935, 4936, 4937, 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951, 4952, 4953, 4954, 4955, 4956, 4957, 4958, 4959, 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969, 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4986, 4987, 4988, 4989, 4990, 4991, 4992, 4993, 4994, 4995, 4996, 4997, 4998, 4999, 5000, 5001, 5002, 5003, 5004, 5005, 5006, 5007, 5008, 5009, 5010, 5011, 5012, 5013, 5014, 5015, 5016, 5017, 5018, 5019, 5020, 5021, 5022, 5023, 5024, 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032, 5033, 5034, 5035, 5036, 5037, 5038, 5039, 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055, 5056, 5057, 5058, 5059, 5060, 5061, 5062, 5063, 5064, 5065, 5066, 5067, 5068, 5069, 5070, 5071, 5072, 5073, 5074, 5075, 5076, 5077, 5078, 5079, 5080, 5081, 5082, 5083, 5084, 5085, 5086, 5087, 5088, 5089, 5090, 5091, 5092, 5093, 5094, 5095, 5096, 5097, 5098, 5099, 5100, 5101, 5102, 5103, 5104, 5105, 5106, 5107, 5108, 5109, 5110, 5111, 5112, 5113, 5114, 5115, 5116, 5117, 5118, 5119, 5120, 5121, 5122, 5123, 5124, 5125, 5126, 5127, 5128, 5129, 5130, 5131, 5132, 5133, 5134, 5135, 5136, 5137, 5138, 5139, 5140, 5141, 5142, 5143, 5144, 5145, 5146, 5147, 5148, 5149, 5150, 5151, 5152, 5153, 5154, 5155, 5156, 5157, 5158, 5159, 5160, 5161, 5162, 5163, 5164, 5165, 5166, 5167, 5168, 5169, 5170, 5171, 5172, 5173, 5174, 5175, 5176, 5177, 5178, 5179, 5180, 5181, 5182, 5183, 5184, 5185, 5186, 5187, 5188, 5189, 5190, 5191, 5192, 5193, 5194, 5195, 5196, 5197, 5198, 5199, 5200, 5201, 5202, 5203, 5204, 5205, 5206, 5207, 5208, 5209, 5210, 5211, 5212, 5213, 5214, 5215, 5216, 5217, 5218, 5219, 5220, 5221, 5222, 5223, 5224, 5225, 5226, 5227, 5228, 5229, 5230, 5231, 5232, 5233, 5234, 5235, 5236, 5237, 5238, 5239, 5240, 5241, 5242, 5243, 5244, 5245, 5246, 5247, 5248, 5249, 5250, 5251, 5252, 5253, 5254, 5255, 5256, 5257, 5258, 5259, 5260, 5261, 5262, 5263, 5264, 5265, 5266, 5267, 5268, 5269, 5270, 5271, 5272, 5273, 5274, 5275, 5276, 5277, 5278, 5279, 5280, 5281, 5282, 5283, 5284, 5285, 5286, 5287, 5288, 5289, 5290, 5291, 5292, 5293, 5294, 5295, 5296, 5297, 5298, 5299, 5300, 5301, 5302, 5303, 5304, 5305, 5306, 5307, 5308, 5309, 5310, 5311, 5312, 5313, 5314, 5315, 5316, 5317, 5318, 5319, 5320, 5321, 5322, 5323, 5324, 5325, 5326, 5327, 5328, 5329, 5330, 5331, 5332, 5333, 5334, 5335, 5336, 5337, 5338, 5339, 5340, 5341, 5342, 5343, 5344, 5345, 5346, 5347, 5348, 5349, 5350, 5351, 5352, 5353, 5354, 5355, 5356, 5357, 5358, 5359, 5360, 5361, 5362, 5363, 5364, 5365, 5366, 5367, 5368, 5369, 5370, 5371, 5372, 5373, 5374, 5375, 5376, 5377, 5378, 5379, 5380, 5381, 5382, 5383, 5384, 5385, 5386, 5387, 5388, 5389, 5390, 5391, 5392, 5393, 5394, 5395, 5396, 5397, 5398, 5399, 5400, 5401, 5402, 5403, 5404, 5405, 5406, 5407, 5408, 5409, 5410, 5411, 5412, 5413, 5414, 5415, 5416, 5417, 5418, 5419, 5420, 5421, 5422, 5423, 5424, 5425, 5426, 5427, 5428, 5429, 5430, 5431, 5432, 5433, 5434, 5435, 5436, 5437, 5438, 5439, 5440, 5441, 5442, 5443, 5444, 5445, 5446, 5447, 5448, 5449, 5450, 5451, 5452, 5453, 5454, 5455, 5456, 5457, 5458, 5459, 5460, 5461, 5462, 5463, 5464, 5465, 5466, 5467, 5468, 5469, 5470, 5471, 5472, 5473, 5474, 5475, 5476, 5477, 5478, 5479, 5480, 5481, 5482, 5483, 5484, 5485, 5486, 5487, 5488, 5489, 5490, 5491, 5492, 5493, 5494, 5495, 5496, 5497, 5498, 5499, 5500, 5501, 5502, 5503, 5504, 5505, 5506, 5507, 5508, 5509, 5510, 5511, 5512, 5513, 5514, 5515, 5516, 5517, 5518, 5519, 5520, 5521, 5522, 5523, 5524, 5525, 5526, 5527, 5528, 5529, 5530, 5531, 5532, 5533, 5534, 5535, 5536, 5537, 5538, 5539, 5540, 5541, 5542, 5543, 5544, 5545, 5547, 5548, 5549, 5550, 5551, 5552, 5553, 5554, 5555, 5556, 5557, 5558, 5559, 5560, 5561, 5562, 5563, 5564, 5565 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 srg",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2534.17-2534.20"
          }
        },
        "atbs_core_0.spike_memory_0.sync_read_strb": {
          "hide_name": 0,
          "bits": [ 8217, 8218, 8219, 5666 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 sync_read_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2550.14-2550.28"
          }
        },
        "atbs_core_0.spike_memory_0.tail": {
          "hide_name": 0,
          "bits": [ 4057, 4058, 4059, 4060, 4061, 4062 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 tail",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2538.14-2538.18"
          }
        },
        "atbs_core_0.spike_memory_0.tx_active": {
          "hide_name": 0,
          "bits": [ 5591, 5592, 5593 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 tx_active",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2552.14-2552.23"
          }
        },
        "atbs_core_0.spike_memory_0.tx_strb_i": {
          "hide_name": 0,
          "bits": [ 5710 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 tx_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2529.11-2529.20"
          }
        },
        "atbs_core_0.spike_memory_0.write_delayed_strb": {
          "hide_name": 0,
          "bits": [ 5546 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 write_delayed_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2542.8-2542.26"
          }
        },
        "atbs_core_0.spike_memory_0.write_strb": {
          "hide_name": 0,
          "bits": [ 8239 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 write_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2541.8-2541.18"
          }
        },
        "atbs_core_0.spike_memory_0_b_data_o": {
          "hide_name": 0,
          "bits": [ 5658, 5659, 5660, 5661, 5662, 5663, 5664, 5665, 8107, 8108, 8109, 8110, 8111, 8112, 8113, 8114, 8104, 8105, 8106 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0_b_data_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5626.15-5626.38"
          }
        },
        "atbs_core_0.spike_memory_0_fifo_empty_o": {
          "hide_name": 0,
          "bits": [ 6310 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0_fifo_empty_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5628.8-5628.35"
          }
        },
        "atbs_core_0.spike_memory_0_fifo_full_o": {
          "hide_name": 0,
          "bits": [ 6331 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0_fifo_full_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5627.8-5627.34"
          }
        },
        "atbs_core_0.spike_memory_0_read_strb_o": {
          "hide_name": 0,
          "bits": [ 5666 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0_read_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5625.8-5625.34"
          }
        },
        "atbs_core_0.spike_o": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5320.11-5320.18"
          }
        },
        "atbs_core_0.spike_strb": {
          "hide_name": 0,
          "bits": [ 5823 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5356.8-5356.18"
          }
        },
        "atbs_core_0.state": {
          "hide_name": 0,
          "bits": [ 6419, 6420, 6421 ],
          "attributes": {
            "hdlname": "atbs_core_0 state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5466.14-5466.19"
          }
        },
        "atbs_core_0.sync_chain_0.async_i": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_0 async_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5261.11-5261.18"
          }
        },
        "atbs_core_0.sync_chain_0.buf": {
          "hide_name": 0,
          "bits": [ 8635, 6445 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_0 buf",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5263.14-5263.18"
          }
        },
        "atbs_core_0.sync_chain_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5259.11-5259.18"
          }
        },
        "atbs_core_0.sync_chain_0.n1426_o": {
          "hide_name": 0,
          "bits": [ 8635 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_0 n1426_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5264.8-5264.15"
          }
        },
        "atbs_core_0.sync_chain_0.n1427_o": {
          "hide_name": 0,
          "bits": [ "1", 8635 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_0 n1427_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5265.14-5265.21"
          }
        },
        "atbs_core_0.sync_chain_0.n1429_o": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_0 n1429_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5266.14-5266.21"
          }
        },
        "atbs_core_0.sync_chain_0.n1432_o": {
          "hide_name": 0,
          "bits": [ 6445 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_0 n1432_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5267.8-5267.15"
          }
        },
        "atbs_core_0.sync_chain_0.n1433_q": {
          "hide_name": 0,
          "bits": [ 8635, 6445 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_0 n1433_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5268.13-5268.20"
          }
        },
        "atbs_core_0.sync_chain_0.sync_o": {
          "hide_name": 0,
          "bits": [ 6445 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_0 sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5262.11-5262.17"
          }
        },
        "atbs_core_0.sync_chain_0_sync_o": {
          "hide_name": 0,
          "bits": [ 6445 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_0_sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5503.8-5503.27"
          }
        },
        "atbs_core_0.sync_chain_1.async_i": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_1 async_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5050.17-5050.24"
          }
        },
        "atbs_core_0.sync_chain_1.buf": {
          "hide_name": 0,
          "bits": [ 8636, 8637, 8149, 8151 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_1 buf",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5052.14-5052.18"
          }
        },
        "atbs_core_0.sync_chain_1.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_1 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5048.11-5048.18"
          }
        },
        "atbs_core_0.sync_chain_1.n1518_o": {
          "hide_name": 0,
          "bits": [ 8636, 8637 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_1 n1518_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5053.14-5053.21"
          }
        },
        "atbs_core_0.sync_chain_1.n1519_o": {
          "hide_name": 0,
          "bits": [ 4, 5, 8636, 8637 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_1 n1519_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5054.14-5054.21"
          }
        },
        "atbs_core_0.sync_chain_1.n1521_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_1 n1521_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5055.14-5055.21"
          }
        },
        "atbs_core_0.sync_chain_1.n1524_o": {
          "hide_name": 0,
          "bits": [ 8149, 8151 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_1 n1524_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5056.14-5056.21"
          }
        },
        "atbs_core_0.sync_chain_1.n1525_q": {
          "hide_name": 0,
          "bits": [ 8636, 8637, 8149, 8151 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_1 n1525_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5057.13-5057.20"
          }
        },
        "atbs_core_0.sync_chain_1.reset_i": {
          "hide_name": 0,
          "bits": [ 4296 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_1 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5049.11-5049.18"
          }
        },
        "atbs_core_0.sync_chain_1.sync_o": {
          "hide_name": 0,
          "bits": [ 8149, 8151 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_1 sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5051.17-5051.23"
          }
        },
        "atbs_core_0.sync_chain_1_sync_o": {
          "hide_name": 0,
          "bits": [ 8149, 8151 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_1_sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5550.14-5550.33"
          }
        },
        "atbs_core_0.sync_chain_2.async_i": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_2 async_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5261.11-5261.18"
          }
        },
        "atbs_core_0.sync_chain_2.buf": {
          "hide_name": 0,
          "bits": [ 8638, 6387 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_2 buf",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5263.14-5263.18"
          }
        },
        "atbs_core_0.sync_chain_2.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_2 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5259.11-5259.18"
          }
        },
        "atbs_core_0.sync_chain_2.n1426_o": {
          "hide_name": 0,
          "bits": [ 8638 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_2 n1426_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5264.8-5264.15"
          }
        },
        "atbs_core_0.sync_chain_2.n1427_o": {
          "hide_name": 0,
          "bits": [ 6, 8638 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_2 n1427_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5265.14-5265.21"
          }
        },
        "atbs_core_0.sync_chain_2.n1429_o": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_2 n1429_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5266.14-5266.21"
          }
        },
        "atbs_core_0.sync_chain_2.n1432_o": {
          "hide_name": 0,
          "bits": [ 6387 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_2 n1432_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5267.8-5267.15"
          }
        },
        "atbs_core_0.sync_chain_2.n1433_q": {
          "hide_name": 0,
          "bits": [ 8638, 6387 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_2 n1433_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5268.13-5268.20"
          }
        },
        "atbs_core_0.sync_chain_2.reset_i": {
          "hide_name": 0,
          "bits": [ 4296 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_2 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5260.11-5260.18"
          }
        },
        "atbs_core_0.sync_chain_2.sync_o": {
          "hide_name": 0,
          "bits": [ 6387 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_2 sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5262.11-5262.17"
          }
        },
        "atbs_core_0.sync_chain_2_sync_o": {
          "hide_name": 0,
          "bits": [ 6387 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_2_sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5510.8-5510.27"
          }
        },
        "atbs_core_0.tbs_decreasing_en": {
          "hide_name": 0,
          "bits": [ 6495 ],
          "attributes": {
            "hdlname": "atbs_core_0 tbs_decreasing_en",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5364.8-5364.25"
          }
        },
        "atbs_core_0.tbs_delta_steps_lower": {
          "hide_name": 0,
          "bits": [ 2186, 2187, 2188, 2189, 2190, 2191, 2192 ],
          "attributes": {
            "hdlname": "atbs_core_0 tbs_delta_steps_lower",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5368.14-5368.35"
          }
        },
        "atbs_core_0.tbs_delta_steps_upper": {
          "hide_name": 0,
          "bits": [ 2186, 2187, 2188, 2189, 2190, 2191, 2192 ],
          "attributes": {
            "hdlname": "atbs_core_0 tbs_delta_steps_upper",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5367.14-5367.35"
          }
        },
        "atbs_core_0.tbs_increasing_en": {
          "hide_name": 0,
          "bits": [ 6497 ],
          "attributes": {
            "hdlname": "atbs_core_0 tbs_increasing_en",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5363.8-5363.25"
          }
        },
        "atbs_core_0.tbs_virtual_delta_steps_adj_uart": {
          "hide_name": 0,
          "bits": [ 6072, 6073, 6074, 6075, 6076, 6077, 6078 ],
          "attributes": {
            "hdlname": "atbs_core_0 tbs_virtual_delta_steps_adj_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5454.14-5454.46"
          }
        },
        "atbs_core_0.tbs_virtual_delta_steps_uart": {
          "hide_name": 0,
          "bits": [ 6063 ],
          "attributes": {
            "hdlname": "atbs_core_0 tbs_virtual_delta_steps_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5451.8-5451.36"
          }
        },
        "atbs_core_0.time_measurement_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3448.11-3448.18"
          }
        },
        "atbs_core_0.time_measurement_0.counter_value": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3452.15-3452.28"
          }
        },
        "atbs_core_0.time_measurement_0.curr_time_o": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 curr_time_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3451.18-3451.29"
          }
        },
        "atbs_core_0.time_measurement_0.n2214_o": {
          "hide_name": 0,
          "bits": [ 8639 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 n2214_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3456.8-3456.15"
          }
        },
        "atbs_core_0.time_measurement_0.n2216_o": {
          "hide_name": 0,
          "bits": [ 4129, 4130, 4131, 4132, 4133, 4134, 4135, 4136, 4137, 4138, 4139, 4140, 4141, 4142, 4143, 4144, 4145, 4146 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 n2216_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3457.15-3457.22"
          }
        },
        "atbs_core_0.time_measurement_0.n2218_o": {
          "hide_name": 0,
          "bits": [ 8641, 8642, 8643, 8644, 8645, 8646, 8647, 8648, 8649, 8650, 8651, 8652, 8653, 8654, 8655, 8656, 8657, 8658 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 n2218_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3458.15-3458.22"
          }
        },
        "atbs_core_0.time_measurement_0.n2221_o": {
          "hide_name": 0,
          "bits": [ 8640 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 n2221_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3459.8-3459.15"
          }
        },
        "atbs_core_0.time_measurement_0.n2223_q": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 n2223_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3460.14-3460.21"
          }
        },
        "atbs_core_0.time_measurement_0.n2224_q": {
          "hide_name": 0,
          "bits": [ 6218 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 n2224_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3461.7-3461.14"
          }
        },
        "atbs_core_0.time_measurement_0.next_counter_value": {
          "hide_name": 0,
          "bits": [ 8641, 8642, 8643, 8644, 8645, 8646, 8647, 8648, 8649, 8650, 8651, 8652, 8653, 8654, 8655, 8656, 8657, 8658 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 next_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3453.15-3453.33"
          }
        },
        "atbs_core_0.time_measurement_0.next_overflow_strb": {
          "hide_name": 0,
          "bits": [ 8640 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 next_overflow_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3455.8-3455.26"
          }
        },
        "atbs_core_0.time_measurement_0.overflow_strb": {
          "hide_name": 0,
          "bits": [ 6218 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 overflow_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3454.8-3454.21"
          }
        },
        "atbs_core_0.time_measurement_0.overflow_strb_o": {
          "hide_name": 0,
          "bits": [ 6218 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 overflow_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3450.11-3450.26"
          }
        },
        "atbs_core_0.time_measurement_0.reset_i": {
          "hide_name": 0,
          "bits": [ 6464 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:3449.11-3449.18"
          }
        },
        "atbs_core_0.time_measurement_0_curr_time_o": {
          "hide_name": 0,
          "bits": [ 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0_curr_time_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5621.15-5621.45"
          }
        },
        "atbs_core_0.time_measurement_0_overflow_strb_o": {
          "hide_name": 0,
          "bits": [ 6218 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0_overflow_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5620.8-5620.42"
          }
        },
        "atbs_core_0.trigger_start_mode": {
          "hide_name": 0,
          "bits": [ 6414 ],
          "attributes": {
            "hdlname": "atbs_core_0 trigger_start_mode",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5487.8-5487.26"
          }
        },
        "atbs_core_0.trigger_start_mode_d": {
          "hide_name": 0,
          "bits": [ 6389 ],
          "attributes": {
            "hdlname": "atbs_core_0 trigger_start_mode_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5336.8-5336.28"
          }
        },
        "atbs_core_0.trigger_start_mode_debounced": {
          "hide_name": 0,
          "bits": [ 5758 ],
          "attributes": {
            "hdlname": "atbs_core_0 trigger_start_mode_debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5326.8-5326.36"
          }
        },
        "atbs_core_0.trigger_start_mode_edge_f": {
          "hide_name": 0,
          "bits": [ 6391 ],
          "attributes": {
            "hdlname": "atbs_core_0 trigger_start_mode_edge_f",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5346.8-5346.33"
          }
        },
        "atbs_core_0.trigger_start_mode_edge_r": {
          "hide_name": 0,
          "bits": [ 6393 ],
          "attributes": {
            "hdlname": "atbs_core_0 trigger_start_mode_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5347.8-5347.33"
          }
        },
        "atbs_core_0.trigger_start_mode_i": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "atbs_core_0 trigger_start_mode_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5294.11-5294.31"
          }
        },
        "atbs_core_0.trigger_start_mode_uart": {
          "hide_name": 0,
          "bits": [ 6114 ],
          "attributes": {
            "hdlname": "atbs_core_0 trigger_start_mode_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5488.8-5488.31"
          }
        },
        "atbs_core_0.trigger_start_sampling_d": {
          "hide_name": 0,
          "bits": [ 6447 ],
          "attributes": {
            "hdlname": "atbs_core_0 trigger_start_sampling_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5337.8-5337.32"
          }
        },
        "atbs_core_0.trigger_start_sampling_edge_r": {
          "hide_name": 0,
          "bits": [ 6388 ],
          "attributes": {
            "hdlname": "atbs_core_0 trigger_start_sampling_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5348.8-5348.37"
          }
        },
        "atbs_core_0.trigger_start_sampling_i": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "atbs_core_0 trigger_start_sampling_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5293.11-5293.35"
          }
        },
        "atbs_core_0.trigger_start_sampling_sync": {
          "hide_name": 0,
          "bits": [ 6387 ],
          "attributes": {
            "hdlname": "atbs_core_0 trigger_start_sampling_sync",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5325.8-5325.35"
          }
        },
        "atbs_core_0.tx_data": {
          "hide_name": 0,
          "bits": [ 5692, 5693, 5694, 5695, 5696, 5697, 5698, 5699 ],
          "attributes": {
            "hdlname": "atbs_core_0 tx_data",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5412.14-5412.21"
          }
        },
        "atbs_core_0.tx_start_strb": {
          "hide_name": 0,
          "bits": [ 6197 ],
          "attributes": {
            "hdlname": "atbs_core_0 tx_start_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5409.8-5409.21"
          }
        },
        "atbs_core_0.uart_0.baudrate_adj_i": {
          "hide_name": 0,
          "bits": [ 153, 154, 155, 156, 157, 158, 159, 160, 161 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 baudrate_adj_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2370.17-2370.31"
          }
        },
        "atbs_core_0.uart_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2368.11-2368.18"
          }
        },
        "atbs_core_0.uart_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4296 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2369.11-2369.18"
          }
        },
        "atbs_core_0.uart_0.rx_data_o": {
          "hide_name": 0,
          "bits": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 rx_data_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2377.17-2377.26"
          }
        },
        "atbs_core_0.uart_0.rx_data_strb_o": {
          "hide_name": 0,
          "bits": [ 5982 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 rx_data_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2376.11-2376.25"
          }
        },
        "atbs_core_0.uart_0.rx_i": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 rx_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2373.11-2373.15"
          }
        },
        "atbs_core_0.uart_0.tx_data_i": {
          "hide_name": 0,
          "bits": [ 5692, 5693, 5694, 5695, 5696, 5697, 5698, 5699 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 tx_data_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2372.17-2372.26"
          }
        },
        "atbs_core_0.uart_0.tx_o": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 tx_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2375.11-2375.15"
          }
        },
        "atbs_core_0.uart_0.tx_start_strb_i": {
          "hide_name": 0,
          "bits": [ 6197 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 tx_start_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2371.11-2371.26"
          }
        },
        "atbs_core_0.uart_0.tx_strb_o": {
          "hide_name": 0,
          "bits": [ 5710 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 tx_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:2374.11-2374.20"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.baud_counter_value": {
          "hide_name": 0,
          "bits": [ 201, 202, 203, 204, 205, 206, 207, 208, 209 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 baud_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:144.14-144.32"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.baudrate_adj_i": {
          "hide_name": 0,
          "bits": [ 153, 154, 155, 156, 157, 158, 159, 160, 161 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 baudrate_adj_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:138.17-138.31"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:136.11-136.18"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.data_o": {
          "hide_name": 0,
          "bits": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 data_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:140.17-140.23"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.data_valid_strb": {
          "hide_name": 0,
          "bits": [ 5982 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 data_valid_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:148.8-148.23"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.data_valid_strb_o": {
          "hide_name": 0,
          "bits": [ 5982 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 data_valid_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:141.11-141.28"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3384_o": {
          "hide_name": 0,
          "bits": [ 6139 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3384_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:152.8-152.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3385_o": {
          "hide_name": 0,
          "bits": [ 4281 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3385_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:153.8-153.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3387_o": {
          "hide_name": 0,
          "bits": [ 3973, 3974, 3975 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3387_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:154.14-154.21"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3388_o": {
          "hide_name": 0,
          "bits": [ 8686, 8687, 8688 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3388_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:155.14-155.21"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3390_o": {
          "hide_name": 0,
          "bits": [ 4301, 4302, 4303 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3390_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:156.14-156.21"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3395_o": {
          "hide_name": 0,
          "bits": [ 3922, 3923, 3924, 3925, 3926, 3927, 3928, 3929, 3930 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3395_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:158.14-158.21"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3397_o": {
          "hide_name": 0,
          "bits": [ 8689, 8690, 8691, 8692, 8693, 8694, 8695, 8696, 8697 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3397_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:159.14-159.21"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3399_o": {
          "hide_name": 0,
          "bits": [ 6130 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3399_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:160.8-160.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3401_o": {
          "hide_name": 0,
          "bits": [ 8668, 8669, 8670, 8671, 8672, 8673, 8674, 8675, 8676 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3401_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:161.14-161.21"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3408_o": {
          "hide_name": 0,
          "bits": [ 6130 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3408_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:164.8-164.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3409_o": {
          "hide_name": 0,
          "bits": [ 4281 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3409_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:165.8-165.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3413_o": {
          "hide_name": 0,
          "bits": [ 6136 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3413_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:167.8-167.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3415_o": {
          "hide_name": 0,
          "bits": [ 154, 155, 156, 157, 158, 159, 160, 161, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3415_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:168.14-168.21"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3416_o": {
          "hide_name": 0,
          "bits": [ 6132 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3416_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:169.8-169.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3420_o": {
          "hide_name": 0,
          "bits": [ 8678, 8679, 8680, 8681, 8682, 8683, 8684, 8685 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3420_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:170.14-170.21"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3421_o": {
          "hide_name": 0,
          "bits": [ 4281 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3421_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:171.8-171.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3423_o": {
          "hide_name": 0,
          "bits": [ 8659 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3423_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:172.8-172.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3424_o": {
          "hide_name": 0,
          "bits": [ 6192 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3424_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:173.8-173.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3428_o": {
          "hide_name": 0,
          "bits": [ 6139 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3428_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:175.8-175.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3430_o": {
          "hide_name": 0,
          "bits": [ 154, 155, 156, 157, 158, 159, 160, 161, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3430_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:176.14-176.21"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3431_o": {
          "hide_name": 0,
          "bits": [ 6132 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3431_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:177.8-177.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3436_o": {
          "hide_name": 0,
          "bits": [ 8677 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3436_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:179.8-179.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3438_o": {
          "hide_name": 0,
          "bits": [ 6133 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3438_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:180.8-180.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3439_o": {
          "hide_name": 0,
          "bits": [ 6130, 6136, 6139, 6133 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3439_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:181.14-181.21"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3441_o": {
          "hide_name": 0,
          "bits": [ 4326, 4323, 4320, 4317, 4314, 4311, 4308, 4305 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3441_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:182.13-182.20"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3445_o": {
          "hide_name": 0,
          "bits": [ 8667 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3445_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:184.7-184.14"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3448_q": {
          "hide_name": 0,
          "bits": [ 3964, 3965, 3966 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3448_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:185.13-185.20"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3449_q": {
          "hide_name": 0,
          "bits": [ 201, 202, 203, 204, 205, 206, 207, 208, 209 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3449_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:186.13-186.20"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3450_q": {
          "hide_name": 0,
          "bits": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3450_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:187.13-187.20"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3451_q": {
          "hide_name": 0,
          "bits": [ 5982 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3451_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:188.7-188.14"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3452_q": {
          "hide_name": 0,
          "bits": [ 6130, 6139, 6136, 6133 ],
          "attributes": {
            "onehot": "00000000000000000000000000000001"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3454_o": {
          "hide_name": 0,
          "bits": [ 3966 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3454_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:190.8-190.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3455_o": {
          "hide_name": 0,
          "bits": [ 8660 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3455_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:191.8-191.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3456_o": {
          "hide_name": 0,
          "bits": [ 3965 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3456_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:192.8-192.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3457_o": {
          "hide_name": 0,
          "bits": [ 8661 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3457_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:193.8-193.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3458_o": {
          "hide_name": 0,
          "bits": [ 8662 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3458_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:194.8-194.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3459_o": {
          "hide_name": 0,
          "bits": [ 8663 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3459_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:195.8-195.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3460_o": {
          "hide_name": 0,
          "bits": [ 8664 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3460_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:196.8-196.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3461_o": {
          "hide_name": 0,
          "bits": [ 8665 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3461_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:197.8-197.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3462_o": {
          "hide_name": 0,
          "bits": [ 3964 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3462_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:198.8-198.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3463_o": {
          "hide_name": 0,
          "bits": [ 8666 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3463_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:199.8-199.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3464_o": {
          "hide_name": 0,
          "bits": [ 6216 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3464_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:200.8-200.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3465_o": {
          "hide_name": 0,
          "bits": [ 6214 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3465_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:201.8-201.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3466_o": {
          "hide_name": 0,
          "bits": [ 6212 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3466_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:202.8-202.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3467_o": {
          "hide_name": 0,
          "bits": [ 6210 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3467_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:203.8-203.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3468_o": {
          "hide_name": 0,
          "bits": [ 6208 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3468_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:204.8-204.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3469_o": {
          "hide_name": 0,
          "bits": [ 6206 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3469_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:205.8-205.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3470_o": {
          "hide_name": 0,
          "bits": [ 6204 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3470_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:206.8-206.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3471_o": {
          "hide_name": 0,
          "bits": [ 6199 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3471_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:207.8-207.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3472_o": {
          "hide_name": 0,
          "bits": [ 4328 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3472_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:208.8-208.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3473_o": {
          "hide_name": 0,
          "bits": [ 8698 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3473_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:209.8-209.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3474_o": {
          "hide_name": 0,
          "bits": [ 4325 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3474_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:210.8-210.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3475_o": {
          "hide_name": 0,
          "bits": [ 8699 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3475_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:211.8-211.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3476_o": {
          "hide_name": 0,
          "bits": [ 4322 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3476_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:212.8-212.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3477_o": {
          "hide_name": 0,
          "bits": [ 8700 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3477_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:213.8-213.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3478_o": {
          "hide_name": 0,
          "bits": [ 4319 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3478_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:214.8-214.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3479_o": {
          "hide_name": 0,
          "bits": [ 8701 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3479_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:215.8-215.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3480_o": {
          "hide_name": 0,
          "bits": [ 4316 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3480_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:216.8-216.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3481_o": {
          "hide_name": 0,
          "bits": [ 8702 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3481_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:217.8-217.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3482_o": {
          "hide_name": 0,
          "bits": [ 4313 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3482_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:218.8-218.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3483_o": {
          "hide_name": 0,
          "bits": [ 8703 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3483_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:219.8-219.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3484_o": {
          "hide_name": 0,
          "bits": [ 4310 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3484_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:220.8-220.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3485_o": {
          "hide_name": 0,
          "bits": [ 8704 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3485_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:221.8-221.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3486_o": {
          "hide_name": 0,
          "bits": [ 4307 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3486_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:222.8-222.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3487_o": {
          "hide_name": 0,
          "bits": [ 8705 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3487_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:223.8-223.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n3488_o": {
          "hide_name": 0,
          "bits": [ 8698, 8699, 8700, 8701, 8702, 8703, 8704, 8705 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n3488_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:224.14-224.21"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.next_baud_counter_value": {
          "hide_name": 0,
          "bits": [ 8668, 8669, 8670, 8671, 8672, 8673, 8674, 8675, 8676 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 next_baud_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:145.14-145.37"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.next_receive_counter_value": {
          "hide_name": 0,
          "bits": [ 4301, 4302, 4303 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 next_receive_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:143.14-143.40"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.next_received_data": {
          "hide_name": 0,
          "bits": [ 4326, 4323, 4320, 4317, 4314, 4311, 4308, 4305 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 next_received_data",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:147.14-147.32"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.next_strobe": {
          "hide_name": 0,
          "bits": [ 8667 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 next_strobe",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:151.8-151.19"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.receive_counter_value": {
          "hide_name": 0,
          "bits": [ 3964, 3965, 3966 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 receive_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:142.14-142.35"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.received_data": {
          "hide_name": 0,
          "bits": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 received_data",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:146.14-146.27"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4296 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:137.11-137.18"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.rx_i": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 rx_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:139.11-139.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.baud_counter_value": {
          "hide_name": 0,
          "bits": [ 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 baud_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:439.14-439.32"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.baudrate_adj_i": {
          "hide_name": 0,
          "bits": [ 153, 154, 155, 156, 157, 158, 159, 160, 161 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 baudrate_adj_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:429.17-429.31"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:427.11-427.18"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.data_i": {
          "hide_name": 0,
          "bits": [ 5692, 5693, 5694, 5695, 5696, 5697, 5698, 5699 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 data_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:431.17-431.23"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3264_o": {
          "hide_name": 0,
          "bits": [ 6170 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3264_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:443.8-443.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3265_o": {
          "hide_name": 0,
          "bits": [ 4280 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3265_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:444.8-444.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3267_o": {
          "hide_name": 0,
          "bits": [ 3877, 3878, 3879 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3267_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:445.14-445.21"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3268_o": {
          "hide_name": 0,
          "bits": [ 8729, 8730, 8731 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3268_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:446.14-446.21"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3270_o": {
          "hide_name": 0,
          "bits": [ 4297, 4298, 4299 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3270_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:447.14-447.21"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3275_o": {
          "hide_name": 0,
          "bits": [ 3838, 3839, 3840, 3841, 3842, 3843, 3844, 3845, 3846 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3275_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:449.14-449.21"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3277_o": {
          "hide_name": 0,
          "bits": [ 8711, 8712, 8713, 8714, 8715, 8716, 8717, 8718, 8719 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3277_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:450.14-450.21"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3280_o": {
          "hide_name": 0,
          "bits": [ 4280 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3280_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:451.8-451.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3286_o": {
          "hide_name": 0,
          "bits": [ 6150 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3286_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:454.8-454.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3287_o": {
          "hide_name": 0,
          "bits": [ 4280 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3287_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:455.8-455.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3290_o": {
          "hide_name": 0,
          "bits": [ 8727 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3290_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:456.8-456.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3295_o": {
          "hide_name": 0,
          "bits": [ 6158 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3295_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:458.8-458.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3296_o": {
          "hide_name": 0,
          "bits": [ 4280 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3296_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:459.8-459.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3300_o": {
          "hide_name": 0,
          "bits": [ 6161 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3300_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:461.8-461.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3302_o": {
          "hide_name": 0,
          "bits": [ 4149 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3302_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:462.8-462.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3307_o": {
          "hide_name": 0,
          "bits": [ 4147 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3307_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:463.8-463.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3308_o": {
          "hide_name": 0,
          "bits": [ 4280 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3308_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:464.8-464.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3309_o": {
          "hide_name": 0,
          "bits": [ 8706 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3309_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:465.8-465.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3313_o": {
          "hide_name": 0,
          "bits": [ 8728 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3313_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:467.8-467.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3314_o": {
          "hide_name": 0,
          "bits": [ 6198 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3314_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:468.8-468.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3316_o": {
          "hide_name": 0,
          "bits": [ 6170 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3316_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:469.8-469.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3317_o": {
          "hide_name": 0,
          "bits": [ 4280 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3317_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:470.8-470.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3323_o": {
          "hide_name": 0,
          "bits": [ 6153 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3323_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:473.8-473.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3324_o": {
          "hide_name": 0,
          "bits": [ 6150, 6158, 6161, 6170, 6153 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3324_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:474.14-474.21"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3329_o": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3329_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:475.7-475.14"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3331_o": {
          "hide_name": 0,
          "bits": [ 6187, 6188, 6183 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3331_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:476.13-476.20"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3335_o": {
          "hide_name": 0,
          "bits": [ 6153 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3335_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:477.8-477.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3337_o": {
          "hide_name": 0,
          "bits": [ 8709 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3337_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:478.8-478.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3339_o": {
          "hide_name": 0,
          "bits": [ 8710 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3339_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:479.8-479.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3340_o": {
          "hide_name": 0,
          "bits": [ 8707 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3340_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:480.8-480.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3341_o": {
          "hide_name": 0,
          "bits": [ 8708 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3341_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:481.8-481.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3342_o": {
          "hide_name": 0,
          "bits": [ 8720 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3342_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:482.8-482.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3344_q": {
          "hide_name": 0,
          "bits": [ 5710 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3344_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:483.7-483.14"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3345_q": {
          "hide_name": 0,
          "bits": [ 189, 190, 191 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3345_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:484.13-484.20"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3346_q": {
          "hide_name": 0,
          "bits": [ 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3346_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:485.13-485.20"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3347_q": {
          "hide_name": 0,
          "bits": [ 6150, 6153, 6161, 6158, 6170 ],
          "attributes": {
            "onehot": "00000000000000000000000000000001"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3348_o": {
          "hide_name": 0,
          "bits": [ 5692 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3348_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:487.8-487.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3349_o": {
          "hide_name": 0,
          "bits": [ 5693 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3349_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:488.8-488.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3350_o": {
          "hide_name": 0,
          "bits": [ 5694 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3350_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:489.8-489.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3351_o": {
          "hide_name": 0,
          "bits": [ 5695 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3351_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:490.8-490.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3352_o": {
          "hide_name": 0,
          "bits": [ 5696 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3352_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:491.8-491.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3353_o": {
          "hide_name": 0,
          "bits": [ 5697 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3353_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:492.8-492.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3354_o": {
          "hide_name": 0,
          "bits": [ 5698 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3354_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:493.8-493.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3355_o": {
          "hide_name": 0,
          "bits": [ 5699 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3355_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:494.8-494.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3356_o": {
          "hide_name": 0,
          "bits": [ 189, 190 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3356_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:495.14-495.21"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3357_o": {
          "hide_name": 0,
          "bits": [ 8726 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3357_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:496.7-496.14"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3358_o": {
          "hide_name": 0,
          "bits": [ 189, 190 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3358_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:497.14-497.21"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3359_o": {
          "hide_name": 0,
          "bits": [ 8725 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3359_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:498.7-498.14"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3360_o": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3360_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:499.8-499.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n3361_o": {
          "hide_name": 0,
          "bits": [ 8732 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n3361_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:500.8-500.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.next_baud_counter_value": {
          "hide_name": 0,
          "bits": [ 8711, 8712, 8713, 8714, 8715, 8716, 8717, 8718, 8719 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 next_baud_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:440.14-440.37"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.next_transmit_counter_value": {
          "hide_name": 0,
          "bits": [ 4297, 4298, 4299 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 next_transmit_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:438.14-438.41"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.next_tx_state": {
          "hide_name": 0,
          "bits": [ 6187, 6188, 6183 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 next_tx_state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:442.14-442.27"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.next_tx_strb": {
          "hide_name": 0,
          "bits": [ 8720 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 next_tx_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:436.8-436.20"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4296 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:428.11-428.18"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.transmit_counter_value": {
          "hide_name": 0,
          "bits": [ 189, 190, 191 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 transmit_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:437.14-437.36"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.tx": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 tx",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:434.8-434.10"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.tx_o": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 tx_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:433.11-433.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.tx_start_strb_i": {
          "hide_name": 0,
          "bits": [ 6197 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 tx_start_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:430.11-430.26"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.tx_strb": {
          "hide_name": 0,
          "bits": [ 5710 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 tx_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:435.8-435.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.tx_strb_o": {
          "hide_name": 0,
          "bits": [ 5710 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 tx_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:432.11-432.20"
          }
        },
        "atbs_core_0.uart_0_rx_data_o": {
          "hide_name": 0,
          "bits": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0_rx_data_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5634.14-5634.30"
          }
        },
        "atbs_core_0.uart_0_rx_data_strb_o": {
          "hide_name": 0,
          "bits": [ 5982 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0_rx_data_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5633.8-5633.29"
          }
        },
        "atbs_core_0.uart_0_tx_o": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0_tx_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5632.8-5632.19"
          }
        },
        "atbs_core_0.uart_0_tx_strb_o": {
          "hide_name": 0,
          "bits": [ 5710 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0_tx_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5631.8-5631.24"
          }
        },
        "atbs_core_0.uart_changed_reset_strb": {
          "hide_name": 0,
          "bits": [ 6451 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_changed_reset_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5352.8-5352.31"
          }
        },
        "atbs_core_0.uart_changed_strb": {
          "hide_name": 0,
          "bits": [ 6468 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_changed_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5351.8-5351.25"
          }
        },
        "atbs_core_0.uart_reset": {
          "hide_name": 0,
          "bits": [ 6450 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_reset",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5408.8-5408.18"
          }
        },
        "atbs_core_0.uart_rx_data": {
          "hide_name": 0,
          "bits": [ 4328, 4325, 4322, 4319, 4316, 4313, 4310, 4307 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_rx_data",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5414.14-5414.26"
          }
        },
        "atbs_core_0.uart_rx_data_strb": {
          "hide_name": 0,
          "bits": [ 5982 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_rx_data_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5413.8-5413.25"
          }
        },
        "atbs_core_0.uart_rx_i": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_rx_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5300.11-5300.20"
          }
        },
        "atbs_core_0.uart_start_sampling_strb": {
          "hide_name": 0,
          "bits": [ 6470 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_start_sampling_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5502.8-5502.32"
          }
        },
        "atbs_core_0.uart_tx": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_tx",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5411.8-5411.15"
          }
        },
        "atbs_core_0.uart_tx_o": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_tx_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5321.11-5321.20"
          }
        },
        "atbs_core_0.uart_tx_strb": {
          "hide_name": 0,
          "bits": [ 5710 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_tx_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5410.8-5410.20"
          }
        },
        "atbs_core_0.underflow_led": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "hdlname": "atbs_core_0 underflow_led",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5477.8-5477.21"
          }
        },
        "atbs_core_0.underflow_led_o": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "hdlname": "atbs_core_0 underflow_led_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5319.11-5319.26"
          }
        },
        "atbs_core_0.update_dac_lower_strb": {
          "hide_name": 0,
          "bits": [ 5778 ],
          "attributes": {
            "hdlname": "atbs_core_0 update_dac_lower_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5386.8-5386.29"
          }
        },
        "atbs_core_0.update_dac_upper_strb": {
          "hide_name": 0,
          "bits": [ 5815 ],
          "attributes": {
            "hdlname": "atbs_core_0 update_dac_upper_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:5380.8-5380.29"
          }
        },
        "bio_amp_en_o": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8982.11-8982.23"
          }
        },
        "clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8957.11-8957.18"
          }
        },
        "comp_lower_i": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8960.11-8960.23"
          }
        },
        "comp_upper_i": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8959.11-8959.23"
          }
        },
        "control_mode_i": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8964.11-8964.25"
          }
        },
        "dac_lower_o": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8973.17-8973.28"
          }
        },
        "dac_upper_o": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8971.17-8971.28"
          }
        },
        "enable_i": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8966.11-8966.19"
          }
        },
        "idle_led_o": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8985.11-8985.21"
          }
        },
        "overflow_led_o": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8986.11-8986.25"
          }
        },
        "phi_bias_1_o": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8976.11-8976.23"
          }
        },
        "phi_bias_2_o": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8977.11-8977.23"
          }
        },
        "phi_cmfb_1_o": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8978.11-8978.23"
          }
        },
        "phi_cmfb_2_o": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8979.11-8979.23"
          }
        },
        "phi_comp_o": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8969.11-8969.21"
          }
        },
        "phi_dac_lower_o": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8972.11-8972.26"
          }
        },
        "phi_dac_upper_o": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8970.11-8970.26"
          }
        },
        "phi_res_1_o": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8980.11-8980.22"
          }
        },
        "phi_res_2_o": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8981.11-8981.22"
          }
        },
        "phi_vcm_generator_1_o": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8974.11-8974.32"
          }
        },
        "phi_vcm_generator_2_o": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8975.11-8975.32"
          }
        },
        "reset_n_i": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8958.11-8958.20"
          }
        },
        "select_cap_o": {
          "hide_name": 0,
          "bits": [ 34, 35, 36 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8983.17-8983.29"
          }
        },
        "select_spdt_o": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8984.11-8984.24"
          }
        },
        "select_tbs_delta_steps_i": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8967.11-8967.35"
          }
        },
        "signal_select_in_i": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8965.11-8965.29"
          }
        },
        "spike_o": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8988.11-8988.18"
          }
        },
        "trigger_start_mode_i": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8962.11-8962.31"
          }
        },
        "trigger_start_sampling_i": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8961.11-8961.35"
          }
        },
        "uart_rx_i": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8968.11-8968.20"
          }
        },
        "uart_tx_o": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8989.11-8989.20"
          }
        },
        "underflow_led_o": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v:8987.11-8987.26"
          }
        }
      }
    }
  }
}
