// Seed: 1186660693
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor  id_8;
  wire id_9;
  id_10(
      id_4, {1'd0, 1, 1'h0, id_7, id_5, 1, 1 - 1, ({1{id_7, 1 - id_8}})}
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_4 <= 1'h0;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2, id_2
  );
  wire id_7;
  wire id_8;
endmodule
