Fitter report for ov5640_pip
Sat Sep 17 12:12:56 2016
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Other Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Fitter Summary                                                                 ;
+------------------------------------+-------------------------------------------+
; Fitter Status                      ; Successful - Sat Sep 17 12:12:56 2016     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; ov5640_pip                                ;
; Top-level Entity Name              ; ov5640_pip                                ;
; Family                             ; Cyclone IV E                              ;
; Device                             ; EP4CE6F17C8                               ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 2,105 / 6,272 ( 34 % )                    ;
;     Total combinational functions  ; 1,775 / 6,272 ( 28 % )                    ;
;     Dedicated logic registers      ; 987 / 6,272 ( 16 % )                      ;
; Total registers                    ; 987                                       ;
; Total pins                         ; 86 / 180 ( 48 % )                         ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 65,536 / 276,480 ( 24 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                            ;
; Total PLLs                         ; 2 / 2 ( 100 % )                           ;
+------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6F17C8                           ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  11.8%      ;
+----------------------------+-------------+


+----------------------------------------+
; I/O Assignment Warnings                ;
+---------------+------------------------+
; Pin Name      ; Reason                 ;
+---------------+------------------------+
; DRAM_ADDR[0]  ; Missing drive strength ;
; DRAM_ADDR[1]  ; Missing drive strength ;
; DRAM_ADDR[2]  ; Missing drive strength ;
; DRAM_ADDR[3]  ; Missing drive strength ;
; DRAM_ADDR[4]  ; Missing drive strength ;
; DRAM_ADDR[5]  ; Missing drive strength ;
; DRAM_ADDR[6]  ; Missing drive strength ;
; DRAM_ADDR[7]  ; Missing drive strength ;
; DRAM_ADDR[8]  ; Missing drive strength ;
; DRAM_ADDR[9]  ; Missing drive strength ;
; DRAM_ADDR[10] ; Missing drive strength ;
; DRAM_ADDR[11] ; Missing drive strength ;
; DRAM_LDQM     ; Missing drive strength ;
; DRAM_UDQM     ; Missing drive strength ;
; DRAM_WE_N     ; Missing drive strength ;
; DRAM_CAS_N    ; Missing drive strength ;
; DRAM_RAS_N    ; Missing drive strength ;
; DRAM_CS_N     ; Missing drive strength ;
; DRAM_BA_0     ; Missing drive strength ;
; DRAM_BA_1     ; Missing drive strength ;
; DRAM_CLK      ; Missing drive strength ;
; DRAM_CKE      ; Missing drive strength ;
; VGA_HS        ; Missing drive strength ;
; VGA_VS        ; Missing drive strength ;
; VGA_R[0]      ; Missing drive strength ;
; VGA_R[1]      ; Missing drive strength ;
; VGA_R[2]      ; Missing drive strength ;
; VGA_R[3]      ; Missing drive strength ;
; VGA_R[4]      ; Missing drive strength ;
; VGA_G[0]      ; Missing drive strength ;
; VGA_G[1]      ; Missing drive strength ;
; VGA_G[2]      ; Missing drive strength ;
; VGA_G[3]      ; Missing drive strength ;
; VGA_G[4]      ; Missing drive strength ;
; VGA_G[5]      ; Missing drive strength ;
; VGA_B[0]      ; Missing drive strength ;
; VGA_B[1]      ; Missing drive strength ;
; VGA_B[2]      ; Missing drive strength ;
; VGA_B[3]      ; Missing drive strength ;
; VGA_B[4]      ; Missing drive strength ;
; CMOS1_SCL     ; Missing drive strength ;
; CMOS1_RESET   ; Missing drive strength ;
; CMOS2_SCL     ; Missing drive strength ;
; CMOS2_RESET   ; Missing drive strength ;
; DRAM_DQ[0]    ; Missing drive strength ;
; DRAM_DQ[1]    ; Missing drive strength ;
; DRAM_DQ[2]    ; Missing drive strength ;
; DRAM_DQ[3]    ; Missing drive strength ;
; DRAM_DQ[4]    ; Missing drive strength ;
; DRAM_DQ[5]    ; Missing drive strength ;
; DRAM_DQ[6]    ; Missing drive strength ;
; DRAM_DQ[7]    ; Missing drive strength ;
; DRAM_DQ[8]    ; Missing drive strength ;
; DRAM_DQ[9]    ; Missing drive strength ;
; DRAM_DQ[10]   ; Missing drive strength ;
; DRAM_DQ[11]   ; Missing drive strength ;
; DRAM_DQ[12]   ; Missing drive strength ;
; DRAM_DQ[13]   ; Missing drive strength ;
; DRAM_DQ[14]   ; Missing drive strength ;
; DRAM_DQ[15]   ; Missing drive strength ;
; CMOS1_SDA     ; Missing drive strength ;
; CMOS2_SDA     ; Missing drive strength ;
+---------------+------------------------+


+--------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                        ;
+--------------+----------------+--------------+------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+------------+---------------+----------------+
; I/O Standard ;                ;              ; CLOCK_27   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; EXT_CLOCK  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[0]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[10] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[11] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[12] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[13] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[14] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[15] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[16] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[17] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[18] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[19] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[1]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[20] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[21] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[22] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[23] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[24] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[25] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[26] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[27] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[28] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[29] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[2]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[30] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[31] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[32] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[33] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[34] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[35] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[3]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[4]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[5]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[6]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[7]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[8]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[9]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[0]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[10] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[11] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[12] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[13] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[14] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[15] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[16] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[17] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[18] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[19] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[1]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[20] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[21] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[22] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[23] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[24] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[25] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[26] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[27] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[28] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[29] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[2]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[30] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[31] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[32] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[33] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[34] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[35] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[3]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[4]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[5]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[6]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[7]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[8]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[9]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; I2C_SCLK   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; I2C_SDAT   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; IRDA_RXD   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; IRDA_TXD   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; KEY[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; KEY[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; KEY[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; KEY[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[10]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[11]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[12]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[13]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[14]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[15]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[16]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[17]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[8]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[9]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; UART_RXD   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; UART_TXD   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_BLANK  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_B[5]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_B[6]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_B[7]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_B[8]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_B[9]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_CLK    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_G[6]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_G[7]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_G[8]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_G[9]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_R[5]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_R[6]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_R[7]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_R[8]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_R[9]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_SYNC   ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 3039 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 3039 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 3023    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 16      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/Project/AN5642/verilog/AX301/ov5640_pip/output_files/ov5640_pip.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 2,105 / 6,272 ( 34 % )    ;
;     -- Combinational with no register       ; 1118                      ;
;     -- Register only                        ; 330                       ;
;     -- Combinational with a register        ; 657                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 1172                      ;
;     -- 3 input functions                    ; 251                       ;
;     -- <=2 input functions                  ; 352                       ;
;     -- Register only                        ; 330                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1557                      ;
;     -- arithmetic mode                      ; 218                       ;
;                                             ;                           ;
; Total registers*                            ; 987 / 7,124 ( 14 % )      ;
;     -- Dedicated logic registers            ; 987 / 6,272 ( 16 % )      ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 175 / 392 ( 45 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 86 / 180 ( 48 % )         ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 10                        ;
; M9Ks                                        ; 8 / 30 ( 27 % )           ;
; Total block memory bits                     ; 65,536 / 276,480 ( 24 % ) ;
; Total block memory implementation bits      ; 73,728 / 276,480 ( 27 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )            ;
; PLLs                                        ; 2 / 2 ( 100 % )           ;
; Global clocks                               ; 10 / 10 ( 100 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 5% / 4% / 5%              ;
; Peak interconnect usage (total/H/V)         ; 10% / 8% / 12%            ;
; Maximum fan-out                             ; 541                       ;
; Highest non-global fan-out                  ; 174                       ;
; Total fan-out                               ; 10133                     ;
; Average fan-out                             ; 3.12                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 2105 / 6272 ( 34 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 1118                 ; 0                              ;
;     -- Register only                        ; 330                  ; 0                              ;
;     -- Combinational with a register        ; 657                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 1172                 ; 0                              ;
;     -- 3 input functions                    ; 251                  ; 0                              ;
;     -- <=2 input functions                  ; 352                  ; 0                              ;
;     -- Register only                        ; 330                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 1557                 ; 0                              ;
;     -- arithmetic mode                      ; 218                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 987                  ; 0                              ;
;     -- Dedicated logic registers            ; 987 / 6272 ( 16 % )  ; 0 / 6272 ( 0 % )               ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 175 / 392 ( 45 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 86                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 65536                ; 0                              ;
; Total RAM block bits                        ; 73728                ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 2 / 2 ( 100 % )                ;
; M9K                                         ; 8 / 30 ( 26 % )      ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 7 / 12 ( 58 % )      ; 4 / 12 ( 33 % )                ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 719                  ; 3                              ;
;     -- Registered Input Connections         ; 700                  ; 0                              ;
;     -- Output Connections                   ; 21                   ; 701                            ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 10138                ; 715                            ;
;     -- Registered Connections               ; 5814                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 36                   ; 704                            ;
;     -- hard_block:auto_generated_inst       ; 704                  ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 24                   ; 3                              ;
;     -- Output Ports                         ; 44                   ; 4                              ;
;     -- Bidir Ports                          ; 18                   ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 1                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK_50    ; E1    ; 1        ; 0            ; 11           ; 7            ; 27                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS1_D[0]  ; K12   ; 5        ; 34           ; 3            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS1_D[1]  ; G16   ; 6        ; 34           ; 17           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS1_D[2]  ; J11   ; 5        ; 34           ; 9            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS1_D[3]  ; K10   ; 4        ; 25           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS1_D[4]  ; J12   ; 5        ; 34           ; 11           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS1_D[5]  ; J14   ; 5        ; 34           ; 10           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS1_D[6]  ; G11   ; 6        ; 34           ; 20           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS1_D[7]  ; F14   ; 6        ; 34           ; 19           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS1_HREF  ; L13   ; 5        ; 34           ; 8            ; 21           ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS1_PCLK  ; L14   ; 5        ; 34           ; 7            ; 7            ; 93                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS1_VSYNC ; L12   ; 5        ; 34           ; 3            ; 21           ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS2_D[0]  ; E9    ; 7        ; 18           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS2_D[1]  ; E10   ; 7        ; 28           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS2_D[2]  ; D11   ; 7        ; 32           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS2_D[3]  ; D12   ; 7        ; 30           ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS2_D[4]  ; E8    ; 8        ; 13           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS2_D[5]  ; F9    ; 7        ; 23           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS2_D[6]  ; D9    ; 7        ; 18           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS2_D[7]  ; E7    ; 8        ; 7            ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS2_HREF  ; C9    ; 7        ; 18           ; 24           ; 7            ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS2_PCLK  ; D14   ; 7        ; 32           ; 24           ; 14           ; 93                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS2_VSYNC ; F10   ; 7        ; 23           ; 24           ; 7            ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; RST_N       ; E15   ; 6        ; 34           ; 12           ; 0            ; 32                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; CMOS1_RESET   ; N14   ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CMOS1_SCL     ; K9    ; 4        ; 18           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CMOS2_RESET   ; C11   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CMOS2_SCL     ; F7    ; 8        ; 11           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]  ; T8    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; R8    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; P9    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; T9    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; R9    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; L16   ; 5        ; 34           ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; L15   ; 5        ; 34           ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA_0     ; R7    ; 3        ; 11           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA_1     ; T7    ; 3        ; 13           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; T5    ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; R14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; T6    ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; N2    ; 2        ; 0            ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; R6    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; T14   ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; N1    ; 2        ; 0            ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; B13   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; A13   ; 7        ; 30           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; A12   ; 7        ; 25           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; B11   ; 7        ; 25           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; A11   ; 7        ; 25           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_HS        ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; B10   ; 7        ; 21           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; A10   ; 7        ; 21           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; A9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; C8    ; 8        ; 13           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_VS        ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+------------------------------------------------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                       ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+------------------------------------------------------------+---------------------+
; CMOS1_SDA   ; F13   ; 6        ; 34           ; 17           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1|reg_sdat ; -                   ;
; CMOS2_SDA   ; D8    ; 8        ; 13           ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|reg_sdat ; -                   ;
; DRAM_DQ[0]  ; R5    ; 3        ; 9            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u6|command:command1|OE (inverted)      ; -                   ;
; DRAM_DQ[10] ; R12   ; 4        ; 23           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u6|command:command1|OE (inverted)      ; -                   ;
; DRAM_DQ[11] ; T12   ; 4        ; 25           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u6|command:command1|OE (inverted)      ; -                   ;
; DRAM_DQ[12] ; T10   ; 4        ; 21           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u6|command:command1|OE (inverted)      ; -                   ;
; DRAM_DQ[13] ; R10   ; 4        ; 21           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u6|command:command1|OE (inverted)      ; -                   ;
; DRAM_DQ[14] ; T11   ; 4        ; 23           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u6|command:command1|OE (inverted)      ; -                   ;
; DRAM_DQ[15] ; R11   ; 4        ; 23           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u6|command:command1|OE (inverted)      ; -                   ;
; DRAM_DQ[1]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u6|command:command1|OE (inverted)      ; -                   ;
; DRAM_DQ[2]  ; T3    ; 3        ; 1            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u6|command:command1|OE (inverted)      ; -                   ;
; DRAM_DQ[3]  ; R3    ; 3        ; 1            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u6|command:command1|OE (inverted)      ; -                   ;
; DRAM_DQ[4]  ; T2    ; 3        ; 3            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u6|command:command1|OE (inverted)      ; -                   ;
; DRAM_DQ[5]  ; R1    ; 2        ; 0            ; 5            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u6|command:command1|OE (inverted)      ; -                   ;
; DRAM_DQ[6]  ; P2    ; 2        ; 0            ; 4            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u6|command:command1|OE (inverted)      ; -                   ;
; DRAM_DQ[7]  ; P1    ; 2        ; 0            ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u6|command:command1|OE (inverted)      ; -                   ;
; DRAM_DQ[8]  ; R13   ; 4        ; 28           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u6|command:command1|OE (inverted)      ; -                   ;
; DRAM_DQ[9]  ; T13   ; 4        ; 28           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u6|command:command1|OE (inverted)      ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; CMOS1_D[1]              ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; CMOS2_D[4]              ; Dual Purpose Pin          ;
; E7       ; DATA5                       ; Use as regular IO        ; CMOS2_D[7]              ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % )  ; 3.3V          ; --           ;
; 2        ; 5 / 19 ( 26 % )  ; 3.3V          ; --           ;
; 3        ; 13 / 26 ( 50 % ) ; 3.3V          ; --           ;
; 4        ; 15 / 27 ( 56 % ) ; 3.3V          ; --           ;
; 5        ; 15 / 25 ( 60 % ) ; 3.3V          ; --           ;
; 6        ; 10 / 14 ( 71 % ) ; 3.3V          ; --           ;
; 7        ; 23 / 26 ( 88 % ) ; 3.3V          ; --           ;
; 8        ; 5 / 26 ( 19 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; VGA_R[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; VGA_R[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 161        ; 7        ; VGA_G[5]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; VGA_G[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; VGA_G[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 155        ; 7        ; VGA_B[4]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; VGA_B[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; VGA_R[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 169        ; 7        ; VGA_R[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; VGA_G[4]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; VGA_G[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; VGA_G[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; VGA_B[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; VGA_B[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; VGA_R[4]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 172        ; 7        ; CMOS2_HREF                                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; CMOS2_RESET                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; VGA_B[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; VGA_HS                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; CMOS2_SDA                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 173        ; 7        ; CMOS2_D[6]                                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; CMOS2_D[2]                                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 152        ; 7        ; CMOS2_D[3]                                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; CMOS2_PCLK                                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 144        ; 6        ; VGA_VS                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; CLOCK_50                                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; CMOS2_D[7]                                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 181        ; 8        ; CMOS2_D[4]                                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 174        ; 7        ; CMOS2_D[0]                                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 158        ; 7        ; CMOS2_D[1]                                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; RST_N                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; CMOS2_SCL                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; CMOS2_D[5]                                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 164        ; 7        ; CMOS2_VSYNC                                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; CMOS1_SDA                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 142        ; 6        ; CMOS1_D[7]                                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; CMOS1_D[6]                                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; CMOS1_D[1]                                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; CMOS1_D[2]                                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 123        ; 5        ; CMOS1_D[4]                                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; CMOS1_D[5]                                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; CMOS1_SCL                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; K10      ; 87         ; 4        ; CMOS1_D[3]                                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; CMOS1_D[0]                                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; CMOS1_VSYNC                                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 114        ; 5        ; CMOS1_HREF                                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 113        ; 5        ; CMOS1_PCLK                                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 116        ; 5        ; DRAM_ADDR[5]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; DRAM_ADDR[4]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; DRAM_WE_N                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 37         ; 2        ; DRAM_LDQM                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; CMOS1_RESET                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 112        ; 5        ; DRAM_ADDR[7]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; DRAM_ADDR[6]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; DRAM_DQ[7]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 43         ; 2        ; DRAM_DQ[6]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; DRAM_ADDR[1]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; DRAM_ADDR[9]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; DRAM_ADDR[8]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; DRAM_DQ[5]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; DRAM_DQ[3]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 53         ; 3        ; DRAM_CLK                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 61         ; 3        ; DRAM_DQ[0]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 63         ; 3        ; DRAM_RAS_N                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 66         ; 3        ; DRAM_BA_0                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 72         ; 3        ; DRAM_ADDR[10]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 74         ; 4        ; DRAM_ADDR[3]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 80         ; 4        ; DRAM_DQ[13]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 83         ; 4        ; DRAM_DQ[15]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 85         ; 4        ; DRAM_DQ[10]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 91         ; 4        ; DRAM_DQ[8]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 97         ; 4        ; DRAM_CKE                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; DRAM_ADDR[11]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; DRAM_DQ[4]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 48         ; 3        ; DRAM_DQ[2]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 54         ; 3        ; DRAM_DQ[1]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 62         ; 3        ; DRAM_CAS_N                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 64         ; 3        ; DRAM_CS_N                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 67         ; 3        ; DRAM_BA_1                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 73         ; 3        ; DRAM_ADDR[0]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 75         ; 4        ; DRAM_ADDR[2]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 81         ; 4        ; DRAM_DQ[12]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 84         ; 4        ; DRAM_DQ[14]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 86         ; 4        ; DRAM_DQ[11]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 92         ; 4        ; DRAM_DQ[9]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 95         ; 4        ; DRAM_UDQM                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                   ;
+-------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Name                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1 ; clock_pll:u_clock_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|pll1 ;
+-------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; SDC pin name                  ; u6|sdram_pll1|altpll_component|auto_generated|pll1                                                       ; u_clock_pll|altpll_component|auto_generated|pll1                                   ;
; PLL mode                      ; Normal                                                                                                   ; Normal                                                                             ;
; Compensate clock              ; clock0                                                                                                   ; clock0                                                                             ;
; Compensated input/output pins ; --                                                                                                       ; --                                                                                 ;
; Switchover type               ; --                                                                                                       ; --                                                                                 ;
; Input frequency 0             ; 50.0 MHz                                                                                                 ; 50.0 MHz                                                                           ;
; Input frequency 1             ; --                                                                                                       ; --                                                                                 ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                 ; 50.0 MHz                                                                           ;
; Nominal VCO frequency         ; 500.0 MHz                                                                                                ; 599.9 MHz                                                                          ;
; VCO post scale K counter      ; 2                                                                                                        ; 2                                                                                  ;
; VCO frequency control         ; Auto                                                                                                     ; Auto                                                                               ;
; VCO phase shift step          ; 250 ps                                                                                                   ; 208 ps                                                                             ;
; VCO multiply                  ; --                                                                                                       ; --                                                                                 ;
; VCO divide                    ; --                                                                                                       ; --                                                                                 ;
; Freq min lock                 ; 30.0 MHz                                                                                                 ; 25.0 MHz                                                                           ;
; Freq max lock                 ; 65.02 MHz                                                                                                ; 54.18 MHz                                                                          ;
; M VCO Tap                     ; 4                                                                                                        ; 0                                                                                  ;
; M Initial                     ; 2                                                                                                        ; 1                                                                                  ;
; M value                       ; 10                                                                                                       ; 12                                                                                 ;
; N value                       ; 1                                                                                                        ; 1                                                                                  ;
; Charge pump current           ; setting 1                                                                                                ; setting 1                                                                          ;
; Loop filter resistance        ; setting 27                                                                                               ; setting 27                                                                         ;
; Loop filter capacitance       ; setting 0                                                                                                ; setting 0                                                                          ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                                                     ; 680 kHz to 980 kHz                                                                 ;
; Bandwidth type                ; Medium                                                                                                   ; Medium                                                                             ;
; Real time reconfigurable      ; Off                                                                                                      ; Off                                                                                ;
; Scan chain MIF file           ; --                                                                                                       ; --                                                                                 ;
; Preserve PLL counter order    ; Off                                                                                                      ; Off                                                                                ;
; PLL location                  ; PLL_1                                                                                                    ; PLL_2                                                                              ;
; Inclk0 signal                 ; CLOCK_50                                                                                                 ; CLOCK_50                                                                           ;
; Inclk1 signal                 ; --                                                                                                       ; --                                                                                 ;
; Inclk0 signal type            ; Dedicated Pin                                                                                            ; Global Clock                                                                       ;
; Inclk1 signal type            ; --                                                                                                       ; --                                                                                 ;
+-------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------+
; Name                                                                                                                 ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift     ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                              ;
+----------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)        ; 9.00 (250 ps)    ; 50/50      ; C1      ; 5             ; 3/2 Odd    ; --            ; 2       ; 4       ; u6|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -108 (-3000 ps) ; 9.00 (250 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; u6|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; clock_pll:u_clock_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_pll1_clk[0]                       ; clock0       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)        ; 1.88 (208 ps)    ; 50/50      ; C0      ; 24            ; 12/12 Even ; --            ; 1       ; 0       ; u_clock_pll|altpll_component|auto_generated|pll1|clk[0]   ;
; clock_pll:u_clock_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_pll1_clk[1]                       ; clock1       ; 12   ; 25  ; 24.0 MHz         ; 0 (0 ps)        ; 1.80 (208 ps)    ; 50/50      ; C1      ; 25            ; 13/12 Odd  ; --            ; 1       ; 0       ; u_clock_pll|altpll_component|auto_generated|pll1|clk[1]   ;
+----------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ov5640_pip                                      ; 2105 (21)   ; 987 (6)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 86   ; 0            ; 1118 (15)    ; 330 (5)           ; 657 (0)          ; |ov5640_pip                                                                                                                                                   ;              ;
;    |CMOS_Capture:u1_CMOS_Capture|                ; 37 (37)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 16 (16)           ; 16 (16)          ; |ov5640_pip|CMOS_Capture:u1_CMOS_Capture                                                                                                                      ;              ;
;    |CMOS_Capture:u2_CMOS_Capture|                ; 42 (42)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 21 (21)           ; 11 (11)          ; |ov5640_pip|CMOS_Capture:u2_CMOS_Capture                                                                                                                      ;              ;
;    |Reset_Delay:u2|                              ; 33 (33)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 25 (25)          ; |ov5640_pip|Reset_Delay:u2                                                                                                                                    ;              ;
;    |Sdram_Control_4Port:u6|                      ; 993 (236)   ; 741 (138)                 ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 251 (97)     ; 287 (22)          ; 455 (118)        ; |ov5640_pip|Sdram_Control_4Port:u6                                                                                                                            ;              ;
;       |Sdram_FIFO:read_fifo1|                    ; 152 (0)     ; 125 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 62 (0)            ; 63 (0)           ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1                                                                                                      ;              ;
;          |dcfifo:dcfifo_component|               ; 152 (0)     ; 125 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 62 (0)            ; 63 (0)           ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                              ;              ;
;             |dcfifo_7bo1:auto_generated|         ; 152 (44)    ; 125 (33)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (9)       ; 62 (27)           ; 63 (6)           ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated                                                   ;              ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                   ;              ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                   ;              ;
;                |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p                       ;              ;
;                |a_graycounter_677:rdptr_g1p|     ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 15 (15)          ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p                       ;              ;
;                |alt_synch_pipe_sld:rs_dgwp|      ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp                        ;              ;
;                   |dffpipe_se9:dffpipe13|        ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13  ;              ;
;                |alt_synch_pipe_tld:ws_dgrp|      ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (0)            ; 3 (0)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp                        ;              ;
;                   |dffpipe_te9:dffpipe16|        ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 3 (3)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16  ;              ;
;                |altsyncram_6i51:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram                          ;              ;
;                |cmpr_o76:rdempty_eq_comp|        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:rdempty_eq_comp                          ;              ;
;                |cmpr_o76:wrfull_eq_comp|         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:wrfull_eq_comp                           ;              ;
;                |dffpipe_re9:ws_brp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_brp                                ;              ;
;                |dffpipe_re9:ws_bwp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_bwp                                ;              ;
;       |Sdram_FIFO:read_fifo2|                    ; 154 (0)     ; 125 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 59 (0)            ; 66 (0)           ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2                                                                                                      ;              ;
;          |dcfifo:dcfifo_component|               ; 154 (0)     ; 125 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 59 (0)            ; 66 (0)           ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                              ;              ;
;             |dcfifo_7bo1:auto_generated|         ; 154 (50)    ; 125 (33)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (9)       ; 59 (28)           ; 66 (11)          ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated                                                   ;              ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                   ;              ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                   ;              ;
;                |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p                       ;              ;
;                |a_graycounter_677:rdptr_g1p|     ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p                       ;              ;
;                |alt_synch_pipe_sld:rs_dgwp|      ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp                        ;              ;
;                   |dffpipe_se9:dffpipe13|        ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13  ;              ;
;                |alt_synch_pipe_tld:ws_dgrp|      ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 7 (0)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp                        ;              ;
;                   |dffpipe_te9:dffpipe16|        ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 7 (7)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16  ;              ;
;                |altsyncram_6i51:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram                          ;              ;
;                |cmpr_o76:rdempty_eq_comp|        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:rdempty_eq_comp                          ;              ;
;                |cmpr_o76:wrfull_eq_comp|         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:wrfull_eq_comp                           ;              ;
;                |dffpipe_re9:ws_brp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_brp                                ;              ;
;                |dffpipe_re9:ws_bwp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_bwp                                ;              ;
;       |Sdram_FIFO:write_fifo1|                   ; 154 (0)     ; 125 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 63 (0)            ; 62 (0)           ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1                                                                                                     ;              ;
;          |dcfifo:dcfifo_component|               ; 154 (0)     ; 125 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 63 (0)            ; 62 (0)           ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                             ;              ;
;             |dcfifo_7bo1:auto_generated|         ; 154 (45)    ; 125 (33)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (10)      ; 63 (26)           ; 62 (5)           ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated                                                  ;              ;
;                |a_gray2bin_7ib:rdptr_g_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                  ;              ;
;                |a_gray2bin_7ib:rs_dgwp_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                  ;              ;
;                |a_graycounter_2lc:wrptr_g1p|     ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 17 (17)          ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ;              ;
;                |a_graycounter_677:rdptr_g1p|     ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 17 (17)          ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p                      ;              ;
;                |alt_synch_pipe_sld:rs_dgwp|      ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 4 (0)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp                       ;              ;
;                   |dffpipe_se9:dffpipe13|        ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 4 (4)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13 ;              ;
;                |alt_synch_pipe_tld:ws_dgrp|      ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp                       ;              ;
;                   |dffpipe_te9:dffpipe16|        ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16 ;              ;
;                |altsyncram_6i51:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram                         ;              ;
;                |cmpr_o76:rdempty_eq_comp|        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:rdempty_eq_comp                         ;              ;
;                |cmpr_o76:wrfull_eq_comp|         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:wrfull_eq_comp                          ;              ;
;                |dffpipe_re9:rs_brp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_brp                               ;              ;
;                |dffpipe_re9:rs_bwp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 7 (7)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_bwp                               ;              ;
;       |Sdram_FIFO:write_fifo2|                   ; 154 (0)     ; 125 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 63 (0)            ; 62 (0)           ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2                                                                                                     ;              ;
;          |dcfifo:dcfifo_component|               ; 154 (0)     ; 125 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 63 (0)            ; 62 (0)           ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                             ;              ;
;             |dcfifo_7bo1:auto_generated|         ; 154 (45)    ; 125 (33)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (9)       ; 63 (29)           ; 62 (6)           ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated                                                  ;              ;
;                |a_gray2bin_7ib:rdptr_g_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                  ;              ;
;                |a_gray2bin_7ib:rs_dgwp_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                  ;              ;
;                |a_graycounter_2lc:wrptr_g1p|     ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 15 (15)          ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ;              ;
;                |a_graycounter_677:rdptr_g1p|     ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p                      ;              ;
;                |alt_synch_pipe_sld:rs_dgwp|      ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (0)            ; 3 (0)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp                       ;              ;
;                   |dffpipe_se9:dffpipe13|        ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 3 (3)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13 ;              ;
;                |alt_synch_pipe_tld:ws_dgrp|      ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 7 (0)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp                       ;              ;
;                   |dffpipe_te9:dffpipe16|        ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 7 (7)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16 ;              ;
;                |altsyncram_6i51:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram                         ;              ;
;                |cmpr_o76:rdempty_eq_comp|        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:rdempty_eq_comp                         ;              ;
;                |cmpr_o76:wrfull_eq_comp|         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:wrfull_eq_comp                          ;              ;
;                |dffpipe_re9:rs_brp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_brp                               ;              ;
;                |dffpipe_re9:rs_bwp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_bwp                               ;              ;
;       |Sdram_PLL:sdram_pll1|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1                                                                                                       ;              ;
;          |altpll:altpll_component|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                               ;              ;
;             |Sdram_PLL_altpll:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated                                               ;              ;
;       |command:command1|                         ; 63 (63)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 3 (3)             ; 45 (45)          ; |ov5640_pip|Sdram_Control_4Port:u6|command:command1                                                                                                           ;              ;
;       |control_interface:control1|               ; 80 (80)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 15 (15)           ; 40 (40)          ; |ov5640_pip|Sdram_Control_4Port:u6|control_interface:control1                                                                                                 ;              ;
;    |VGA_Controller:u1|                           ; 77 (77)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 1 (1)             ; 40 (40)          ; |ov5640_pip|VGA_Controller:u1                                                                                                                                 ;              ;
;    |clock_pll:u_clock_pll|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|clock_pll:u_clock_pll                                                                                                                             ;              ;
;       |altpll:altpll_component|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|clock_pll:u_clock_pll|altpll:altpll_component                                                                                                     ;              ;
;          |clock_pll_altpll:auto_generated|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_pip|clock_pll:u_clock_pll|altpll:altpll_component|clock_pll_altpll:auto_generated                                                                     ;              ;
;    |cmos1_reg_config:cmos1_reg_config_inst|      ; 461 (424)   ; 63 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 398 (370)    ; 0 (0)             ; 63 (54)          ; |ov5640_pip|cmos1_reg_config:cmos1_reg_config_inst                                                                                                            ;              ;
;       |i2c_com:u1|                               ; 37 (37)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 9 (9)            ; |ov5640_pip|cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1                                                                                                 ;              ;
;    |cmos2_reg_config:cmos2_reg_config_inst|      ; 442 (404)   ; 47 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 395 (366)    ; 0 (0)             ; 47 (38)          ; |ov5640_pip|cmos2_reg_config:cmos2_reg_config_inst                                                                                                            ;              ;
;       |i2c_com:u1|                               ; 38 (38)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 9 (9)            ; |ov5640_pip|cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1                                                                                                 ;              ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_LDQM     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_UDQM     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_BA_0     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_BA_1     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_HS        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_VS        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CMOS1_SCL     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CMOS1_RESET   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CMOS2_SCL     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CMOS2_RESET   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[0]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[1]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[2]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[3]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[4]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[5]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[6]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[7]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DRAM_DQ[8]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[9]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[10]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[11]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[12]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[13]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DRAM_DQ[14]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DRAM_DQ[15]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS1_SDA     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CMOS2_SDA     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CLOCK_50      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RST_N         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CMOS1_VSYNC   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS2_VSYNC   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS1_PCLK    ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; CMOS2_PCLK    ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; CMOS1_D[0]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS1_HREF    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS2_D[0]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS2_HREF    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS1_D[1]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS2_D[1]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS1_D[2]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS2_D[2]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS1_D[3]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS2_D[3]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS1_D[4]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS2_D[4]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS1_D[5]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS2_D[5]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS1_D[6]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS2_D[6]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS1_D[7]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS2_D[7]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                  ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; DRAM_DQ[0]                                                                                                                                                           ;                   ;         ;
;      - Sdram_Control_4Port:u6|mDATAOUT[0]~feeder                                                                                                                     ; 0                 ; 6       ;
; DRAM_DQ[1]                                                                                                                                                           ;                   ;         ;
;      - Sdram_Control_4Port:u6|mDATAOUT[1]                                                                                                                            ; 0                 ; 6       ;
; DRAM_DQ[2]                                                                                                                                                           ;                   ;         ;
;      - Sdram_Control_4Port:u6|mDATAOUT[2]~feeder                                                                                                                     ; 0                 ; 6       ;
; DRAM_DQ[3]                                                                                                                                                           ;                   ;         ;
;      - Sdram_Control_4Port:u6|mDATAOUT[3]~feeder                                                                                                                     ; 0                 ; 6       ;
; DRAM_DQ[4]                                                                                                                                                           ;                   ;         ;
;      - Sdram_Control_4Port:u6|mDATAOUT[4]                                                                                                                            ; 0                 ; 6       ;
; DRAM_DQ[5]                                                                                                                                                           ;                   ;         ;
;      - Sdram_Control_4Port:u6|mDATAOUT[5]~feeder                                                                                                                     ; 0                 ; 6       ;
; DRAM_DQ[6]                                                                                                                                                           ;                   ;         ;
;      - Sdram_Control_4Port:u6|mDATAOUT[6]                                                                                                                            ; 0                 ; 6       ;
; DRAM_DQ[7]                                                                                                                                                           ;                   ;         ;
;      - Sdram_Control_4Port:u6|mDATAOUT[7]~feeder                                                                                                                     ; 1                 ; 6       ;
; DRAM_DQ[8]                                                                                                                                                           ;                   ;         ;
;      - Sdram_Control_4Port:u6|mDATAOUT[8]~feeder                                                                                                                     ; 0                 ; 6       ;
; DRAM_DQ[9]                                                                                                                                                           ;                   ;         ;
;      - Sdram_Control_4Port:u6|mDATAOUT[9]                                                                                                                            ; 0                 ; 6       ;
; DRAM_DQ[10]                                                                                                                                                          ;                   ;         ;
;      - Sdram_Control_4Port:u6|mDATAOUT[10]~feeder                                                                                                                    ; 0                 ; 6       ;
; DRAM_DQ[11]                                                                                                                                                          ;                   ;         ;
;      - Sdram_Control_4Port:u6|mDATAOUT[11]~feeder                                                                                                                    ; 0                 ; 6       ;
; DRAM_DQ[12]                                                                                                                                                          ;                   ;         ;
;      - Sdram_Control_4Port:u6|mDATAOUT[12]~feeder                                                                                                                    ; 0                 ; 6       ;
; DRAM_DQ[13]                                                                                                                                                          ;                   ;         ;
;      - Sdram_Control_4Port:u6|mDATAOUT[13]~feeder                                                                                                                    ; 1                 ; 6       ;
; DRAM_DQ[14]                                                                                                                                                          ;                   ;         ;
;      - Sdram_Control_4Port:u6|mDATAOUT[14]~feeder                                                                                                                    ; 1                 ; 6       ;
; DRAM_DQ[15]                                                                                                                                                          ;                   ;         ;
;      - Sdram_Control_4Port:u6|mDATAOUT[15]~feeder                                                                                                                    ; 1                 ; 6       ;
; CMOS1_SDA                                                                                                                                                            ;                   ;         ;
; CMOS2_SDA                                                                                                                                                            ;                   ;         ;
; CLOCK_50                                                                                                                                                             ;                   ;         ;
; RST_N                                                                                                                                                                ;                   ;         ;
; CMOS1_VSYNC                                                                                                                                                          ;                   ;         ;
;      - COMS1_VSYNC_REG1                                                                                                                                              ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[5]~0                                                                                                                  ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|byte_state~0                                                                                                                     ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Frame_valid~0                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|mCMOS_VSYNC~0                                                                                                                    ; 0                 ; 6       ;
; CMOS2_VSYNC                                                                                                                                                          ;                   ;         ;
;      - COMS2_VSYNC_REG1                                                                                                                                              ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[13]~0                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|byte_state~0                                                                                                                     ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Frame_valid~0                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC~0                                                                                                                    ; 0                 ; 6       ;
; CMOS1_PCLK                                                                                                                                                           ;                   ;         ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                        ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[10]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[9]                                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[8]                                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[7]                                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[6]                                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[5]                                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[4]                                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[3]                                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[2]                                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[1]                                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[0]                                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a0                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a9                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]  ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[0]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[1]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[2]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[3]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[4]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[5]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[6]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[7]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                   ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                   ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[12]                                                                                                                   ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[13]                                                                                                                   ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[14]                                                                                                                   ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[15]                                                                                                                   ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                       ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                      ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]  ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[10]                                          ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[9]                                           ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[8]                                           ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[7]                                           ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[6]                                           ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[5]                                           ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[4]                                           ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[3]                                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[2]                                           ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[1]                                           ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[0]                                           ; 1                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|mCMOS_VSYNC                                                                                                                      ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                    ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; 0                 ; 0       ;
; CMOS2_PCLK                                                                                                                                                           ;                   ;         ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                        ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[10]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[9]                                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[8]                                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[7]                                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[6]                                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[5]                                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[4]                                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[3]                                                   ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[2]                                                   ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[1]                                                   ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[0]                                                   ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a0                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a9                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10] ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]  ; 1                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[0]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[1]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[2]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[3]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[4]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[5]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[6]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[7]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[8]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[9]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                   ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                   ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[12]                                                                                                                   ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[13]                                                                                                                   ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]                                                                                                                   ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[15]                                                                                                                   ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                       ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                      ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10] ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]  ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[10]                                          ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[9]                                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[8]                                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[7]                                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[6]                                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[5]                                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[4]                                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[3]                                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[2]                                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[1]                                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[0]                                           ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                      ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; 1                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                    ; 0                 ; 0       ;
;      - CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                    ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; 1                 ; 0       ;
; CMOS1_D[0]                                                                                                                                                           ;                   ;         ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[0]~feeder                                                                                                             ; 0                 ; 6       ;
; CMOS1_HREF                                                                                                                                                           ;                   ;         ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[5]~0                                                                                                                  ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|byte_state~0                                                                                                                     ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                                                 ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                                                 ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                                                 ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                                                 ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                                                 ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                                                 ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                                                 ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                                                 ; 1                 ; 6       ;
; CMOS2_D[0]                                                                                                                                                           ;                   ;         ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[0]                                                                                                                    ; 1                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                                                 ; 1                 ; 6       ;
; CMOS2_HREF                                                                                                                                                           ;                   ;         ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[13]~0                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|byte_state~0                                                                                                                     ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                                                 ; 0                 ; 6       ;
; CMOS1_D[1]                                                                                                                                                           ;                   ;         ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[1]~feeder                                                                                                             ; 0                 ; 6       ;
; CMOS2_D[1]                                                                                                                                                           ;                   ;         ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                                                 ; 1                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[1]~feeder                                                                                                             ; 1                 ; 6       ;
; CMOS1_D[2]                                                                                                                                                           ;                   ;         ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[2]                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                                                 ; 0                 ; 6       ;
; CMOS2_D[2]                                                                                                                                                           ;                   ;         ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[2]~feeder                                                                                                             ; 0                 ; 6       ;
; CMOS1_D[3]                                                                                                                                                           ;                   ;         ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[3]~feeder                                                                                                             ; 0                 ; 6       ;
; CMOS2_D[3]                                                                                                                                                           ;                   ;         ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                                                 ; 1                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[3]~feeder                                                                                                             ; 1                 ; 6       ;
; CMOS1_D[4]                                                                                                                                                           ;                   ;         ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[4]                                                                                                                    ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                                                 ; 1                 ; 6       ;
; CMOS2_D[4]                                                                                                                                                           ;                   ;         ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[4]~feeder                                                                                                             ; 0                 ; 6       ;
; CMOS1_D[5]                                                                                                                                                           ;                   ;         ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[5]~feeder                                                                                                             ; 0                 ; 6       ;
; CMOS2_D[5]                                                                                                                                                           ;                   ;         ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[5]                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                                                 ; 0                 ; 6       ;
; CMOS1_D[6]                                                                                                                                                           ;                   ;         ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[6]                                                                                                                    ; 0                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                                                 ; 0                 ; 6       ;
; CMOS2_D[6]                                                                                                                                                           ;                   ;         ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                                                 ; 1                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[6]~feeder                                                                                                             ; 1                 ; 6       ;
; CMOS1_D[7]                                                                                                                                                           ;                   ;         ;
;      - CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[7]                                                                                                                    ; 1                 ; 6       ;
;      - CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                                                 ; 1                 ; 6       ;
; CMOS2_D[7]                                                                                                                                                           ;                   ;         ;
;      - CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[7]~feeder                                                                                                             ; 0                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                 ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                             ; PIN_E1             ; 26      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; CLOCK_50                                                                                                             ; PIN_E1             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CMOS1_PCLK                                                                                                           ; PIN_L14            ; 93      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CMOS2_PCLK                                                                                                           ; PIN_D14            ; 93      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[5]~0                                                                         ; LCCOMB_X33_Y9_N2   ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[13]~0                                                                        ; LCCOMB_X28_Y23_N20 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Equal0~0                                                                                                             ; LCCOMB_X33_Y12_N28 ; 127     ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; Equal1~0                                                                                                             ; LCCOMB_X30_Y19_N14 ; 127     ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; Equal2~0                                                                                                             ; LCCOMB_X32_Y15_N26 ; 128     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; RST_N                                                                                                                ; PIN_E15            ; 32      ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; Reset_Delay:u2|Equal0~7                                                                                              ; LCCOMB_X18_Y13_N12 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reset_Delay:u2|oRST_0                                                                                                ; FF_X1_Y11_N5       ; 191     ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; Reset_Delay:u2|oRST_1                                                                                                ; FF_X18_Y13_N7      ; 69      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Reset_Delay:u2|oRST_3                                                                                                ; FF_X18_Y13_N5      ; 42      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|CMD[0]~0                                                                                      ; LCCOMB_X24_Y16_N16 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|valid_rdreq~0        ; LCCOMB_X30_Y12_N0  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|valid_wrreq~1        ; LCCOMB_X31_Y14_N0  ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|valid_rdreq~4        ; LCCOMB_X26_Y6_N16  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|valid_wrreq~1        ; LCCOMB_X23_Y7_N24  ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|valid_rdreq~1       ; LCCOMB_X29_Y7_N0   ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|valid_wrreq~0       ; LCCOMB_X32_Y7_N2   ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|valid_rdreq~1       ; LCCOMB_X30_Y19_N28 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|valid_wrreq~0       ; LCCOMB_X32_Y21_N28 ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 541     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; Sdram_Control_4Port:u6|command:command1|OE                                                                           ; FF_X24_Y12_N19     ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|command:command1|rp_done~2                                                                    ; LCCOMB_X26_Y17_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|control_interface:control1|INIT_REQ                                                           ; FF_X26_Y16_N25     ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|control_interface:control1|LessThan0~3                                                        ; LCCOMB_X28_Y17_N6  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ~1                                                          ; LCCOMB_X28_Y17_N18 ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|mRD~3                                                                                         ; LCCOMB_X29_Y15_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|mRD~6                                                                                         ; LCCOMB_X29_Y15_N22 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|mWR~1                                                                                         ; LCCOMB_X29_Y15_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|rRD1_ADDR[20]~19                                                                              ; LCCOMB_X25_Y15_N0  ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|rRD1_ADDR[20]~20                                                                              ; LCCOMB_X32_Y15_N10 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|rRD2_ADDR[9]~19                                                                               ; LCCOMB_X25_Y14_N30 ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|rRD2_ADDR[9]~20                                                                               ; LCCOMB_X1_Y11_N6   ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|rWR1_ADDR[15]~20                                                                              ; LCCOMB_X26_Y13_N20 ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|rWR1_ADDR[15]~21                                                                              ; LCCOMB_X33_Y15_N12 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|rWR2_ADDR[19]~20                                                                              ; LCCOMB_X28_Y16_N30 ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u6|rWR2_ADDR[19]~21                                                                              ; LCCOMB_X30_Y19_N18 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; VGA_Controller:u1|Equal0~4                                                                                           ; LCCOMB_X30_Y11_N20 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; VGA_Controller:u1|LessThan6~1                                                                                        ; LCCOMB_X31_Y9_N24  ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; VGA_Controller:u1|LessThan8~2                                                                                        ; LCCOMB_X25_Y10_N2  ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; VGA_Controller:u1|always0~1                                                                                          ; LCCOMB_X30_Y11_N26 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clock_pll:u_clock_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_pll1_clk[0]                       ; PLL_2              ; 141     ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; clock_pll:u_clock_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_pll1_clk[1]                       ; PLL_2              ; 18      ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; cmos1_reg_config:cmos1_reg_config_inst|LessThan0~4                                                                   ; LCCOMB_X21_Y13_N6  ; 18      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; cmos1_reg_config:cmos1_reg_config_inst|clock_20k                                                                     ; FF_X18_Y13_N25     ; 46      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1|cyc_count[2]~13                                                    ; LCCOMB_X19_Y11_N18 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_data[22]~3                                                                ; LCCOMB_X17_Y10_N22 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_data[22]~4                                                                ; LCCOMB_X18_Y13_N30 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmos1_reg_config:cmos1_reg_config_inst|reg_index[8]                                                                  ; FF_X17_Y10_N21     ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cmos1_reg_config:cmos1_reg_config_inst|reg_index[8]~24                                                               ; LCCOMB_X17_Y10_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmos1_reg_config:cmos1_reg_config_inst|start                                                                         ; FF_X18_Y11_N11     ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cmos2_reg_config:cmos2_reg_config_inst|clock_20k                                                                     ; FF_X18_Y13_N21     ; 46      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|cyc_count[0]~13                                                    ; LCCOMB_X18_Y16_N4  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_data[22]~0                                                                ; LCCOMB_X19_Y15_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_data[22]~3                                                                ; LCCOMB_X17_Y17_N0  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmos2_reg_config:cmos2_reg_config_inst|reg_index[8]                                                                  ; FF_X17_Y17_N25     ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cmos2_reg_config:cmos2_reg_config_inst|reg_index[8]~0                                                                ; LCCOMB_X17_Y17_N4  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmos2_reg_config:cmos2_reg_config_inst|start                                                                         ; FF_X19_Y15_N11     ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                 ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                             ; PIN_E1             ; 26      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; Equal0~0                                                                                                             ; LCCOMB_X33_Y12_N28 ; 127     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; Equal1~0                                                                                                             ; LCCOMB_X30_Y19_N14 ; 127     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; RST_N                                                                                                                ; PIN_E15            ; 32      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; Reset_Delay:u2|oRST_0                                                                                                ; FF_X1_Y11_N5       ; 191     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 541     ; 16                                   ; Global Clock         ; GCLK4            ; --                        ;
; clock_pll:u_clock_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_pll1_clk[0]                       ; PLL_2              ; 141     ; 3                                    ; Global Clock         ; GCLK8            ; --                        ;
; clock_pll:u_clock_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_pll1_clk[1]                       ; PLL_2              ; 18      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; cmos1_reg_config:cmos1_reg_config_inst|clock_20k                                                                     ; FF_X18_Y13_N25     ; 46      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; cmos2_reg_config:cmos2_reg_config_inst|clock_20k                                                                     ; FF_X18_Y13_N21     ; 46      ; 13                                   ; Global Clock         ; GCLK1            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                          ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cmos2_reg_config:cmos2_reg_config_inst|reg_index[0]                                                                                                           ; 174     ;
; cmos2_reg_config:cmos2_reg_config_inst|reg_index[1]                                                                                                           ; 172     ;
; cmos1_reg_config:cmos1_reg_config_inst|reg_index[0]                                                                                                           ; 172     ;
; cmos1_reg_config:cmos1_reg_config_inst|reg_index[1]                                                                                                           ; 170     ;
; cmos1_reg_config:cmos1_reg_config_inst|reg_index[2]                                                                                                           ; 167     ;
; cmos2_reg_config:cmos2_reg_config_inst|reg_index[2]                                                                                                           ; 161     ;
; cmos1_reg_config:cmos1_reg_config_inst|reg_index[5]                                                                                                           ; 143     ;
; cmos2_reg_config:cmos2_reg_config_inst|reg_index[5]                                                                                                           ; 142     ;
; cmos1_reg_config:cmos1_reg_config_inst|reg_index[7]                                                                                                           ; 137     ;
; cmos2_reg_config:cmos2_reg_config_inst|reg_index[3]                                                                                                           ; 132     ;
; cmos2_reg_config:cmos2_reg_config_inst|reg_index[7]                                                                                                           ; 131     ;
; cmos1_reg_config:cmos1_reg_config_inst|reg_index[3]                                                                                                           ; 130     ;
; Equal2~0                                                                                                                                                      ; 128     ;
; cmos1_reg_config:cmos1_reg_config_inst|reg_index[4]                                                                                                           ; 122     ;
; cmos2_reg_config:cmos2_reg_config_inst|reg_index[4]                                                                                                           ; 120     ;
; cmos1_reg_config:cmos1_reg_config_inst|reg_index[6]                                                                                                           ; 105     ;
; cmos2_reg_config:cmos2_reg_config_inst|reg_index[6]                                                                                                           ; 104     ;
; CMOS2_PCLK~input                                                                                                                                              ; 93      ;
; CMOS1_PCLK~input                                                                                                                                              ; 93      ;
; Reset_Delay:u2|oRST_1                                                                                                                                         ; 69      ;
; Reset_Delay:u2|oRST_3                                                                                                                                         ; 42      ;
; ~GND                                                                                                                                                          ; 40      ;
; Sdram_Control_4Port:u6|control_interface:control1|INIT_REQ                                                                                                    ; 26      ;
; cmos2_reg_config:cmos2_reg_config_inst|reg_index[8]                                                                                                           ; 25      ;
; cmos1_reg_config:cmos1_reg_config_inst|reg_index[8]                                                                                                           ; 25      ;
; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[13]~0                                                                                                                 ; 24      ;
; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[5]~0                                                                                                                  ; 24      ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_data[22]~3                                                                                                         ; 23      ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_data[22]~4                                                                                                         ; 23      ;
; Sdram_Control_4Port:u6|mADDR[16]~0                                                                                                                            ; 23      ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|valid_rdreq~1                                                ; 23      ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|valid_rdreq~1                                                ; 23      ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|valid_rdreq~0                                                 ; 23      ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|valid_wrreq~1                                                 ; 23      ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|valid_rdreq~4                                                 ; 23      ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|valid_wrreq~1                                                 ; 23      ;
; Sdram_Control_4Port:u6|mRD~5                                                                                                                                  ; 22      ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|valid_wrreq~0                                                ; 22      ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|valid_wrreq~0                                                ; 22      ;
; Reset_Delay:u2|Equal0~7                                                                                                                                       ; 21      ;
; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                             ; 20      ;
; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                              ; 20      ;
; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                             ; 19      ;
; VGA_Controller:u1|always0~1                                                                                                                                   ; 19      ;
; cmos1_reg_config:cmos1_reg_config_inst|LessThan0~4                                                                                                            ; 18      ;
; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                          ; 18      ;
; Sdram_Control_4Port:u6|Equal0~0                                                                                                                               ; 17      ;
; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ~1                                                                                                   ; 16      ;
; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                    ; 16      ;
; Pre_Read~4                                                                                                                                                    ; 16      ;
; VGA_Controller:u1|oVGA_R~1                                                                                                                                    ; 16      ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1|cyc_count[3]                                                                                                ; 16      ;
; Sdram_Control_4Port:u6|rRD1_ADDR[20]~20                                                                                                                       ; 15      ;
; Sdram_Control_4Port:u6|rRD1_ADDR[20]~19                                                                                                                       ; 15      ;
; Sdram_Control_4Port:u6|rWR2_ADDR[19]~21                                                                                                                       ; 15      ;
; Sdram_Control_4Port:u6|rWR2_ADDR[19]~20                                                                                                                       ; 15      ;
; Sdram_Control_4Port:u6|rRD2_ADDR[9]~20                                                                                                                        ; 15      ;
; Sdram_Control_4Port:u6|rRD2_ADDR[9]~19                                                                                                                        ; 15      ;
; Sdram_Control_4Port:u6|rWR1_ADDR[15]~21                                                                                                                       ; 15      ;
; Sdram_Control_4Port:u6|rWR1_ADDR[15]~20                                                                                                                       ; 15      ;
; Sdram_Control_4Port:u6|control_interface:control1|LessThan0~3                                                                                                 ; 15      ;
; Sdram_Control_4Port:u6|mRD~6                                                                                                                                  ; 15      ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|cyc_count[3]                                                                                                ; 15      ;
; Sdram_Control_4Port:u6|ST[0]                                                                                                                                  ; 14      ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1|cyc_count[0]                                                                                                ; 14      ;
; CMOS2_VSYNC~input                                                                                                                                             ; 13      ;
; CMOS1_VSYNC~input                                                                                                                                             ; 13      ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|cyc_count[0]                                                                                                ; 13      ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|cyc_count[2]                                                                                                ; 13      ;
; Sdram_Control_4Port:u6|command:command1|rw_flag~0                                                                                                             ; 12      ;
; Sdram_Control_4Port:u6|Equal6~0                                                                                                                               ; 12      ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|cyc_count[1]                                                                                                ; 12      ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1|cyc_count[1]                                                                                                ; 12      ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1|cyc_count[2]                                                                                                ; 12      ;
; VGA_Controller:u1|Equal0~4                                                                                                                                    ; 11      ;
; CMOS2_HREF~input                                                                                                                                              ; 10      ;
; CMOS1_HREF~input                                                                                                                                              ; 10      ;
; Sdram_Control_4Port:u6|command:command1|always0~5                                                                                                             ; 10      ;
; Sdram_Control_4Port:u6|ST[5]~3                                                                                                                                ; 10      ;
; VGA_Controller:u1|LessThan8~2                                                                                                                                 ; 10      ;
; VGA_Controller:u1|LessThan6~1                                                                                                                                 ; 10      ;
; Sdram_Control_4Port:u6|ST[1]~16                                                                                                                               ; 9       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; 9       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; 9       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; 9       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; 9       ;
; cmos2_reg_config:cmos2_reg_config_inst|reg_index[8]~0                                                                                                         ; 9       ;
; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                          ; 9       ;
; Sdram_Control_4Port:u6|Equal5~3                                                                                                                               ; 9       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                        ; 9       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                        ; 9       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                        ; 9       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                        ; 9       ;
; Sdram_Control_4Port:u6|ST[1]                                                                                                                                  ; 9       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|op_1~16                                                      ; 9       ;
; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                            ; 9       ;
; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                          ; 9       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; 8       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; 8       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; 8       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; 8       ;
; cmos1_reg_config:cmos1_reg_config_inst|reg_index[8]~24                                                                                                        ; 8       ;
; cmos2_reg_config:cmos2_reg_config_inst|start                                                                                                                  ; 8       ;
; cmos1_reg_config:cmos1_reg_config_inst|start                                                                                                                  ; 8       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                        ; 8       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                        ; 8       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                        ; 8       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                        ; 8       ;
; Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]                                                                                               ; 8       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|op_1~16                                                      ; 8       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; 7       ;
; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                      ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; 7       ;
; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                               ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; 7       ;
; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                               ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                        ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                        ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                        ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                        ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                        ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[3]                                                    ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[6]                                                    ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                        ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                        ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                        ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                        ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                        ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[3]                                                    ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[6]                                                    ; 7       ;
; Sdram_Control_4Port:u6|Equal5~2                                                                                                                               ; 7       ;
; Sdram_Control_4Port:u6|ST[2]                                                                                                                                  ; 7       ;
; Sdram_Control_4Port:u6|ST[8]                                                                                                                                  ; 7       ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|cyc_count[5]                                                                                                ; 7       ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|cyc_count[4]                                                                                                ; 7       ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1|cyc_count[5]                                                                                                ; 7       ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1|cyc_count[4]                                                                                                ; 7       ;
; VGA_Controller:u1|V_Cont[9]                                                                                                                                   ; 7       ;
; VGA_Controller:u1|H_Cont[9]                                                                                                                                   ; 7       ;
; VGA_Controller:u1|H_Cont[8]                                                                                                                                   ; 7       ;
; VGA_Controller:u1|H_Cont[7]                                                                                                                                   ; 7       ;
; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                    ; 6       ;
; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                    ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; 6       ;
; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                     ; 6       ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_data[22]~3                                                                                                         ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; 6       ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|cyc_count[0]~13                                                                                             ; 6       ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1|cyc_count[2]~13                                                                                             ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[2]                                                    ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[5]                                                    ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[8]                                                    ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[2]                                                    ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[5]                                                    ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[8]                                                    ; 6       ;
; Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]                                                                                               ; 6       ;
; Sdram_Control_4Port:u6|control_interface:control1|init_timer[3]                                                                                               ; 6       ;
; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                              ; 6       ;
; Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]                                                                                              ; 6       ;
; Reset_Delay:u2|Cont[20]                                                                                                                                       ; 6       ;
; Reset_Delay:u2|Cont[21]                                                                                                                                       ; 6       ;
; VGA_Controller:u1|H_Cont[6]                                                                                                                                   ; 6       ;
; VGA_Controller:u1|H_Cont[5]                                                                                                                                   ; 6       ;
; CMOS_Capture:u2_CMOS_Capture|Frame_valid~0                                                                                                                    ; 5       ;
; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                    ; 5       ;
; CMOS_Capture:u1_CMOS_Capture|Frame_valid~0                                                                                                                    ; 5       ;
; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                    ; 5       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr0~2                                                                                                              ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[3]                                                   ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[6]                                                   ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[3]                                                   ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[6]                                                   ; 5       ;
; Sdram_Control_4Port:u6|PM_STOP                                                                                                                                ; 5       ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|reg_sdat                                                                                                    ; 5       ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_data[22]~0                                                                                                         ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; 5       ;
; Sdram_Control_4Port:u6|Equal4~0                                                                                                                               ; 5       ;
; Sdram_Control_4Port:u6|mRD                                                                                                                                    ; 5       ;
; Reset_Delay:u2|Equal0~6                                                                                                                                       ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[0]                                                    ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[1]                                                    ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[4]                                                    ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[7]                                                    ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[9]                                                    ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[10]                                                   ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[0]                                                    ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[1]                                                    ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[4]                                                    ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[7]                                                    ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[9]                                                    ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[10]                                                   ; 5       ;
; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                             ; 5       ;
; Sdram_Control_4Port:u6|Read                                                                                                                                   ; 5       ;
; Sdram_Control_4Port:u6|Write                                                                                                                                  ; 5       ;
; Sdram_Control_4Port:u6|Equal7~0                                                                                                                               ; 5       ;
; Sdram_Control_4Port:u6|control_interface:control1|init_timer[8]                                                                                               ; 5       ;
; Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]                                                                                               ; 5       ;
; Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]                                                                                               ; 5       ;
; Sdram_Control_4Port:u6|control_interface:control1|init_timer[5]                                                                                               ; 5       ;
; VGA_Controller:u1|H_Cont[1]                                                                                                                                   ; 5       ;
; VGA_Controller:u1|V_Cont[1]                                                                                                                                   ; 5       ;
; VGA_Controller:u1|V_Cont[5]                                                                                                                                   ; 5       ;
; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                    ; 4       ;
; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                    ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|cntr_cout[5]~0                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~1                              ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|cntr_cout[5]~0                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~1                              ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; 4       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr0~0                                                                                                              ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|_~5                              ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|_~3                              ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|_~5                              ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|_~3                              ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; 4       ;
; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                               ; 4       ;
; Sdram_Control_4Port:u6|command:command1|rp_done~2                                                                                                             ; 4       ;
; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                               ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[0]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[3]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[1]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[2]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[5]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[4]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[7]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[6]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[8]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[0]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[3]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[1]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[2]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[5]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[4]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[7]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[6]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[8]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~1                               ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                               ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                           ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~1                               ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                               ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                           ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor4                          ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor4                          ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor7                          ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor7                          ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[2]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[3]  ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor4                         ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor4                         ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[5]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[6]  ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor7                         ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor7                         ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[8]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[9]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[10]                                                  ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[2]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[3]  ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor4                         ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor4                         ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[5]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[6]  ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor7                         ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor7                         ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[8]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[9]                                                   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[10]                                                  ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor4                          ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor4                          ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor7                          ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor7                          ; 4       ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1|reg_sdat                                                                                                    ; 4       ;
; cmos2_reg_config:cmos2_reg_config_inst|Decoder0~0                                                                                                             ; 4       ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|tr_end                                                                                                      ; 4       ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1|tr_end                                                                                                      ; 4       ;
; cmos1_reg_config:cmos1_reg_config_inst|config_step.10                                                                                                         ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|cntr_cout[5]~0                    ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|_~3                               ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                           ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|_~5                               ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|_~3                               ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                           ; 4       ;
; COMS2_VSYNC_REG1                                                                                                                                              ; 4       ;
; COMS1_VSYNC_REG1                                                                                                                                              ; 4       ;
; Sdram_Control_4Port:u6|Equal2~0                                                                                                                               ; 4       ;
; Sdram_Control_4Port:u6|mWR                                                                                                                                    ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                       ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                        ; 4       ;
; VGA_VSYNC_REG1                                                                                                                                                ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                       ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                        ; 4       ;
; Reset_Delay:u2|oRST_0                                                                                                                                         ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]   ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]   ; 4       ;
; Sdram_Control_4Port:u6|control_interface:control1|init_timer[6]                                                                                               ; 4       ;
; Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]                                                                                              ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|op_2~16                                                       ; 4       ;
; VGA_Controller:u1|H_Cont[3]                                                                                                                                   ; 4       ;
; VGA_Controller:u1|H_Cont[2]                                                                                                                                   ; 4       ;
; VGA_Controller:u1|oCoord_X[8]                                                                                                                                 ; 4       ;
; VGA_Controller:u1|V_Cont[3]                                                                                                                                   ; 4       ;
; VGA_Controller:u1|V_Cont[2]                                                                                                                                   ; 4       ;
; VGA_Controller:u1|V_Cont[8]                                                                                                                                   ; 4       ;
; VGA_Controller:u1|V_Cont[7]                                                                                                                                   ; 4       ;
; VGA_Controller:u1|V_Cont[6]                                                                                                                                   ; 4       ;
; VGA_Controller:u1|V_Cont[4]                                                                                                                                   ; 4       ;
; VGA_Controller:u1|H_Cont[4]                                                                                                                                   ; 4       ;
; Sdram_Control_4Port:u6|command:command1|REF_ACK~_wirecell                                                                                                     ; 3       ;
; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                    ; 3       ;
; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                    ; 3       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr18~0                                                                                                             ; 3       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr0~1                                                                                                              ; 3       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr0~0                                                                                                              ; 3       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr0~1                                                                                                              ; 3       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr14~0                                                                                                             ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; 3       ;
; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                       ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; 3       ;
; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                       ; 3       ;
; Sdram_Control_4Port:u6|command:command1|rp_done~1                                                                                                             ; 3       ;
; Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~1                                                                                                 ; 3       ;
; Sdram_Control_4Port:u6|control_interface:control1|LessThan1~0                                                                                                 ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[9]                                                   ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[10]                                                  ; 3       ;
; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                        ; 3       ;
; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                 ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[9]                                                   ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[10]                                                  ; 3       ;
; CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                        ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[0]                                                   ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[1]                                                   ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[2]  ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[4]                                                   ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[5]  ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[7]                                                   ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[8]  ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[9]  ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[10] ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[0]                                                   ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[1]                                                   ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[2]  ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[4]                                                   ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[5]  ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[7]                                                   ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[8]  ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[9]  ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[10] ; 3       ;
; Sdram_Control_4Port:u6|mWR~1                                                                                                                                  ; 3       ;
; Sdram_Control_4Port:u6|command:command1|always0~1                                                                                                             ; 3       ;
; cmos2_reg_config:cmos2_reg_config_inst|reg_conf_done_reg                                                                                                      ; 3       ;
; cmos2_reg_config:cmos2_reg_config_inst|LessThan1~0                                                                                                            ; 3       ;
; cmos2_reg_config:cmos2_reg_config_inst|config_step.01                                                                                                         ; 3       ;
; cmos2_reg_config:cmos2_reg_config_inst|config_step.10                                                                                                         ; 3       ;
; cmos1_reg_config:cmos1_reg_config_inst|Decoder0~0                                                                                                             ; 3       ;
; cmos1_reg_config:cmos1_reg_config_inst|LessThan1~0                                                                                                            ; 3       ;
; cmos1_reg_config:cmos1_reg_config_inst|reg_conf_done_reg                                                                                                      ; 3       ;
; cmos1_reg_config:cmos1_reg_config_inst|config_step.01                                                                                                         ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; 3       ;
; Sdram_Control_4Port:u6|mRD~3                                                                                                                                  ; 3       ;
; Sdram_Control_4Port:u6|mRD~2                                                                                                                                  ; 3       ;
; Sdram_Control_4Port:u6|WR_MASK[1]                                                                                                                             ; 3       ;
; COMS2_VSYNC_REG2                                                                                                                                              ; 3       ;
; COMS1_VSYNC_REG2                                                                                                                                              ; 3       ;
; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                   ; 3       ;
; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                 ; 3       ;
; Sdram_Control_4Port:u6|command:command1|always4~0                                                                                                             ; 3       ;
; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                     ; 3       ;
; Sdram_Control_4Port:u6|Pre_RD                                                                                                                                 ; 3       ;
; Reset_Delay:u2|Cont[0]                                                                                                                                        ; 3       ;
; VGA_VSYNC_REG2                                                                                                                                                ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]   ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]   ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]   ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]   ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10]  ; 3       ;
; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                             ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]   ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]   ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]   ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]   ; 3       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10]  ; 3       ;
; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                              ; 3       ;
; Sdram_Control_4Port:u6|ST[3]                                                                                                                                  ; 3       ;
; Sdram_Control_4Port:u6|ST[4]                                                                                                                                  ; 3       ;
; VGA_Controller:u1|LessThan5~0                                                                                                                                 ; 3       ;
; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                 ; 3       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[21]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR2_ADDR[21]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[21]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR1_ADDR[21]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR2_ADDR[20]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR1_ADDR[20]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[20]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[19]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR2_ADDR[19]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR1_ADDR[19]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[19]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[18]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR2_ADDR[18]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR1_ADDR[18]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[17]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR2_ADDR[17]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR1_ADDR[17]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[17]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[16]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR2_ADDR[16]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[16]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR1_ADDR[16]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[15]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR2_ADDR[15]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR1_ADDR[15]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[15]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[14]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR2_ADDR[14]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[14]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR1_ADDR[14]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR2_ADDR[13]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[13]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[12]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR2_ADDR[12]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[12]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR1_ADDR[12]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[11]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR2_ADDR[11]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR1_ADDR[11]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[11]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[10]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR2_ADDR[10]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[10]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rWR1_ADDR[10]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[9]                                                                                                                           ; 3       ;
; Sdram_Control_4Port:u6|rWR2_ADDR[9]                                                                                                                           ; 3       ;
; Sdram_Control_4Port:u6|rWR1_ADDR[9]                                                                                                                           ; 3       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[9]                                                                                                                           ; 3       ;
; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                              ; 3       ;
; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                               ; 3       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[8]                                                                                                                           ; 3       ;
; Sdram_Control_4Port:u6|rWR2_ADDR[8]                                                                                                                           ; 3       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                           ; 3       ;
; Sdram_Control_4Port:u6|rWR1_ADDR[8]                                                                                                                           ; 3       ;
; Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]                                                                                               ; 3       ;
; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                               ; 3       ;
; VGA_Controller:u1|oCoord_Y[5]                                                                                                                                 ; 3       ;
; VGA_Controller:u1|oCoord_Y[3]                                                                                                                                 ; 3       ;
; VGA_Controller:u1|oCoord_Y[4]                                                                                                                                 ; 3       ;
; CMOS2_D[7]~input                                                                                                                                              ; 2       ;
; CMOS1_D[7]~input                                                                                                                                              ; 2       ;
; CMOS2_D[6]~input                                                                                                                                              ; 2       ;
; CMOS1_D[6]~input                                                                                                                                              ; 2       ;
; CMOS2_D[5]~input                                                                                                                                              ; 2       ;
; CMOS1_D[5]~input                                                                                                                                              ; 2       ;
; CMOS2_D[4]~input                                                                                                                                              ; 2       ;
; CMOS1_D[4]~input                                                                                                                                              ; 2       ;
; CMOS2_D[3]~input                                                                                                                                              ; 2       ;
; CMOS1_D[3]~input                                                                                                                                              ; 2       ;
; CMOS2_D[2]~input                                                                                                                                              ; 2       ;
; CMOS1_D[2]~input                                                                                                                                              ; 2       ;
; CMOS2_D[1]~input                                                                                                                                              ; 2       ;
; CMOS1_D[1]~input                                                                                                                                              ; 2       ;
; CMOS2_D[0]~input                                                                                                                                              ; 2       ;
; CMOS1_D[0]~input                                                                                                                                              ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0~_wirecell             ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0~_wirecell             ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0~_wirecell              ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0~_wirecell              ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~2                              ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~2                              ; 2       ;
; Sdram_Control_4Port:u6|CMD[0]~0                                                                                                                               ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|LessThan0~2                                                                                                 ; 2       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr0~5                                                                                                              ; 2       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr0~4                                                                                                              ; 2       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr14~12                                                                                                            ; 2       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr14~0                                                                                                             ; 2       ;
; cmos2_reg_config:cmos2_reg_config_inst|Decoder0~2                                                                                                             ; 2       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr13~3                                                                                                             ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr0~4                                                                                                              ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr0~2                                                                                                              ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr14~19                                                                                                            ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr14~12                                                                                                            ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr18~0                                                                                                             ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr13~3                                                                                                             ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|_~7                              ; 2       ;
; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                      ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|_~7                              ; 2       ;
; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                      ; 2       ;
; Sdram_Control_4Port:u6|command:command1|always3~0                                                                                                             ; 2       ;
; Sdram_Control_4Port:u6|Equal8~0                                                                                                                               ; 2       ;
; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                 ; 2       ;
; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                 ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|LessThan1~2                                                                                                 ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|LessThan1~1                                                                                                 ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE~0                                                                                                 ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|always3~4                                                                                                   ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~2                                                                                                 ; 2       ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|Mux0~16                                                                                                     ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|_~0                              ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|ram_address_a[9]                                             ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:wrfull_eq_comp|aneb_result_wire[0]~5                ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:wrfull_eq_comp|data_wire[2]~0                       ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:wrfull_eq_comp|aneb_result_wire[0]~4                ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|_~0                              ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|ram_address_a[9]                                             ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:wrfull_eq_comp|aneb_result_wire[0]~5                ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:wrfull_eq_comp|data_wire[2]~0                       ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:wrfull_eq_comp|aneb_result_wire[0]~4                ; 2       ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_data[22]~1                                                                                                         ; 2       ;
; cmos2_reg_config:cmos2_reg_config_inst|config_step.00                                                                                                         ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|Decoder0~1                                                                                                             ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|config_step.00                                                                                                         ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~2                               ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~2                               ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor1                          ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor1                          ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[0]  ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor1                         ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor1                         ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[1]  ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[4]  ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[7]  ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[0]  ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor1                         ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor1                         ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[1]  ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[4]  ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[7]  ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor1                          ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor1                          ; 2       ;
; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                ; 2       ;
; Sdram_Control_4Port:u6|command:command1|always0~3                                                                                                             ; 2       ;
; Sdram_Control_4Port:u6|command:command1|always0~2                                                                                                             ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_data[22]~2                                                                                                         ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|_~6                               ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|cntr_cout[8]~0                    ; 2       ;
; Sdram_Control_4Port:u6|Equal7~1                                                                                                                               ; 2       ;
; Sdram_Control_4Port:u6|command:command1|do_initial                                                                                                            ; 2       ;
; Sdram_Control_4Port:u6|command:command1|CS_N~0                                                                                                                ; 2       ;
; Sdram_Control_4Port:u6|command:command1|WE_N~0                                                                                                                ; 2       ;
; Sdram_Control_4Port:u6|ST[5]~15                                                                                                                               ; 2       ;
; Sdram_Control_4Port:u6|Equal10~0                                                                                                                              ; 2       ;
; Sdram_Control_4Port:u6|ST[5]~2                                                                                                                                ; 2       ;
; Sdram_Control_4Port:u6|Pre_WR                                                                                                                                 ; 2       ;
; Sdram_Control_4Port:u6|mDATAOUT[15]                                                                                                                           ; 2       ;
; Sdram_Control_4Port:u6|mDATAOUT[14]                                                                                                                           ; 2       ;
; Sdram_Control_4Port:u6|mDATAOUT[13]                                                                                                                           ; 2       ;
; Sdram_Control_4Port:u6|mDATAOUT[12]                                                                                                                           ; 2       ;
; Sdram_Control_4Port:u6|mDATAOUT[11]                                                                                                                           ; 2       ;
; Sdram_Control_4Port:u6|mDATAOUT[10]                                                                                                                           ; 2       ;
; Sdram_Control_4Port:u6|mDATAOUT[9]                                                                                                                            ; 2       ;
; Sdram_Control_4Port:u6|mDATAOUT[8]                                                                                                                            ; 2       ;
; Sdram_Control_4Port:u6|mDATAOUT[7]                                                                                                                            ; 2       ;
; Sdram_Control_4Port:u6|mDATAOUT[6]                                                                                                                            ; 2       ;
; Sdram_Control_4Port:u6|mDATAOUT[5]                                                                                                                            ; 2       ;
; Sdram_Control_4Port:u6|mDATAOUT[4]                                                                                                                            ; 2       ;
; Sdram_Control_4Port:u6|mDATAOUT[3]                                                                                                                            ; 2       ;
; Sdram_Control_4Port:u6|mDATAOUT[2]                                                                                                                            ; 2       ;
; Sdram_Control_4Port:u6|mDATAOUT[1]                                                                                                                            ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|_~0                               ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|ram_address_a[9]~0                                            ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[0]                                                    ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[3]                                                    ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[1]                                                    ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[2]                                                    ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[5]                                                    ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[4]                                                    ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[7]                                                    ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[6]                                                    ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[9]                                                    ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[8]                                                    ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[10]                                                   ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]   ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]   ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]   ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]   ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|_~0                               ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|ram_address_a[9]~0                                            ; 2       ;
; Sdram_Control_4Port:u6|mDATAOUT[0]                                                                                                                            ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[1]                                                    ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[0]                                                    ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[3]                                                    ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[2]                                                    ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[5]                                                    ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[4]                                                    ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[7]                                                    ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[6]                                                    ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[9]                                                    ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[8]                                                    ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[10]                                                   ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]   ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]   ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]   ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]   ; 2       ;
; Sdram_Control_4Port:u6|DQM~0                                                                                                                                  ; 2       ;
; Sdram_Control_4Port:u6|Equal5~0                                                                                                                               ; 2       ;
; Sdram_Control_4Port:u6|ST[5]                                                                                                                                  ; 2       ;
; Sdram_Control_4Port:u6|ST[6]                                                                                                                                  ; 2       ;
; Sdram_Control_4Port:u6|ST[7]                                                                                                                                  ; 2       ;
; Sdram_Control_4Port:u6|ST[9]                                                                                                                                  ; 2       ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|sclk                                                                                                        ; 2       ;
; cmos2_reg_config:cmos2_reg_config_inst|clock_20k                                                                                                              ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1|sclk                                                                                                        ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|clock_20k                                                                                                              ; 2       ;
; LessThan7~1                                                                                                                                                   ; 2       ;
; LessThan6~2                                                                                                                                                   ; 2       ;
; Pre_Read~0                                                                                                                                                    ; 2       ;
; VGA_Controller:u1|oCoord_Y[1]                                                                                                                                 ; 2       ;
; VGA_Controller:u1|LessThan4~2                                                                                                                                 ; 2       ;
; VGA_Controller:u1|LessThan4~0                                                                                                                                 ; 2       ;
; VGA_Controller:u1|LessThan8~0                                                                                                                                 ; 2       ;
; VGA_Controller:u1|Equal0~0                                                                                                                                    ; 2       ;
; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                           ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                   ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|timer[14]                                                                                                   ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|timer[13]                                                                                                   ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|timer[12]                                                                                                   ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|timer[11]                                                                                                   ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|timer[10]                                                                                                   ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|timer[9]                                                                                                    ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|timer[8]                                                                                                    ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|timer[7]                                                                                                    ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|timer[6]                                                                                                    ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|timer[5]                                                                                                    ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|timer[4]                                                                                                    ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|timer[3]                                                                                                    ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|timer[2]                                                                                                    ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|timer[1]                                                                                                    ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|timer[0]                                                                                                    ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|init_timer[12]                                                                                              ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]                                                                                              ; 2       ;
; Sdram_Control_4Port:u6|control_interface:control1|init_timer[10]                                                                                              ; 2       ;
; cmos2_reg_config:cmos2_reg_config_inst|Add1~0                                                                                                                 ; 2       ;
; Reset_Delay:u2|Cont[15]                                                                                                                                       ; 2       ;
; Reset_Delay:u2|Cont[14]                                                                                                                                       ; 2       ;
; Reset_Delay:u2|Cont[13]                                                                                                                                       ; 2       ;
; Reset_Delay:u2|Cont[12]                                                                                                                                       ; 2       ;
; Reset_Delay:u2|Cont[11]                                                                                                                                       ; 2       ;
; Reset_Delay:u2|Cont[10]                                                                                                                                       ; 2       ;
; Reset_Delay:u2|Cont[9]                                                                                                                                        ; 2       ;
; Reset_Delay:u2|Cont[8]                                                                                                                                        ; 2       ;
; Reset_Delay:u2|Cont[7]                                                                                                                                        ; 2       ;
; Reset_Delay:u2|Cont[6]                                                                                                                                        ; 2       ;
; Reset_Delay:u2|Cont[5]                                                                                                                                        ; 2       ;
; Reset_Delay:u2|Cont[4]                                                                                                                                        ; 2       ;
; Reset_Delay:u2|Cont[3]                                                                                                                                        ; 2       ;
; Reset_Delay:u2|Cont[2]                                                                                                                                        ; 2       ;
; Reset_Delay:u2|Cont[1]                                                                                                                                        ; 2       ;
; Reset_Delay:u2|Cont[19]                                                                                                                                       ; 2       ;
; Reset_Delay:u2|Cont[18]                                                                                                                                       ; 2       ;
; Reset_Delay:u2|Cont[17]                                                                                                                                       ; 2       ;
; Reset_Delay:u2|Cont[16]                                                                                                                                       ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[4]                                                                                                       ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[3]                                                                                                       ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[2]                                                                                                       ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[1]                                                                                                       ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[0]                                                                                                       ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[6]                                                                                                       ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[5]                                                                                                       ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[9]                                                                                                       ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[8]                                                                                                       ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[7]                                                                                                       ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[15]                                                                                                      ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[14]                                                                                                      ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[13]                                                                                                      ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[12]                                                                                                      ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[11]                                                                                                      ; 2       ;
; cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[10]                                                                                                      ; 2       ;
; VGA_Controller:u1|V_Cont[0]                                                                                                                                   ; 2       ;
; VGA_Controller:u1|H_Cont[0]                                                                                                                                   ; 2       ;
; VGA_Controller:u1|oCoord_X[5]                                                                                                                                 ; 2       ;
; VGA_Controller:u1|oCoord_X[4]                                                                                                                                 ; 2       ;
; VGA_Controller:u1|oCoord_X[3]                                                                                                                                 ; 2       ;
; VGA_Controller:u1|oCoord_X[7]                                                                                                                                 ; 2       ;
; VGA_Controller:u1|oCoord_X[6]                                                                                                                                 ; 2       ;
; VGA_Controller:u1|oCoord_Y[7]                                                                                                                                 ; 2       ;
; VGA_Controller:u1|oCoord_Y[6]                                                                                                                                 ; 2       ;
; VGA_Controller:u1|oCoord_Y[2]                                                                                                                                 ; 2       ;
; VGA_Controller:u1|oCoord_Y[8]                                                                                                                                 ; 2       ;
; VGA_Controller:u1|oCoord_X[9]                                                                                                                                 ; 2       ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK                       ; 1       ;
; CLOCK_50~input                                                                                                                                                ; 1       ;
; DRAM_DQ[15]~input                                                                                                                                             ; 1       ;
; DRAM_DQ[14]~input                                                                                                                                             ; 1       ;
; DRAM_DQ[13]~input                                                                                                                                             ; 1       ;
; DRAM_DQ[12]~input                                                                                                                                             ; 1       ;
; DRAM_DQ[11]~input                                                                                                                                             ; 1       ;
; DRAM_DQ[10]~input                                                                                                                                             ; 1       ;
; DRAM_DQ[9]~input                                                                                                                                              ; 1       ;
; DRAM_DQ[8]~input                                                                                                                                              ; 1       ;
; DRAM_DQ[7]~input                                                                                                                                              ; 1       ;
; DRAM_DQ[6]~input                                                                                                                                              ; 1       ;
; DRAM_DQ[5]~input                                                                                                                                              ; 1       ;
; DRAM_DQ[4]~input                                                                                                                                              ; 1       ;
; DRAM_DQ[3]~input                                                                                                                                              ; 1       ;
; DRAM_DQ[2]~input                                                                                                                                              ; 1       ;
; DRAM_DQ[1]~input                                                                                                                                              ; 1       ;
; DRAM_DQ[0]~input                                                                                                                                              ; 1       ;
; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC~0                                                                                                                    ; 1       ;
; CMOS_Capture:u1_CMOS_Capture|mCMOS_VSYNC~0                                                                                                                    ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[0]~0                                                 ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[0]~0                                                 ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|config_step.00~0                                                                                                       ; 1       ;
; cmos1_reg_config:cmos1_reg_config_inst|config_step.00~0                                                                                                       ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[0]~0                                                 ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[0]~0                                                 ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|reg_conf_done_reg~0                                                                                                    ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|reg_index[0]~1                                                                                                         ; 1       ;
; cmos1_reg_config:cmos1_reg_config_inst|reg_conf_done_reg~0                                                                                                    ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[0]~0                                                  ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[0]~0                                                  ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[0]~0                                                  ; 1       ;
; VGA_Controller:u1|oCoord_X[1]~24                                                                                                                              ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[0]~0                                                  ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|clock_20k~0                                                                                                            ; 1       ;
; cmos1_reg_config:cmos1_reg_config_inst|clock_20k~0                                                                                                            ; 1       ;
; VGA_Controller:u1|oCoord_Y[1]~26                                                                                                                              ; 1       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr5~14                                                                                                             ; 1       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr5~13                                                                                                             ; 1       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr5~12                                                                                                             ; 1       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr5~11                                                                                                             ; 1       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr5~10                                                                                                             ; 1       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr5~9                                                                                                              ; 1       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr12~20                                                                                                            ; 1       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr12~19                                                                                                            ; 1       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr3~9                                                                                                              ; 1       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr3~8                                                                                                              ; 1       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr14~21                                                                                                            ; 1       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr14~20                                                                                                            ; 1       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr18~24                                                                                                            ; 1       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr18~23                                                                                                            ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr5~14                                                                                                             ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr5~13                                                                                                             ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr5~12                                                                                                             ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr5~11                                                                                                             ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr12~24                                                                                                            ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr12~23                                                                                                            ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr3~9                                                                                                              ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr3~8                                                                                                              ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr14~21                                                                                                            ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr14~20                                                                                                            ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr8~11                                                                                                             ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr8~10                                                                                                             ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr18~24                                                                                                            ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr18~23                                                                                                            ; 1       ;
; Sdram_Control_4Port:u6|command:command1|command_delay~9                                                                                                       ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr1~5                                                                                                              ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr12~22                                                                                                            ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr12~21                                                                                                            ; 1       ;
; cmos1_reg_config:cmos1_reg_config_inst|WideOr9~18                                                                                                             ; 1       ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_data[22]~5                                                                                                         ; 1       ;
; Sdram_Control_4Port:u6|control_interface:control1|REFRESH~2                                                                                                   ; 1       ;
; Sdram_Control_4Port:u6|command:command1|command_delay~8                                                                                                       ; 1       ;
; Sdram_Control_4Port:u6|command:command1|command_delay[7]                                                                                                      ; 1       ;
; Sdram_Control_4Port:u6|command:command1|command_delay~7                                                                                                       ; 1       ;
; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                      ; 1       ;
; Sdram_Control_4Port:u6|command:command1|command_delay~6                                                                                                       ; 1       ;
; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                      ; 1       ;
; Sdram_Control_4Port:u6|command:command1|rp_shift~4                                                                                                            ; 1       ;
; Sdram_Control_4Port:u6|command:command1|rp_shift~3                                                                                                            ; 1       ;
; Sdram_Control_4Port:u6|command:command1|command_delay~5                                                                                                       ; 1       ;
; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                      ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~10                             ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~9                              ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~8                              ; 1       ;
; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]~6                                                                                                                  ; 1       ;
; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]~5                                                                                                                  ; 1       ;
; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]~4                                                                                                                  ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~10                             ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~9                              ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~8                              ; 1       ;
; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]~6                                                                                                                  ; 1       ;
; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]~5                                                                                                                  ; 1       ;
; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]~4                                                                                                                  ; 1       ;
; Sdram_Control_4Port:u6|command:command1|rp_shift~2                                                                                                            ; 1       ;
; Sdram_Control_4Port:u6|command:command1|command_delay~4                                                                                                       ; 1       ;
; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                      ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|_~11                             ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|_~10                             ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|_~9                              ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~7                              ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; 1       ;
; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]~3                                                                                                                  ; 1       ;
; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]~2                                                                                                                  ; 1       ;
; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]~1                                                                                                                  ; 1       ;
; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]~0                                                                                                                  ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|_~11                             ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|_~10                             ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|_~9                              ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~7                              ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; 1       ;
; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]~3                                                                                                                  ; 1       ;
; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]~2                                                                                                                  ; 1       ;
; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]~1                                                                                                                  ; 1       ;
; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]~0                                                                                                                  ; 1       ;
; Sdram_Control_4Port:u6|command:command1|rp_shift~1                                                                                                            ; 1       ;
; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                           ; 1       ;
; Sdram_Control_4Port:u6|command:command1|command_delay~3                                                                                                       ; 1       ;
; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                      ; 1       ;
; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                                                 ; 1       ;
; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                                                 ; 1       ;
; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                                                 ; 1       ;
; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                                                 ; 1       ;
; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                                                 ; 1       ;
; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                                                 ; 1       ;
; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                                                 ; 1       ;
; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                                                 ; 1       ;
; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                                                 ; 1       ;
; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                                                 ; 1       ;
; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                                                 ; 1       ;
; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                                                 ; 1       ;
; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                                                 ; 1       ;
; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                                                 ; 1       ;
; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                                                 ; 1       ;
; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                                                 ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|_~8                              ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~6                              ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3~0                     ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1~0                     ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2~0                     ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~5                              ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5~0                     ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~4                              ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4~0                     ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7~0                     ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6~0                     ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9~0                     ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8~0                     ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~3                              ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10~0                    ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                              ; 1       ;
; CMOS_Capture:u2_CMOS_Capture|Frame_valid~1                                                                                                                    ; 1       ;
; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                      ; 1       ;
; CMOS_Capture:u2_CMOS_Capture|byte_state~0                                                                                                                     ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|_~8                              ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~6                              ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3~0                     ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1~0                     ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2~0                     ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~5                              ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5~0                     ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~4                              ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4~0                     ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7~0                     ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6~0                     ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9~0                     ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8~0                     ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~3                              ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10~0                    ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                              ; 1       ;
; CMOS_Capture:u1_CMOS_Capture|Frame_valid~1                                                                                                                    ; 1       ;
; CMOS_Capture:u1_CMOS_Capture|mCMOS_VSYNC                                                                                                                      ; 1       ;
; CMOS_Capture:u1_CMOS_Capture|byte_state~0                                                                                                                     ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~10                              ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~9                               ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~8                               ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~10                              ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~9                               ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~8                               ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[0]                                           ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[1]                                           ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[2]                                           ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[3]                                           ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[4]                                           ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[5]                                           ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[6]                                           ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[7]                                           ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[8]                                           ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[9]                                           ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[10]                                          ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[0]                                           ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[1]                                           ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[2]                                           ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[3]                                           ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[4]                                           ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[5]                                           ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[6]                                           ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[7]                                           ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[8]                                           ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[9]                                           ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[10]                                          ; 1       ;
; Sdram_Control_4Port:u6|command:command1|REF_ACK~0                                                                                                             ; 1       ;
; Sdram_Control_4Port:u6|command:command1|ex_write~0                                                                                                            ; 1       ;
; Sdram_Control_4Port:u6|command:command1|ex_read~0                                                                                                             ; 1       ;
; Sdram_Control_4Port:u6|command:command1|rp_shift~0                                                                                                            ; 1       ;
; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                           ; 1       ;
; Sdram_Control_4Port:u6|Selector0~0                                                                                                                            ; 1       ;
; Sdram_Control_4Port:u6|Selector1~0                                                                                                                            ; 1       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[20]~18                                                                                                                       ; 1       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[20]~17                                                                                                                       ; 1       ;
; Sdram_Control_4Port:u6|LessThan3~2                                                                                                                            ; 1       ;
; Sdram_Control_4Port:u6|LessThan3~1                                                                                                                            ; 1       ;
; Sdram_Control_4Port:u6|LessThan3~0                                                                                                                            ; 1       ;
; Sdram_Control_4Port:u6|rWR2_ADDR[19]~19                                                                                                                       ; 1       ;
; Sdram_Control_4Port:u6|rWR2_ADDR[19]~18                                                                                                                       ; 1       ;
; Sdram_Control_4Port:u6|LessThan2~1                                                                                                                            ; 1       ;
; Sdram_Control_4Port:u6|LessThan2~0                                                                                                                            ; 1       ;
; Sdram_Control_4Port:u6|rWR2_ADDR[19]~17                                                                                                                       ; 1       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[9]~18                                                                                                                        ; 1       ;
; Sdram_Control_4Port:u6|LessThan4~2                                                                                                                            ; 1       ;
; Sdram_Control_4Port:u6|LessThan4~1                                                                                                                            ; 1       ;
; Sdram_Control_4Port:u6|LessThan4~0                                                                                                                            ; 1       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[9]~17                                                                                                                        ; 1       ;
; Sdram_Control_4Port:u6|rWR1_ADDR[15]~19                                                                                                                       ; 1       ;
; Sdram_Control_4Port:u6|LessThan1~1                                                                                                                            ; 1       ;
; Sdram_Control_4Port:u6|LessThan1~0                                                                                                                            ; 1       ;
; Sdram_Control_4Port:u6|rWR1_ADDR[15]~18                                                                                                                       ; 1       ;
; Sdram_Control_4Port:u6|rWR1_ADDR[15]~17                                                                                                                       ; 1       ;
; Sdram_Control_4Port:u6|command:command1|command_delay~2                                                                                                       ; 1       ;
; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                      ; 1       ;
; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]~43                                                                                            ; 1       ;
; Sdram_Control_4Port:u6|control_interface:control1|LessThan0~1                                                                                                 ; 1       ;
; Sdram_Control_4Port:u6|control_interface:control1|LessThan0~0                                                                                                 ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr1~4                                                                                                              ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr1~3                                                                                                              ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr1~2                                                                                                              ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr2~3                                                                                                              ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr2~2                                                                                                              ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr2~1                                                                                                              ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr2~0                                                                                                              ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr0~9                                                                                                              ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr0~8                                                                                                              ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr0~7                                                                                                              ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr0~6                                                                                                              ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr0~3                                                                                                              ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr19~24                                                                                                            ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr19~23                                                                                                            ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr19~22                                                                                                            ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr19~21                                                                                                            ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr19~20                                                                                                            ; 1       ;
; cmos2_reg_config:cmos2_reg_config_inst|WideOr19~19                                                                                                            ; 1       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+
; Name                                                                                                                                 ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None ; M9K_X27_Y12_N0, M9K_X27_Y14_N0 ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None ; M9K_X27_Y5_N0, M9K_X27_Y6_N0   ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None ; M9K_X27_Y7_N0, M9K_X27_Y8_N0   ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None ; M9K_X27_Y19_N0, M9K_X27_Y21_N0 ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 2,569 / 32,401 ( 8 % )  ;
; C16 interconnects           ; 50 / 1,326 ( 4 % )      ;
; C4 interconnects            ; 1,214 / 21,816 ( 6 % )  ;
; Direct links                ; 487 / 32,401 ( 2 % )    ;
; Global clocks               ; 10 / 10 ( 100 % )       ;
; Local interconnects         ; 1,407 / 10,320 ( 14 % ) ;
; R24 interconnects           ; 50 / 1,289 ( 4 % )      ;
; R4 interconnects            ; 1,240 / 28,186 ( 4 % )  ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.03) ; Number of LABs  (Total = 175) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 18                            ;
; 2                                           ; 8                             ;
; 3                                           ; 5                             ;
; 4                                           ; 3                             ;
; 5                                           ; 0                             ;
; 6                                           ; 1                             ;
; 7                                           ; 3                             ;
; 8                                           ; 4                             ;
; 9                                           ; 6                             ;
; 10                                          ; 4                             ;
; 11                                          ; 2                             ;
; 12                                          ; 7                             ;
; 13                                          ; 4                             ;
; 14                                          ; 10                            ;
; 15                                          ; 7                             ;
; 16                                          ; 93                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.86) ; Number of LABs  (Total = 175) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 71                            ;
; 1 Clock                            ; 133                           ;
; 1 Clock enable                     ; 71                            ;
; 1 Sync. clear                      ; 33                            ;
; 1 Sync. load                       ; 2                             ;
; 2 Async. clears                    ; 3                             ;
; 2 Clock enables                    ; 2                             ;
; 2 Clocks                           ; 10                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.10) ; Number of LABs  (Total = 175) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 6                             ;
; 2                                            ; 15                            ;
; 3                                            ; 4                             ;
; 4                                            ; 7                             ;
; 5                                            ; 0                             ;
; 6                                            ; 2                             ;
; 7                                            ; 1                             ;
; 8                                            ; 2                             ;
; 9                                            ; 4                             ;
; 10                                           ; 2                             ;
; 11                                           ; 0                             ;
; 12                                           ; 2                             ;
; 13                                           ; 3                             ;
; 14                                           ; 6                             ;
; 15                                           ; 4                             ;
; 16                                           ; 16                            ;
; 17                                           ; 21                            ;
; 18                                           ; 8                             ;
; 19                                           ; 8                             ;
; 20                                           ; 2                             ;
; 21                                           ; 3                             ;
; 22                                           ; 6                             ;
; 23                                           ; 4                             ;
; 24                                           ; 3                             ;
; 25                                           ; 2                             ;
; 26                                           ; 10                            ;
; 27                                           ; 2                             ;
; 28                                           ; 9                             ;
; 29                                           ; 6                             ;
; 30                                           ; 9                             ;
; 31                                           ; 6                             ;
; 32                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.09) ; Number of LABs  (Total = 175) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 35                            ;
; 2                                               ; 16                            ;
; 3                                               ; 22                            ;
; 4                                               ; 17                            ;
; 5                                               ; 9                             ;
; 6                                               ; 9                             ;
; 7                                               ; 3                             ;
; 8                                               ; 8                             ;
; 9                                               ; 11                            ;
; 10                                              ; 5                             ;
; 11                                              ; 9                             ;
; 12                                              ; 7                             ;
; 13                                              ; 7                             ;
; 14                                              ; 5                             ;
; 15                                              ; 6                             ;
; 16                                              ; 5                             ;
; 17                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 11.87) ; Number of LABs  (Total = 175) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 13                            ;
; 3                                            ; 11                            ;
; 4                                            ; 9                             ;
; 5                                            ; 1                             ;
; 6                                            ; 12                            ;
; 7                                            ; 13                            ;
; 8                                            ; 10                            ;
; 9                                            ; 1                             ;
; 10                                           ; 7                             ;
; 11                                           ; 7                             ;
; 12                                           ; 13                            ;
; 13                                           ; 10                            ;
; 14                                           ; 11                            ;
; 15                                           ; 13                            ;
; 16                                           ; 6                             ;
; 17                                           ; 2                             ;
; 18                                           ; 2                             ;
; 19                                           ; 6                             ;
; 20                                           ; 8                             ;
; 21                                           ; 4                             ;
; 22                                           ; 3                             ;
; 23                                           ; 0                             ;
; 24                                           ; 1                             ;
; 25                                           ; 3                             ;
; 26                                           ; 4                             ;
; 27                                           ; 0                             ;
; 28                                           ; 0                             ;
; 29                                           ; 2                             ;
; 30                                           ; 1                             ;
; 31                                           ; 1                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 86        ; 0            ; 86        ; 0            ; 0            ; 86        ; 86        ; 0            ; 86        ; 86        ; 0            ; 0            ; 0            ; 0            ; 42           ; 0            ; 0            ; 42           ; 0            ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 86        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 86           ; 0         ; 86           ; 86           ; 0         ; 0         ; 86           ; 0         ; 0         ; 86           ; 86           ; 86           ; 86           ; 44           ; 86           ; 86           ; 44           ; 86           ; 86           ; 84           ; 86           ; 86           ; 86           ; 86           ; 86           ; 86           ; 0         ; 86           ; 86           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; DRAM_ADDR[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_LDQM          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_UDQM          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA_0          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA_1          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_SCL          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_RESET        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_SCL          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_RESET        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_SDA          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_SDA          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RST_N              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_VSYNC        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_VSYNC        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_PCLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_PCLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_D[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_HREF         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_D[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_HREF         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_D[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_D[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_D[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_D[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_D[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_D[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_D[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_D[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_D[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_D[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_D[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_D[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS1_D[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS2_D[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                             ;
+-----------------------------------------------------------+-----------------------------------------------------------+-------------------+
; Source Clock(s)                                           ; Destination Clock(s)                                      ; Delay Added in ns ;
+-----------------------------------------------------------+-----------------------------------------------------------+-------------------+
; u6|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clock_pll|altpll_component|auto_generated|pll1|clk[0]   ; 6.3               ;
; CMOS2_PCLK                                                ; CMOS2_PCLK                                                ; 6.2               ;
; u6|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u6|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.6               ;
; u_clock_pll|altpll_component|auto_generated|pll1|clk[0]   ; u_clock_pll|altpll_component|auto_generated|pll1|clk[0]   ; 2.4               ;
; CMOS1_PCLK                                                ; CMOS1_PCLK                                                ; 2.2               ;
; CLOCK_50                                                  ; cmos2_reg_config:cmos2_reg_config_inst|clock_20k          ; 1.1               ;
+-----------------------------------------------------------+-----------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                         ; Destination Register                                                                                                                                         ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[7]                                                   ; 1.523             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8]  ; 1.518             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|q_b[15]                             ; 1.388             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a15~portb_address_reg0   ; 1.388             ;
; VGA_VSYNC_REG2                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[7]                                                   ; 1.323             ;
; VGA_VSYNC_REG2                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8]  ; 1.318             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[10] ; 1.283             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[6]                                                   ; 1.256             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[10]                                                  ; 1.211             ;
; VGA_VSYNC_REG2                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|q_b[15]                             ; 1.188             ;
; VGA_VSYNC_REG2                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a15~portb_address_reg0   ; 1.188             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[8]  ; 1.108             ;
; VGA_VSYNC_REG2                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[10] ; 1.083             ;
; VGA_VSYNC_REG2                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[6]                                                   ; 1.056             ;
; CMOS2_PCLK                                                                                                                              ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                     ; 1.045             ;
; CMOS2_PCLK                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; 1.014             ;
; VGA_VSYNC_REG2                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[10]                                                  ; 1.011             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|q_b[8]                              ; 1.009             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a8~portb_address_reg0    ; 1.009             ;
; CMOS2_PCLK                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[8]                                          ; 0.972             ;
; CMOS2_PCLK                                                                                                                              ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                               ; 0.955             ;
; CMOS2_PCLK                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[0]                                          ; 0.926             ;
; CMOS2_PCLK                                                                                                                              ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[2]                                                                                                                   ; 0.909             ;
; VGA_VSYNC_REG2                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[8]  ; 0.908             ;
; CMOS2_PCLK                                                                                                                              ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]                                                                                                                  ; 0.904             ;
; CMOS2_PCLK                                                                                                                              ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[15]                                                                                                                  ; 0.893             ;
; CMOS2_PCLK                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[10]                                         ; 0.885             ;
; VGA_VSYNC_REG2                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|q_b[8]                              ; 0.809             ;
; VGA_VSYNC_REG2                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a8~portb_address_reg0    ; 0.809             ;
; CMOS1_PCLK                                                                                                                              ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                               ; 0.749             ;
; CMOS1_PCLK                                                                                                                              ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                               ; 0.745             ;
; CMOS1_PCLK                                                                                                                              ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                   ; 0.694             ;
; CMOS2_PCLK                                                                                                                              ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                      ; 0.609             ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                      ; 0.604             ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[3]                             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a9~porta_address_reg0   ; 0.572             ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[2]                             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a9~porta_address_reg0   ; 0.572             ;
; Reset_Delay:u2|oRST_1                                                                                                                   ; cmos2_reg_config:cmos2_reg_config_inst|config_step.00                                                                                                        ; 0.527             ;
; CMOS2_PCLK                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[1]                                          ; 0.520             ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[1]                             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a9~porta_address_reg0   ; 0.502             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                            ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|mWR                                                                                                                                   ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                            ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[1]                                                                                                                            ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|q_b[0]                              ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a0~portb_address_reg0    ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|q_b[1]                              ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a1~portb_address_reg0    ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|q_b[2]                              ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a2~portb_address_reg0    ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|q_b[3]                              ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a3~portb_address_reg0    ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|q_b[4]                              ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a4~portb_address_reg0    ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|q_b[5]                              ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a5~portb_address_reg0    ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|q_b[6]                              ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a6~portb_address_reg0    ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|mRD                                                                                                                                   ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|q_b[7]                              ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a7~portb_address_reg0    ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|q_b[9]                              ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a9~portb_address_reg0    ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|q_b[10]                             ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a10~portb_address_reg0   ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|q_b[11]                             ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a11~portb_address_reg0   ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|q_b[12]                             ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a12~portb_address_reg0   ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|q_b[13]                             ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a13~portb_address_reg0   ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|q_b[14]                             ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ram_block11a14~portb_address_reg0   ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                            ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_brp|dffe12a[0]                                ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]  ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]  ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[0]  ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[0]  ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|delayed_wrptr_g[0]                                           ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|wrptr_g[0]                                                   ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]  ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]  ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|rdptr_g[0]                                                   ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]  ; 0.498             ;
; VGA_VSYNC_REG1                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]  ; 0.498             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 paths that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Sat Sep 17 12:12:39 2016
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ov5640_pip -c ov5640_pip
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE6F17C8 for design "ov5640_pip"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[1] port
Info (15535): Implemented PLL "clock_pll:u_clock_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clock_pll:u_clock_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for clock_pll:u_clock_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_pll1_clk[1] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176125): The input ports of the PLL clock_pll:u_clock_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|pll1 and the PLL Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1 are mismatched, preventing the PLLs to be merged
    Warning (176124): PLL clock_pll:u_clock_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|pll1 and PLL Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1 have different input signals for input port ARESET
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_7bo1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe13|dffe14a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ov5640_pip.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node clock_pll:u_clock_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node clock_pll:u_clock_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node cmos1_reg_config:cmos1_reg_config_inst|clock_20k 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1|i2c_sclk
        Info (176357): Destination node cmos1_reg_config:cmos1_reg_config_inst|clock_20k~0
Info (176353): Automatically promoted node cmos2_reg_config:cmos2_reg_config_inst|clock_20k 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|i2c_sclk
        Info (176357): Destination node cmos2_reg_config:cmos2_reg_config_inst|clock_20k~0
Info (176353): Automatically promoted node RST_N~input (placed in PIN E15 (CLK4, DIFFCLK_2p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176353): Automatically promoted node Reset_Delay:u2|oRST_0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Sdram_Control_4Port:u6|mRD~1
        Info (176357): Destination node Reset_Delay:u2|oRST_0~0
        Info (176357): Destination node Sdram_Control_4Port:u6|rRD2_ADDR[9]~17
        Info (176357): Destination node Sdram_Control_4Port:u6|rRD2_ADDR[9]~20
Info (176353): Automatically promoted node Equal0~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Sdram_Control_4Port:u6|mRD~2
Info (176353): Automatically promoted node Equal1~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Sdram_Control_4Port:u6|mRD~2
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15055): PLL "clock_pll:u_clock_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input
    Info (15024): Input port INCLK[0] of node "clock_pll:u_clock_pll|altpll:altpll_component|clock_pll_altpll:auto_generated|pll1" is driven by CLOCK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_50~inputclkctrl
Warning (15709): Ignored I/O standard assignments to the following nodes
    Warning (15710): Ignored I/O standard assignment to node "CLOCK_27"
    Warning (15710): Ignored I/O standard assignment to node "EXT_CLOCK"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[0]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[10]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[11]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[12]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[13]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[14]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[15]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[16]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[17]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[18]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[19]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[1]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[20]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[21]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[22]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[23]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[24]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[25]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[26]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[27]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[28]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[29]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[2]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[30]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[31]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[32]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[33]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[34]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[35]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[3]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[4]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[5]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[6]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[7]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[8]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[9]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[0]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[10]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[11]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[12]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[13]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[14]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[15]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[16]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[17]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[18]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[19]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[1]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[20]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[21]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[22]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[23]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[24]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[25]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[26]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[27]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[28]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[29]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[2]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[30]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[31]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[32]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[33]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[34]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[35]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[3]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[4]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[5]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[6]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[7]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[8]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[9]"
    Warning (15710): Ignored I/O standard assignment to node "I2C_SCLK"
    Warning (15710): Ignored I/O standard assignment to node "I2C_SDAT"
    Warning (15710): Ignored I/O standard assignment to node "IRDA_RXD"
    Warning (15710): Ignored I/O standard assignment to node "IRDA_TXD"
    Warning (15710): Ignored I/O standard assignment to node "KEY[0]"
    Warning (15710): Ignored I/O standard assignment to node "KEY[1]"
    Warning (15710): Ignored I/O standard assignment to node "KEY[2]"
    Warning (15710): Ignored I/O standard assignment to node "KEY[3]"
    Warning (15710): Ignored I/O standard assignment to node "SW[0]"
    Warning (15710): Ignored I/O standard assignment to node "SW[10]"
    Warning (15710): Ignored I/O standard assignment to node "SW[11]"
    Warning (15710): Ignored I/O standard assignment to node "SW[12]"
    Warning (15710): Ignored I/O standard assignment to node "SW[13]"
    Warning (15710): Ignored I/O standard assignment to node "SW[14]"
    Warning (15710): Ignored I/O standard assignment to node "SW[15]"
    Warning (15710): Ignored I/O standard assignment to node "SW[16]"
    Warning (15710): Ignored I/O standard assignment to node "SW[17]"
    Warning (15710): Ignored I/O standard assignment to node "SW[1]"
    Warning (15710): Ignored I/O standard assignment to node "SW[2]"
    Warning (15710): Ignored I/O standard assignment to node "SW[3]"
    Warning (15710): Ignored I/O standard assignment to node "SW[4]"
    Warning (15710): Ignored I/O standard assignment to node "SW[5]"
    Warning (15710): Ignored I/O standard assignment to node "SW[6]"
    Warning (15710): Ignored I/O standard assignment to node "SW[7]"
    Warning (15710): Ignored I/O standard assignment to node "SW[8]"
    Warning (15710): Ignored I/O standard assignment to node "SW[9]"
    Warning (15710): Ignored I/O standard assignment to node "UART_RXD"
    Warning (15710): Ignored I/O standard assignment to node "UART_TXD"
    Warning (15710): Ignored I/O standard assignment to node "VGA_BLANK"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[5]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[6]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[7]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[8]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[9]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_CLK"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[6]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[7]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[8]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[9]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[5]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[6]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[7]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[8]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[9]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_SYNC"
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 42 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at R5
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at T4
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at T3
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at R3
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at T2
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at R1
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at P2
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at P1
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at R13
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at T13
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at R12
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at T12
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at T10
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at R10
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at T11
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at R11
    Info (169178): Pin CMOS1_SDA uses I/O standard 3.3-V LVTTL at F13
    Info (169178): Pin CMOS2_SDA uses I/O standard 3.3-V LVTTL at D8
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at E1
    Info (169178): Pin RST_N uses I/O standard 2.5 V at E15
    Info (169178): Pin CMOS1_VSYNC uses I/O standard 3.3-V LVTTL at L12
    Info (169178): Pin CMOS2_VSYNC uses I/O standard 3.3-V LVTTL at F10
    Info (169178): Pin CMOS1_PCLK uses I/O standard 3.3-V LVTTL at L14
    Info (169178): Pin CMOS2_PCLK uses I/O standard 3.3-V LVTTL at D14
    Info (169178): Pin CMOS1_D[0] uses I/O standard 3.3-V LVTTL at K12
    Info (169178): Pin CMOS1_HREF uses I/O standard 3.3-V LVTTL at L13
    Info (169178): Pin CMOS2_D[0] uses I/O standard 3.3-V LVTTL at E9
    Info (169178): Pin CMOS2_HREF uses I/O standard 3.3-V LVTTL at C9
    Info (169178): Pin CMOS1_D[1] uses I/O standard 3.3-V LVTTL at G16
    Info (169178): Pin CMOS2_D[1] uses I/O standard 3.3-V LVTTL at E10
    Info (169178): Pin CMOS1_D[2] uses I/O standard 3.3-V LVTTL at J11
    Info (169178): Pin CMOS2_D[2] uses I/O standard 3.3-V LVTTL at D11
    Info (169178): Pin CMOS1_D[3] uses I/O standard 3.3-V LVTTL at K10
    Info (169178): Pin CMOS2_D[3] uses I/O standard 3.3-V LVTTL at D12
    Info (169178): Pin CMOS1_D[4] uses I/O standard 3.3-V LVTTL at J12
    Info (169178): Pin CMOS2_D[4] uses I/O standard 3.3-V LVTTL at E8
    Info (169178): Pin CMOS1_D[5] uses I/O standard 3.3-V LVTTL at J14
    Info (169178): Pin CMOS2_D[5] uses I/O standard 3.3-V LVTTL at F9
    Info (169178): Pin CMOS1_D[6] uses I/O standard 3.3-V LVTTL at G11
    Info (169178): Pin CMOS2_D[6] uses I/O standard 3.3-V LVTTL at D9
    Info (169178): Pin CMOS1_D[7] uses I/O standard 3.3-V LVTTL at F14
    Info (169178): Pin CMOS2_D[7] uses I/O standard 3.3-V LVTTL at E7
Info (144001): Generated suppressed messages file E:/Project/AN5642/verilog/AX301/ov5640_pip/output_files/ov5640_pip.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 127 warnings
    Info: Peak virtual memory: 731 megabytes
    Info: Processing ended: Sat Sep 17 12:12:57 2016
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:22


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/Project/AN5642/verilog/AX301/ov5640_pip/output_files/ov5640_pip.fit.smsg.


