Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Aug 25 04:45:50 2021
| Host              : madorsky-d2.phys.ufl.edu running 64-bit CentOS Linux release 8.2.2004 (Core)
| Command           : report_timing_summary -max_paths 10 -file ps_block_wrapper_timing_summary_routed.rpt -pb ps_block_wrapper_timing_summary_routed.pb -rpx ps_block_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : ps_block_wrapper
| Device            : xczu4cg-sfvc784
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (224)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (288)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (224)
--------------------------
 There are 160 register/latch pins with no clock driven by root clock pin: fclkp_0 (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gth_refClkP_i_0[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gth_refClkP_i_0[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (288)
--------------------------------------------------
 There are 288 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.681        0.000                      0                12585        0.014        0.000                      0                12566        3.656        0.000                       0                  5074  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                    ------------       ----------      --------------
clk_pl_0                                                                                                 {0.000 5.156}      10.312          96.974          
  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                   {0.000 41.248}     82.496          12.122          
    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q  {41.248 82.496}    82.496          12.122          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                      6.681        0.000                      0                11089        0.014        0.000                      0                11089        3.656        0.000                       0                  4523  
  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q       38.215        0.000                      0                 1183        0.024        0.000                      0                 1183       40.716        0.000                       0                   551  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                 clk_pl_0                                                                                                   9.747        0.000                      0                   41        0.146        0.000                      0                    1  
clk_pl_0                                                                                             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                       9.719        0.000                      0                   20                                                                        
ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                      39.660        0.000                      0                   10        0.229        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                            From Clock                                                            To Clock                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                            ----------                                                            --------                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                     clk_pl_0                                                              clk_pl_0                                                                    9.051        0.000                      0                  187        0.107        0.000                      0                  187  
**async_default**                                                     ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q       40.296        0.000                      0                  107        0.114        0.000                      0                  107  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.681ns  (required time - arrival time)
  Source:                 ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.679ns (20.184%)  route 2.685ns (79.816%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.826 - 10.312 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.594ns (routing 0.710ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.640ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.594     1.793    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X5Y126         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.873 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.313     2.186    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[3][1]
    SLICE_X6Y126         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.275 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.051     2.326    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2_n_0
    SLICE_X6Y126         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.423 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.157     2.580    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X6Y126         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     2.728 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.703     3.431    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X0Y143         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.555 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[19]_INST_0/O
                         net (fo=1, routed)           0.374     3.929    ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[51]
    SLICE_X1Y156         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     4.017 r  ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[19]_INST_0/O
                         net (fo=37, routed)          1.029     5.046    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_wdata[19]
    SLICE_X13Y159        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     5.099 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/slv_reg3[19]_i_1/O
                         net (fo=1, routed)           0.058     5.157    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3_reg[31]_0[19]
    SLICE_X13Y159        FDRE                                         r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.354    11.826    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X13Y159        FDRE                                         r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3_reg[19]/C
                         clock pessimism              0.146    11.972    
                         clock uncertainty           -0.159    11.813    
    SLICE_X13Y159        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.838    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3_reg[19]
  -------------------------------------------------------------------
                         required time                         11.838    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  6.681    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1WREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.584ns (24.631%)  route 1.787ns (75.369%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.814 - 10.312 ) 
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.710ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.640ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.578     1.777    ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X2Y158         FDRE                                         r  ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.856 r  ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          0.531     2.387    ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1][0]
    SLICE_X7Y157         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     2.510 f  ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.145     2.655    ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_2
    SLICE_X6Y158         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     2.788 f  ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.167     2.955    ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1_n_0
    SLICE_X5Y156         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.099     3.054 r  ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.437     3.491    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X5Y126         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     3.641 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=1, routed)           0.507     4.148    ps_block_i/zynq_ultra_ps_e_0/inst/maxigp1_wready
    PS8_X0Y0             PS8                                          r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.342    11.814    ps_block_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.146    11.960    
                         clock uncertainty           -0.159    11.801    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1WREADY)
                                                     -0.968    10.833    ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.833    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg10_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.690ns (21.133%)  route 2.575ns (78.867%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.820 - 10.312 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.594ns (routing 0.710ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.640ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.594     1.793    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X5Y126         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.873 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.313     2.186    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[3][1]
    SLICE_X6Y126         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.275 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.051     2.326    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2_n_0
    SLICE_X6Y126         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.423 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.140     2.563    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X6Y126         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     2.651 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.568     3.219    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X0Y142         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.366 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wstrb[0]_INST_0/O
                         net (fo=1, routed)           0.297     3.663    ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wstrb[4]
    SLICE_X1Y151         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     3.763 r  ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wstrb[0]_INST_0/O
                         net (fo=37, routed)          0.798     4.561    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/s00_axi_wstrb[0]
    SLICE_X16Y158        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.650 r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg10[7]_i_1/O
                         net (fo=8, routed)           0.408     5.058    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg10_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.348    11.820    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y157        FDRE                                         r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg10_reg[2]/C
                         clock pessimism              0.146    11.966    
                         clock uncertainty           -0.159    11.807    
    SLICE_X16Y157        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    11.747    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg10_reg[2]
  -------------------------------------------------------------------
                         required time                         11.747    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg10_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.690ns (21.133%)  route 2.575ns (78.867%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.820 - 10.312 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.594ns (routing 0.710ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.640ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.594     1.793    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X5Y126         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.873 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.313     2.186    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[3][1]
    SLICE_X6Y126         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.275 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.051     2.326    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2_n_0
    SLICE_X6Y126         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.423 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.140     2.563    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X6Y126         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     2.651 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.568     3.219    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X0Y142         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.366 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wstrb[0]_INST_0/O
                         net (fo=1, routed)           0.297     3.663    ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wstrb[4]
    SLICE_X1Y151         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     3.763 r  ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wstrb[0]_INST_0/O
                         net (fo=37, routed)          0.798     4.561    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/s00_axi_wstrb[0]
    SLICE_X16Y158        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.650 r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg10[7]_i_1/O
                         net (fo=8, routed)           0.408     5.058    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg10_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.348    11.820    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y157        FDRE                                         r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg10_reg[3]/C
                         clock pessimism              0.146    11.966    
                         clock uncertainty           -0.159    11.807    
    SLICE_X16Y157        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060    11.747    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg10_reg[3]
  -------------------------------------------------------------------
                         required time                         11.747    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg10_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.690ns (21.133%)  route 2.575ns (78.867%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.820 - 10.312 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.594ns (routing 0.710ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.640ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.594     1.793    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X5Y126         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.873 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.313     2.186    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[3][1]
    SLICE_X6Y126         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.275 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.051     2.326    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2_n_0
    SLICE_X6Y126         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.423 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.140     2.563    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X6Y126         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     2.651 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.568     3.219    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X0Y142         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.366 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wstrb[0]_INST_0/O
                         net (fo=1, routed)           0.297     3.663    ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wstrb[4]
    SLICE_X1Y151         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     3.763 r  ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wstrb[0]_INST_0/O
                         net (fo=37, routed)          0.798     4.561    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/s00_axi_wstrb[0]
    SLICE_X16Y158        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.650 r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg10[7]_i_1/O
                         net (fo=8, routed)           0.408     5.058    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg10_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.348    11.820    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y157        FDRE                                         r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg10_reg[6]/C
                         clock pessimism              0.146    11.966    
                         clock uncertainty           -0.159    11.807    
    SLICE_X16Y157        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060    11.747    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg10_reg[6]
  -------------------------------------------------------------------
                         required time                         11.747    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg11_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.636ns (19.563%)  route 2.615ns (80.437%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.823 - 10.312 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.594ns (routing 0.710ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.640ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.594     1.793    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X5Y126         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.873 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.313     2.186    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[3][1]
    SLICE_X6Y126         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.275 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.051     2.326    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2_n_0
    SLICE_X6Y126         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.423 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.140     2.563    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X6Y126         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     2.651 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.568     3.219    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X0Y142         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.366 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wstrb[0]_INST_0/O
                         net (fo=1, routed)           0.297     3.663    ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wstrb[4]
    SLICE_X1Y151         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     3.763 r  ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wstrb[0]_INST_0/O
                         net (fo=37, routed)          0.796     4.559    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/s00_axi_wstrb[0]
    SLICE_X16Y158        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     4.594 r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg11[7]_i_1/O
                         net (fo=8, routed)           0.450     5.044    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0
    SLICE_X16Y159        FDRE                                         r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg11_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.351    11.823    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y159        FDRE                                         r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg11_reg[4]/C
                         clock pessimism              0.146    11.969    
                         clock uncertainty           -0.159    11.810    
    SLICE_X16Y159        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.750    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg11_reg[4]
  -------------------------------------------------------------------
                         required time                         11.750    
                         arrival time                          -5.044    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg11_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.636ns (19.563%)  route 2.615ns (80.437%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.823 - 10.312 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.594ns (routing 0.710ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.640ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.594     1.793    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X5Y126         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.873 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.313     2.186    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[3][1]
    SLICE_X6Y126         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.275 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.051     2.326    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2_n_0
    SLICE_X6Y126         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.423 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.140     2.563    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X6Y126         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     2.651 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.568     3.219    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X0Y142         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.366 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wstrb[0]_INST_0/O
                         net (fo=1, routed)           0.297     3.663    ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wstrb[4]
    SLICE_X1Y151         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     3.763 r  ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wstrb[0]_INST_0/O
                         net (fo=37, routed)          0.796     4.559    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/s00_axi_wstrb[0]
    SLICE_X16Y158        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     4.594 r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg11[7]_i_1/O
                         net (fo=8, routed)           0.450     5.044    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0
    SLICE_X16Y159        FDRE                                         r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg11_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.351    11.823    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y159        FDRE                                         r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg11_reg[7]/C
                         clock pessimism              0.146    11.969    
                         clock uncertainty           -0.159    11.810    
    SLICE_X16Y159        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    11.750    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg11_reg[7]
  -------------------------------------------------------------------
                         required time                         11.750    
                         arrival time                          -5.044    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg18_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.733ns (22.582%)  route 2.513ns (77.418%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.820 - 10.312 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.594ns (routing 0.710ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.640ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.594     1.793    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X5Y126         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.873 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.313     2.186    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[3][1]
    SLICE_X6Y126         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.275 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.051     2.326    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2_n_0
    SLICE_X6Y126         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.423 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.157     2.580    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X6Y126         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     2.728 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.621     3.349    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X0Y141         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     3.400 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wstrb[1]_INST_0/O
                         net (fo=1, routed)           0.326     3.726    ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wstrb[5]
    SLICE_X1Y151         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     3.893 r  ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wstrb[1]_INST_0/O
                         net (fo=37, routed)          0.567     4.460    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/s00_axi_wstrb[1]
    SLICE_X10Y151        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.561 r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg18[15]_i_1/O
                         net (fo=8, routed)           0.478     5.039    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0
    SLICE_X10Y151        FDRE                                         r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg18_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.348    11.820    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y151        FDRE                                         r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg18_reg[10]/C
                         clock pessimism              0.146    11.966    
                         clock uncertainty           -0.159    11.807    
    SLICE_X10Y151        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    11.746    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg18_reg[10]
  -------------------------------------------------------------------
                         required time                         11.746    
                         arrival time                          -5.039    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg18_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.733ns (22.582%)  route 2.513ns (77.418%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.820 - 10.312 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.594ns (routing 0.710ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.640ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.594     1.793    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X5Y126         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.873 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.313     2.186    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[3][1]
    SLICE_X6Y126         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.275 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.051     2.326    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2_n_0
    SLICE_X6Y126         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.423 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.157     2.580    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X6Y126         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     2.728 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.621     3.349    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X0Y141         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     3.400 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wstrb[1]_INST_0/O
                         net (fo=1, routed)           0.326     3.726    ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wstrb[5]
    SLICE_X1Y151         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     3.893 r  ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wstrb[1]_INST_0/O
                         net (fo=37, routed)          0.567     4.460    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/s00_axi_wstrb[1]
    SLICE_X10Y151        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.561 r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg18[15]_i_1/O
                         net (fo=8, routed)           0.478     5.039    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0
    SLICE_X10Y151        FDRE                                         r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg18_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.348    11.820    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y151        FDRE                                         r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg18_reg[11]/C
                         clock pessimism              0.146    11.966    
                         clock uncertainty           -0.159    11.807    
    SLICE_X10Y151        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061    11.746    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg18_reg[11]
  -------------------------------------------------------------------
                         required time                         11.746    
                         arrival time                          -5.039    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg18_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.733ns (22.582%)  route 2.513ns (77.418%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.820 - 10.312 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.594ns (routing 0.710ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.640ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.594     1.793    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X5Y126         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.873 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.313     2.186    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[3][1]
    SLICE_X6Y126         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.275 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.051     2.326    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2_n_0
    SLICE_X6Y126         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.423 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.157     2.580    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X6Y126         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     2.728 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.621     3.349    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X0Y141         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     3.400 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wstrb[1]_INST_0/O
                         net (fo=1, routed)           0.326     3.726    ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wstrb[5]
    SLICE_X1Y151         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     3.893 r  ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wstrb[1]_INST_0/O
                         net (fo=37, routed)          0.567     4.460    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/s00_axi_wstrb[1]
    SLICE_X10Y151        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.561 r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg18[15]_i_1/O
                         net (fo=8, routed)           0.478     5.039    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0
    SLICE_X10Y151        FDRE                                         r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg18_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.348    11.820    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y151        FDRE                                         r  ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg18_reg[12]/C
                         clock pessimism              0.146    11.966    
                         clock uncertainty           -0.159    11.807    
    SLICE_X10Y151        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    11.746    ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg18_reg[12]
  -------------------------------------------------------------------
                         required time                         11.746    
                         arrival time                          -5.039    
  -------------------------------------------------------------------
                         slack                                  6.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.768%)  route 0.119ns (67.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.367ns (routing 0.640ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.710ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.367     1.527    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X7Y143         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.585 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/Q
                         net (fo=1, routed)           0.119     1.704    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[27]
    SLICE_X6Y141         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.577     1.776    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X6Y141         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
                         clock pessimism             -0.146     1.630    
    SLICE_X6Y141         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.690    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.059ns (43.704%)  route 0.076ns (56.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.380ns (routing 0.640ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.710ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.380     1.540    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y124         FDCE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.599 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/Q
                         net (fo=3, routed)           0.076     1.675    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[4]
    SLICE_X6Y125         FDCE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.588     1.787    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y125         FDCE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.197     1.590    
    SLICE_X6Y125         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.652    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 ps_block_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/vio_0/inst/PROBE_IN_INST/dn_activity_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.082ns (42.487%)  route 0.111ns (57.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.362ns (routing 0.640ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.710ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.362     1.522    ps_block_i/vio_0/inst/PROBE_IN_INST/out
    SLICE_X3Y171         FDRE                                         r  ps_block_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.581 f  ps_block_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[8]/Q
                         net (fo=3, routed)           0.086     1.667    ps_block_i/vio_0/inst/PROBE_IN_INST/data_int_sync1[8]
    SLICE_X4Y172         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.023     1.690 r  ps_block_i/vio_0/inst/PROBE_IN_INST/dn_activity[8]_i_1/O
                         net (fo=1, routed)           0.025     1.715    ps_block_i/vio_0/inst/PROBE_IN_INST/dn_activity122_out
    SLICE_X4Y172         FDRE                                         r  ps_block_i/vio_0/inst/PROBE_IN_INST/dn_activity_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.579     1.778    ps_block_i/vio_0/inst/PROBE_IN_INST/out
    SLICE_X4Y172         FDRE                                         r  ps_block_i/vio_0/inst/PROBE_IN_INST/dn_activity_reg[8]/C
                         clock pessimism             -0.146     1.632    
    SLICE_X4Y172         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     1.692    ps_block_i/vio_0/inst/PROBE_IN_INST/dn_activity_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.106ns (56.684%)  route 0.081ns (43.316%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.356ns (routing 0.640ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.710ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.356     1.516    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X4Y149         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.574 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[15]/Q
                         net (fo=1, routed)           0.062     1.636    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg_n_0_[15]
    SLICE_X3Y149         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     1.658 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr0_carry_i_3__0/O
                         net (fo=1, routed)           0.009     1.667    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr0_carry_i_3__0_n_0
    SLICE_X3Y149         CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.026     1.693 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr0_carry/O[6]
                         net (fo=1, routed)           0.010     1.703    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr0_carry_n_9
    SLICE_X3Y149         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.567     1.766    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X3Y149         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[15]/C
                         clock pessimism             -0.146     1.620    
    SLICE_X3Y149         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.680    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.060ns (44.118%)  route 0.076ns (55.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.380ns (routing 0.640ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.710ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.380     1.540    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y124         FDCE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.600 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=5, routed)           0.076     1.676    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[2]
    SLICE_X6Y125         FDCE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.588     1.787    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y125         FDCE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.197     1.590    
    SLICE_X6Y125         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.652    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.096ns (52.174%)  route 0.088ns (47.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.358ns (routing 0.640ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.710ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.358     1.518    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X7Y146         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y146         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.578 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[5]/Q
                         net (fo=2, routed)           0.066     1.644    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg_n_0_[5]
    SLICE_X6Y146         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     1.680 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.022     1.702    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pre_mi_addr[5]
    SLICE_X6Y146         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.565     1.764    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X6Y146         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[5]/C
                         clock pessimism             -0.146     1.618    
    SLICE_X6Y146         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.678    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/queue_id_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.058ns (31.522%)  route 0.126ns (68.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.366ns (routing 0.640ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.710ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.366     1.526    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X0Y133         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.584 r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_reg[9]/Q
                         net (fo=2, routed)           0.126     1.710    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q[9]
    SLICE_X1Y131         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/queue_id_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.570     1.769    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X1Y131         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/queue_id_reg[9]/C
                         clock pessimism             -0.146     1.623    
    SLICE_X1Y131         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.685    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/queue_id_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.058ns (40.000%)  route 0.087ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      1.420ns (routing 0.640ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.710ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.420     1.580    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X5Y183         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y183         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.638 r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.087     1.725    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/skid_buffer_reg[1][0]
    SLICE_X5Y186         SRL16E                                       r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.672     1.871    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X5Y186         SRL16E                                       r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.201     1.670    
    SLICE_X5Y186         SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     1.699    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/vio_0/inst/U_XSDB_SLAVE/reg_test_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.059ns (30.729%)  route 0.133ns (69.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.357ns (routing 0.640ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.710ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.357     1.517    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X12Y170        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y170        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.576 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/Q
                         net (fo=2, routed)           0.133     1.709    ps_block_i/vio_0/inst/U_XSDB_SLAVE/sl_iport_i[26]
    SLICE_X13Y170        FDRE                                         r  ps_block_i/vio_0/inst/U_XSDB_SLAVE/reg_test_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.568     1.767    ps_block_i/vio_0/inst/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X13Y170        FDRE                                         r  ps_block_i/vio_0/inst/U_XSDB_SLAVE/reg_test_reg[5]/C
                         clock pessimism             -0.146     1.621    
    SLICE_X13Y170        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.683    ps_block_i/vio_0/inst/U_XSDB_SLAVE/reg_test_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.081ns (44.262%)  route 0.102ns (55.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.348ns (routing 0.640ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.710ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.348     1.508    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y162        FDSE                                         r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y162        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.567 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/state_reg[0]/Q
                         net (fo=72, routed)          0.078     1.645    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/state[0]
    SLICE_X14Y162        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     1.667 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output[30]_i_1/O
                         net (fo=1, routed)           0.024     1.691    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output[30]_i_1_n_0
    SLICE_X14Y162        FDRE                                         r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.552     1.751    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X14Y162        FDRE                                         r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[30]/C
                         clock pessimism             -0.146     1.605    
    SLICE_X14Y162        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.665    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.156 }
Period(ns):         10.312
Sources:            { ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP1ACLK  n/a            3.000         10.312      7.312      PS8_X0Y0      ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.312      7.312      PS8_X0Y0      ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.312      9.248      SLICE_X2Y161  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.312      9.248      SLICE_X2Y161  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.312      9.248      SLICE_X2Y161  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.312      9.248      SLICE_X2Y166  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.312      9.248      SLICE_X1Y170  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.312      9.248      SLICE_X1Y170  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.312      9.248      SLICE_X1Y170  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.312      9.248      SLICE_X2Y161  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0      ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0      ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0      ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0      ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X2Y161  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X2Y161  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X2Y161  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X2Y161  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X2Y161  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X2Y161  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0      ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0      ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0      ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0      ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X2Y161  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X2Y161  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X2Y161  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X2Y161  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X2Y161  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X2Y161  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       38.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.716ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.215ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
                            (falling edge-triggered cell FDCE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@41.248ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.923ns (35.378%)  route 1.686ns (64.622%))
  Logic Levels:           8  (LUT1=1 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 45.288 - 41.248 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.709ns (routing 0.832ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.759ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534     1.733    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.811 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337     3.148    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.176 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.709     4.885    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X17Y179        FDCE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y179        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.964 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/Q
                         net (fo=4, routed)           0.223     5.187    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[5]
    SLICE_X17Y179        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     5.335 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=12, routed)          0.321     5.656    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SEL
    SLICE_X16Y183        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     5.752 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/capture_INST_0/O
                         net (fo=35, routed)          0.148     5.900    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X16Y185        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     6.047 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=35, routed)          0.265     6.312    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLICE_X13Y183        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     6.464 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, routed)           0.040     6.504    ps_block_i/debug_bridge_1/inst/lut_buffer/inst/tdo_i
    SLICE_X13Y183        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     6.556 r  ps_block_i/debug_bridge_1/inst/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           0.419     6.975    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X16Y183        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     7.010 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.058     7.068    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo
    SLICE_X16Y183        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     7.216 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/O
                         net (fo=1, routed)           0.197     7.413    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TDO_O_reg
    SLICE_X16Y179        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     7.479 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tdo_rise_edge_inferred_i_1/O
                         net (fo=1, routed)           0.015     7.494    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge
    SLICE_X16Y179        FDCE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     41.248    41.248 r  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    41.383    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    41.408 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    42.756    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    42.814 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    43.753    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.777 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.511    45.288    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O_reg
    SLICE_X16Y179        FDCE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism              0.755    46.043    
                         clock uncertainty           -0.359    45.684    
    SLICE_X16Y179        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    45.709    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                         45.709    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 38.215    

Slack (MET) :             39.019ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@41.248ns)
  Data Path Delay:        1.707ns  (logic 0.339ns (19.859%)  route 1.368ns (80.141%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 86.577 - 82.496 ) 
    Source Clock Delay      (SCD):    4.942ns = ( 46.190 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.766ns (routing 0.832ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.759ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     41.248    41.248 f  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.766    46.190    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X17Y180        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y180        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    46.268 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.277    46.545    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X16Y183        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    46.694 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          0.469    47.163    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X13Y185        LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.112    47.275 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.622    47.897    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X13Y189        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.552    86.577    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y189        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[18]/C
                         clock pessimism              0.759    87.336    
                         clock uncertainty           -0.359    86.977    
    SLICE_X13Y189        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    86.916    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[18]
  -------------------------------------------------------------------
                         required time                         86.916    
                         arrival time                         -47.897    
  -------------------------------------------------------------------
                         slack                                 39.019    

Slack (MET) :             39.020ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@41.248ns)
  Data Path Delay:        1.706ns  (logic 0.339ns (19.871%)  route 1.367ns (80.129%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 86.577 - 82.496 ) 
    Source Clock Delay      (SCD):    4.942ns = ( 46.190 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.766ns (routing 0.832ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.759ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     41.248    41.248 f  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.766    46.190    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X17Y180        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y180        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    46.268 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.277    46.545    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X16Y183        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    46.694 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          0.469    47.163    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X13Y185        LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.112    47.275 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.621    47.896    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X13Y189        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.552    86.577    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y189        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[17]/C
                         clock pessimism              0.759    87.336    
                         clock uncertainty           -0.359    86.977    
    SLICE_X13Y189        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    86.916    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[17]
  -------------------------------------------------------------------
                         required time                         86.916    
                         arrival time                         -47.896    
  -------------------------------------------------------------------
                         slack                                 39.020    

Slack (MET) :             39.080ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@41.248ns)
  Data Path Delay:        1.649ns  (logic 0.339ns (20.558%)  route 1.310ns (79.442%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 86.579 - 82.496 ) 
    Source Clock Delay      (SCD):    4.942ns = ( 46.190 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.766ns (routing 0.832ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.759ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     41.248    41.248 f  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.766    46.190    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X17Y180        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y180        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    46.268 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.277    46.545    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X16Y183        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    46.694 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          0.469    47.163    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X13Y185        LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.112    47.275 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.564    47.839    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X15Y188        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.554    86.579    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y188        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[11]/C
                         clock pessimism              0.759    87.338    
                         clock uncertainty           -0.359    86.979    
    SLICE_X15Y188        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    86.919    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[11]
  -------------------------------------------------------------------
                         required time                         86.919    
                         arrival time                         -47.839    
  -------------------------------------------------------------------
                         slack                                 39.080    

Slack (MET) :             39.080ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@41.248ns)
  Data Path Delay:        1.649ns  (logic 0.339ns (20.558%)  route 1.310ns (79.442%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 86.579 - 82.496 ) 
    Source Clock Delay      (SCD):    4.942ns = ( 46.190 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.766ns (routing 0.832ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.759ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     41.248    41.248 f  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.766    46.190    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X17Y180        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y180        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    46.268 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.277    46.545    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X16Y183        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    46.694 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          0.469    47.163    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X13Y185        LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.112    47.275 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.564    47.839    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X15Y188        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.554    86.579    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y188        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[15]/C
                         clock pessimism              0.759    87.338    
                         clock uncertainty           -0.359    86.979    
    SLICE_X15Y188        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060    86.919    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[15]
  -------------------------------------------------------------------
                         required time                         86.919    
                         arrival time                         -47.839    
  -------------------------------------------------------------------
                         slack                                 39.080    

Slack (MET) :             39.080ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@41.248ns)
  Data Path Delay:        1.649ns  (logic 0.339ns (20.558%)  route 1.310ns (79.442%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 86.579 - 82.496 ) 
    Source Clock Delay      (SCD):    4.942ns = ( 46.190 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.766ns (routing 0.832ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.759ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     41.248    41.248 f  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.766    46.190    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X17Y180        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y180        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    46.268 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.277    46.545    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X16Y183        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    46.694 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          0.469    47.163    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X13Y185        LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.112    47.275 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.564    47.839    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X15Y188        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.554    86.579    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y188        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[7]/C
                         clock pessimism              0.759    87.338    
                         clock uncertainty           -0.359    86.979    
    SLICE_X15Y188        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060    86.919    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[7]
  -------------------------------------------------------------------
                         required time                         86.919    
                         arrival time                         -47.839    
  -------------------------------------------------------------------
                         slack                                 39.080    

Slack (MET) :             39.080ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@41.248ns)
  Data Path Delay:        1.649ns  (logic 0.339ns (20.558%)  route 1.310ns (79.442%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 86.579 - 82.496 ) 
    Source Clock Delay      (SCD):    4.942ns = ( 46.190 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.766ns (routing 0.832ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.759ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     41.248    41.248 f  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.766    46.190    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X17Y180        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y180        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    46.268 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.277    46.545    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X16Y183        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    46.694 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          0.469    47.163    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X13Y185        LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.112    47.275 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.564    47.839    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X15Y188        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.554    86.579    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y188        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[9]/C
                         clock pessimism              0.759    87.338    
                         clock uncertainty           -0.359    86.979    
    SLICE_X15Y188        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    86.919    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[9]
  -------------------------------------------------------------------
                         required time                         86.919    
                         arrival time                         -47.839    
  -------------------------------------------------------------------
                         slack                                 39.080    

Slack (MET) :             39.082ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@41.248ns)
  Data Path Delay:        1.647ns  (logic 0.339ns (20.583%)  route 1.308ns (79.417%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 86.579 - 82.496 ) 
    Source Clock Delay      (SCD):    4.942ns = ( 46.190 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.766ns (routing 0.832ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.759ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     41.248    41.248 f  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.766    46.190    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X17Y180        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y180        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    46.268 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.277    46.545    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X16Y183        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    46.694 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          0.469    47.163    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X13Y185        LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.112    47.275 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.562    47.837    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X15Y188        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.554    86.579    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y188        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[10]/C
                         clock pessimism              0.759    87.338    
                         clock uncertainty           -0.359    86.979    
    SLICE_X15Y188        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    86.919    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[10]
  -------------------------------------------------------------------
                         required time                         86.919    
                         arrival time                         -47.837    
  -------------------------------------------------------------------
                         slack                                 39.082    

Slack (MET) :             39.082ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@41.248ns)
  Data Path Delay:        1.647ns  (logic 0.339ns (20.583%)  route 1.308ns (79.417%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 86.579 - 82.496 ) 
    Source Clock Delay      (SCD):    4.942ns = ( 46.190 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.766ns (routing 0.832ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.759ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     41.248    41.248 f  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.766    46.190    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X17Y180        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y180        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    46.268 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.277    46.545    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X16Y183        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    46.694 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          0.469    47.163    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X13Y185        LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.112    47.275 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.562    47.837    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X15Y188        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.554    86.579    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y188        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[14]/C
                         clock pessimism              0.759    87.338    
                         clock uncertainty           -0.359    86.979    
    SLICE_X15Y188        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    86.919    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[14]
  -------------------------------------------------------------------
                         required time                         86.919    
                         arrival time                         -47.837    
  -------------------------------------------------------------------
                         slack                                 39.082    

Slack (MET) :             39.082ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@41.248ns)
  Data Path Delay:        1.647ns  (logic 0.339ns (20.583%)  route 1.308ns (79.417%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 86.579 - 82.496 ) 
    Source Clock Delay      (SCD):    4.942ns = ( 46.190 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.766ns (routing 0.832ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.759ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     41.248    41.248 f  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.766    46.190    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X17Y180        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y180        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    46.268 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.277    46.545    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X16Y183        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    46.694 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          0.469    47.163    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X13Y185        LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.112    47.275 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.562    47.837    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X15Y188        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.554    86.579    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y188        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[16]/C
                         clock pessimism              0.759    87.338    
                         clock uncertainty           -0.359    86.979    
    SLICE_X15Y188        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    86.919    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[16]
  -------------------------------------------------------------------
                         required time                         86.919    
                         arrival time                         -47.837    
  -------------------------------------------------------------------
                         slack                                 39.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.094ns (51.366%)  route 0.089ns (48.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Net Delay (Source):      1.563ns (routing 0.759ns, distribution 0.804ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.832ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348     1.508    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.566 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939     2.505    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.529 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.563     4.092    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tck
    SLICE_X17Y185        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y185        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.150 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[10]/Q
                         net (fo=2, routed)           0.067     4.217    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid[10]
    SLICE_X16Y185        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     4.253 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid[9]_i_1/O
                         net (fo=1, routed)           0.022     4.275    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid[9]_i_1_n_0
    SLICE_X16Y185        FDSE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534     1.733    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.811 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337     3.148    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.176 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.774     4.950    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tck
    SLICE_X16Y185        FDSE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[9]/C
                         clock pessimism             -0.759     4.191    
    SLICE_X16Y185        FDSE (Hold_BFF_SLICEL_C_D)
                                                      0.060     4.251    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.251    
                         arrival time                           4.275    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Net Delay (Source):      0.944ns (routing 0.456ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.505ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.944     2.659    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_2
    SLICE_X18Y177        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y177        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.698 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[6]/Q
                         net (fo=1, routed)           0.042     2.740    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg[6]
    SLICE_X18Y177        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.066     3.154    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_2
    SLICE_X18Y177        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[5]/C
                         clock pessimism             -0.489     2.665    
    SLICE_X18Y177        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     2.712    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.712    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.095ns (54.286%)  route 0.080ns (45.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Net Delay (Source):      1.550ns (routing 0.759ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.832ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348     1.508    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.566 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939     2.505    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.529 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.550     4.079    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/tck
    SLICE_X13Y180        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y180        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.140 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/Q
                         net (fo=8, routed)           0.071     4.211    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]
    SLICE_X13Y179        LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.034     4.245 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[4]_i_1/O
                         net (fo=1, routed)           0.009     4.254    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/p_0_in[4]
    SLICE_X13Y179        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534     1.733    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.811 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337     3.148    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.176 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.704     4.880    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/tck
    SLICE_X13Y179        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[4]/C
                         clock pessimism             -0.720     4.160    
    SLICE_X13Y179        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.222    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.222    
                         arrival time                           4.254    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.060ns (21.739%)  route 0.216ns (78.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Net Delay (Source):      1.517ns (routing 0.759ns, distribution 0.758ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.832ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348     1.508    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.566 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939     2.505    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.529 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.517     4.046    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_2
    SLICE_X18Y177        FDSE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y177        FDSE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     4.106 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[1]/Q
                         net (fo=1, routed)           0.216     4.322    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg[1]
    SLICE_X16Y183        FDSE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534     1.733    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.811 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337     3.148    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.176 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.769     4.945    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_2
    SLICE_X16Y183        FDSE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[0]/C
                         clock pessimism             -0.720     4.225    
    SLICE_X16Y183        FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.060     4.285    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.285    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.052ns (49.524%)  route 0.053ns (50.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Net Delay (Source):      0.970ns (routing 0.456ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.505ns, distribution 0.592ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.970     2.685    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tck
    SLICE_X17Y183        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y183        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.723 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state_reg[0]/Q
                         net (fo=33, routed)          0.035     2.758    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/id_state[0]
    SLICE_X17Y184        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     2.772 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid[25]_i_1/O
                         net (fo=1, routed)           0.018     2.790    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid[25]_i_1_n_0
    SLICE_X17Y184        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.097     3.185    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tck
    SLICE_X17Y184        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[25]/C
                         clock pessimism             -0.479     2.706    
    SLICE_X17Y184        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     2.752    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.052ns (48.598%)  route 0.055ns (51.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Net Delay (Source):      0.970ns (routing 0.456ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.505ns, distribution 0.592ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.970     2.685    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tck
    SLICE_X17Y183        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y183        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.723 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state_reg[0]/Q
                         net (fo=33, routed)          0.034     2.757    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/id_state[0]
    SLICE_X17Y184        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     2.771 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid[24]_i_1/O
                         net (fo=1, routed)           0.021     2.792    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid[24]_i_1_n_0
    SLICE_X17Y184        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.097     3.185    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tck
    SLICE_X17Y184        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[24]/C
                         clock pessimism             -0.479     2.706    
    SLICE_X17Y184        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.752    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.151ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Net Delay (Source):      0.941ns (routing 0.456ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.505ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.941     2.656    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/tck
    SLICE_X13Y178        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y178        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.693 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.055     2.748    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X13Y178        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.063     3.151    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/tck
    SLICE_X13Y178        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                         clock pessimism             -0.489     2.662    
    SLICE_X13Y178        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.708    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           2.748    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.190%)  route 0.067ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Net Delay (Source):      0.942ns (routing 0.456ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.505ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.942     2.657    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/tck
    SLICE_X13Y178        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y178        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.695 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.067     2.762    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X13Y179        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.061     3.149    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/tck
    SLICE_X13Y179        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                         clock pessimism             -0.476     2.673    
    SLICE_X13Y179        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.720    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Net Delay (Source):      0.966ns (routing 0.456ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.505ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.966     2.681    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y186        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y186        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.720 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/Q
                         net (fo=2, routed)           0.025     2.745    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]
    SLICE_X15Y186        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     2.760 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.015     2.775    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X15Y186        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.091     3.179    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y186        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism             -0.492     2.687    
    SLICE_X15Y186        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.733    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.184ns
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Net Delay (Source):      0.970ns (routing 0.456ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.505ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.970     2.685    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.724 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/Q
                         net (fo=2, routed)           0.025     2.749    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]
    SLICE_X15Y185        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     2.763 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.016     2.779    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X15Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.096     3.184    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism             -0.493     2.691    
    SLICE_X15Y185        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.737    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
Waveform(ns):       { 0.000 41.248 }
Period(ns):         82.496
Sources:            { ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         82.496      81.206     BUFGCE_X0Y26   ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         82.496      81.432     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         82.496      81.432     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         82.496      81.432     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         82.496      81.432     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         82.496      81.432     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         82.496      81.432     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         82.496      81.432     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         82.496      81.432     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         82.496      81.432     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         41.248      40.716     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         41.248      40.716     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         41.248      40.716     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         41.248      40.716     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         41.248      40.716     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         41.248      40.716     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         41.248      40.716     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         41.248      40.716     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         41.248      40.716     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         41.248      40.716     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         41.248      40.716     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         41.248      40.716     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         41.248      40.716     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         41.248      40.716     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         41.248      40.716     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         41.248      40.716     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         41.248      40.716     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         41.248      40.716     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         41.248      40.716     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         41.248      40.716     SLICE_X12Y176  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        9.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.747ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.099ns (28.779%)  route 0.245ns (71.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.820 - 10.312 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.534ns (routing 0.710ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.640ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.534     1.733    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.811 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.173     1.984    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X17Y162        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     2.083 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.072     2.155    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X17Y162        FDRE                                         r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.348    11.820    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE                                         r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism              0.216    12.036    
                         clock uncertainty           -0.159    11.877    
    SLICE_X17Y162        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.902    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                         11.902    
                         arrival time                          -2.155    
  -------------------------------------------------------------------
                         slack                                  9.747    

Slack (MET) :             40.129ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[20][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (MaxDelay Path 41.248ns)
  Data Path Delay:        1.144ns  (logic 0.293ns (25.612%)  route 0.851ns (74.388%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 41.248ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y179                                     0.000     0.000 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X16Y179        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.333     0.414    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X15Y159        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     0.504 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.446     0.950    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X10Y161        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     1.072 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[20][0]_i_1/O
                         net (fo=1, routed)           0.072     1.144    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[20][0]_i_1_n_0
    SLICE_X10Y161        FDRE                                         r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.248    41.248    
    SLICE_X10Y161        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    41.273    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[20][0]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                          -1.144    
  -------------------------------------------------------------------
                         slack                                 40.129    

Slack (MET) :             40.189ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[28][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (MaxDelay Path 41.248ns)
  Data Path Delay:        1.084ns  (logic 0.319ns (29.428%)  route 0.765ns (70.572%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 41.248ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y179                                     0.000     0.000 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X16Y179        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.333     0.414    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X15Y159        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     0.504 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.383     0.887    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X11Y161        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.035 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[28][0]_i_1/O
                         net (fo=1, routed)           0.049     1.084    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[28][0]_i_1_n_0
    SLICE_X11Y161        FDRE                                         r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.248    41.248    
    SLICE_X11Y161        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    41.273    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[28][0]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 40.189    

Slack (MET) :             40.214ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[27][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (MaxDelay Path 41.248ns)
  Data Path Delay:        1.059ns  (logic 0.294ns (27.762%)  route 0.765ns (72.238%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 41.248ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y179                                     0.000     0.000 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X16Y179        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.333     0.414    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X15Y159        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     0.504 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.382     0.886    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X11Y159        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     1.009 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[27][0]_i_1/O
                         net (fo=1, routed)           0.050     1.059    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[27][0]_i_1_n_0
    SLICE_X11Y159        FDRE                                         r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.248    41.248    
    SLICE_X11Y159        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    41.273    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[27][0]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                 40.214    

Slack (MET) :             40.222ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[26][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (MaxDelay Path 41.248ns)
  Data Path Delay:        1.051ns  (logic 0.294ns (27.973%)  route 0.757ns (72.027%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 41.248ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y179                                     0.000     0.000 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X16Y179        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.333     0.414    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X15Y159        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     0.504 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.374     0.878    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X11Y161        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     1.001 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[26][0]_i_1/O
                         net (fo=1, routed)           0.050     1.051    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[26][0]_i_1_n_0
    SLICE_X11Y161        FDRE                                         r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[26][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.248    41.248    
    SLICE_X11Y161        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    41.273    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[26][0]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 40.222    

Slack (MET) :             40.226ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[15][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (MaxDelay Path 41.248ns)
  Data Path Delay:        1.047ns  (logic 0.316ns (30.181%)  route 0.731ns (69.819%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 41.248ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y179                                     0.000     0.000 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X16Y179        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.333     0.414    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X15Y159        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     0.504 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.332     0.836    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X12Y158        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     0.981 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[15][0]_i_1/O
                         net (fo=1, routed)           0.066     1.047    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[15][0]_i_1_n_0
    SLICE_X12Y158        FDRE                                         r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.248    41.248    
    SLICE_X12Y158        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    41.273    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[15][0]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 40.226    

Slack (MET) :             40.260ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[21][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (MaxDelay Path 41.248ns)
  Data Path Delay:        1.013ns  (logic 0.221ns (21.816%)  route 0.792ns (78.184%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 41.248ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y179                                     0.000     0.000 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X16Y179        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.333     0.414    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X15Y159        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     0.504 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.410     0.914    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X11Y161        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     0.964 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[21][0]_i_1/O
                         net (fo=1, routed)           0.049     1.013    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[21][0]_i_1_n_0
    SLICE_X11Y161        FDRE                                         r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.248    41.248    
    SLICE_X11Y161        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    41.273    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[21][0]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 40.260    

Slack (MET) :             40.264ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[29][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (MaxDelay Path 41.248ns)
  Data Path Delay:        1.009ns  (logic 0.261ns (25.867%)  route 0.748ns (74.133%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 41.248ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y179                                     0.000     0.000 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X16Y179        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.333     0.414    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X15Y159        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     0.504 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.366     0.870    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X11Y159        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     0.960 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[29][0]_i_1/O
                         net (fo=1, routed)           0.049     1.009    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[29][0]_i_1_n_0
    SLICE_X11Y159        FDRE                                         r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[29][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.248    41.248    
    SLICE_X11Y159        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    41.273    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[29][0]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 40.264    

Slack (MET) :             40.319ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (MaxDelay Path 41.248ns)
  Data Path Delay:        0.954ns  (logic 0.296ns (31.027%)  route 0.658ns (68.973%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 41.248ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y179                                     0.000     0.000 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X16Y179        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.333     0.414    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X15Y159        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     0.504 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.266     0.770    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X12Y159        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     0.895 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[5][0]_i_1/O
                         net (fo=1, routed)           0.059     0.954    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[5][0]_i_1_n_0
    SLICE_X12Y159        FDRE                                         r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.248    41.248    
    SLICE_X12Y159        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    41.273    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[5][0]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                 40.319    

Slack (MET) :             40.322ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (MaxDelay Path 41.248ns)
  Data Path Delay:        0.951ns  (logic 0.320ns (33.649%)  route 0.631ns (66.351%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 41.248ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y179                                     0.000     0.000 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X16Y179        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.333     0.414    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X15Y159        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     0.504 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.239     0.743    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X13Y159        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     0.892 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[7][0]_i_1/O
                         net (fo=1, routed)           0.059     0.951    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[7][0]_i_1_n_0
    SLICE_X13Y159        FDRE                                         r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.248    41.248    
    SLICE_X13Y159        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    41.273    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[7][0]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                 40.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@41.248ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@41.248ns)
  Data Path Delay:        0.159ns  (logic 0.041ns (25.786%)  route 0.118ns (74.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.103ns = ( 42.351 - 41.248 ) 
    Source Clock Delay      (SCD):    0.996ns = ( 42.244 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.846ns (routing 0.387ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.434ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     41.248    41.248 f  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094    41.342    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017    41.359 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        0.846    42.205    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039    42.244 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.092    42.336    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X17Y162        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.041    42.377 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.026    42.403    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X17Y162        FDRE                                         r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     41.248    41.248 r  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120    41.368    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018    41.386 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        0.965    42.351    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE                                         r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism             -0.140    42.211    
    SLICE_X17Y162        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046    42.257    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                        -42.257    
                         arrival time                          42.403    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack        9.719ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.719ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (MaxDelay Path 10.312ns)
  Data Path Delay:        0.618ns  (logic 0.078ns (12.621%)  route 0.540ns (87.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.312ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176                                      0.000     0.000 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X8Y176         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.540     0.618    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X8Y176         FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.312    10.312    
    SLICE_X8Y176         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.337    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  9.719    

Slack (MET) :             9.880ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (MaxDelay Path 10.312ns)
  Data Path Delay:        0.457ns  (logic 0.078ns (17.068%)  route 0.379ns (82.932%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.312ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y172                                     0.000     0.000 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X17Y172        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.379     0.457    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X17Y174        FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.312    10.312    
    SLICE_X17Y174        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.337    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  9.880    

Slack (MET) :             9.908ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (MaxDelay Path 10.312ns)
  Data Path Delay:        0.429ns  (logic 0.079ns (18.415%)  route 0.350ns (81.585%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.312ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y172                                     0.000     0.000 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X17Y172        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.350     0.429    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X17Y174        FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.312    10.312    
    SLICE_X17Y174        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.337    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  9.908    

Slack (MET) :             9.944ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (MaxDelay Path 10.312ns)
  Data Path Delay:        0.393ns  (logic 0.076ns (19.338%)  route 0.317ns (80.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.312ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y177                                      0.000     0.000 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X8Y177         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.317     0.393    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X9Y176         FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.312    10.312    
    SLICE_X9Y176         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    10.337    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  9.944    

Slack (MET) :             9.952ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (MaxDelay Path 10.312ns)
  Data Path Delay:        0.385ns  (logic 0.080ns (20.779%)  route 0.305ns (79.221%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.312ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176                                      0.000     0.000 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X8Y176         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.305     0.385    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X8Y176         FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.312    10.312    
    SLICE_X8Y176         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.337    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  9.952    

Slack (MET) :             9.966ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (MaxDelay Path 10.312ns)
  Data Path Delay:        0.371ns  (logic 0.076ns (20.485%)  route 0.295ns (79.515%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.312ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y177                                      0.000     0.000 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X8Y177         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.295     0.371    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X8Y177         FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.312    10.312    
    SLICE_X8Y177         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.337    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  9.966    

Slack (MET) :             9.992ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (MaxDelay Path 10.312ns)
  Data Path Delay:        0.345ns  (logic 0.078ns (22.609%)  route 0.267ns (77.391%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.312ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y172                                     0.000     0.000 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X17Y172        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.267     0.345    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X17Y172        FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.312    10.312    
    SLICE_X17Y172        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.337    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  9.992    

Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (MaxDelay Path 10.312ns)
  Data Path Delay:        0.301ns  (logic 0.076ns (25.249%)  route 0.225ns (74.751%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.312ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y172                                     0.000     0.000 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X17Y172        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.225     0.301    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X17Y172        FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.312    10.312    
    SLICE_X17Y172        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.337    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             40.260ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (MaxDelay Path 41.248ns)
  Data Path Delay:        1.013ns  (logic 0.130ns (12.833%)  route 0.883ns (87.167%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 41.248ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y159                                     0.000     0.000 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X14Y159        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=8, routed)           0.546     0.625    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tap_tdi
    SLICE_X16Y183        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.676 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/sh_reg[0]_i_1/O
                         net (fo=1, routed)           0.337     1.013    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]_0
    SLICE_X16Y183        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.248    41.248    
    SLICE_X16Y183        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    41.273    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 40.260    

Slack (MET) :             40.563ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (MaxDelay Path 41.248ns)
  Data Path Delay:        0.710ns  (logic 0.167ns (23.521%)  route 0.543ns (76.479%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 41.248ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y159                                     0.000     0.000 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X14Y159        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=8, routed)           0.477     0.556    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/tap_tdi
    SLICE_X17Y178        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     0.644 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_2/O
                         net (fo=1, routed)           0.066     0.710    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_2_n_0
    SLICE_X17Y178        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.248    41.248    
    SLICE_X17Y178        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    41.273    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                 40.563    





---------------------------------------------------------------------------------------------------
From Clock:  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
  To Clock:  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       39.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.660ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@41.248ns fall@82.496ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@41.248ns)
  Data Path Delay:        1.282ns  (logic 0.469ns (36.583%)  route 0.813ns (63.417%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 86.584 - 82.496 ) 
    Source Clock Delay      (SCD):    5.019ns = ( 46.267 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.832ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.759ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     41.248    41.248 r  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.764    46.188    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    46.267 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.193    46.460    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X16Y183        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.135    46.595 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.231    46.826    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X15Y185        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099    46.925 f  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.096    47.021    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X14Y185        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    47.110 f  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.244    47.354    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X14Y185        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146    47.500 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.049    47.549    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X14Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.559    86.584    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.759    87.343    
                         clock uncertainty           -0.159    87.184    
    SLICE_X14Y185        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    87.209    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         87.209    
                         arrival time                         -47.549    
  -------------------------------------------------------------------
                         slack                                 39.660    

Slack (MET) :             39.799ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@41.248ns fall@82.496ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@41.248ns)
  Data Path Delay:        1.143ns  (logic 0.285ns (24.934%)  route 0.858ns (75.066%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 86.584 - 82.496 ) 
    Source Clock Delay      (SCD):    5.019ns = ( 46.267 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.832ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.759ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     41.248    41.248 r  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.764    46.188    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    46.267 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.193    46.460    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X16Y183        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.135    46.595 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.396    46.991    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X14Y185        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099    47.090 f  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.220    47.310    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X14Y185        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    47.361 f  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.049    47.410    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X14Y185        FDRE                                         f  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.559    86.584    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.759    87.343    
                         clock uncertainty           -0.159    87.184    
    SLICE_X14Y185        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    87.209    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         87.209    
                         arrival time                         -47.410    
  -------------------------------------------------------------------
                         slack                                 39.799    

Slack (MET) :             39.957ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@41.248ns fall@82.496ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@41.248ns)
  Data Path Delay:        1.042ns  (logic 0.377ns (36.180%)  route 0.665ns (63.820%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.091ns = ( 86.587 - 82.496 ) 
    Source Clock Delay      (SCD):    5.019ns = ( 46.267 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.832ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.759ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     41.248    41.248 r  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.764    46.188    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    46.267 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.193    46.460    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X16Y183        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.135    46.595 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.240    46.835    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X14Y186        LUT5 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.143    46.978 f  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.183    47.161    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y185        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    47.260 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.049    47.309    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X15Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.562    86.587    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.813    87.400    
                         clock uncertainty           -0.159    87.241    
    SLICE_X15Y185        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    87.266    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         87.266    
                         arrival time                         -47.309    
  -------------------------------------------------------------------
                         slack                                 39.957    

Slack (MET) :             39.962ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@41.248ns fall@82.496ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@41.248ns)
  Data Path Delay:        1.037ns  (logic 0.374ns (36.066%)  route 0.663ns (63.934%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.091ns = ( 86.587 - 82.496 ) 
    Source Clock Delay      (SCD):    5.019ns = ( 46.267 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.832ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.759ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     41.248    41.248 r  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.764    46.188    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    46.267 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.193    46.460    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X16Y183        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.135    46.595 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.240    46.835    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X14Y186        LUT5 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.143    46.978 f  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.180    47.158    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y185        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    47.254 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.050    47.304    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X15Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.562    86.587    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.813    87.400    
                         clock uncertainty           -0.159    87.241    
    SLICE_X15Y185        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    87.266    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         87.266    
                         arrival time                         -47.304    
  -------------------------------------------------------------------
                         slack                                 39.962    

Slack (MET) :             40.001ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@41.248ns fall@82.496ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@41.248ns)
  Data Path Delay:        0.994ns  (logic 0.377ns (37.928%)  route 0.617ns (62.072%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.087ns = ( 86.583 - 82.496 ) 
    Source Clock Delay      (SCD):    5.019ns = ( 46.267 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.832ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.759ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     41.248    41.248 r  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.764    46.188    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    46.267 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.193    46.460    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X16Y183        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.135    46.595 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.240    46.835    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X14Y186        LUT5 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.143    46.978 f  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.135    47.113    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y186        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    47.212 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.049    47.261    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X15Y186        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.558    86.583    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y186        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.813    87.396    
                         clock uncertainty           -0.159    87.237    
    SLICE_X15Y186        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    87.262    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         87.262    
                         arrival time                         -47.261    
  -------------------------------------------------------------------
                         slack                                 40.001    

Slack (MET) :             40.006ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@41.248ns fall@82.496ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@41.248ns)
  Data Path Delay:        0.989ns  (logic 0.374ns (37.816%)  route 0.615ns (62.184%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.087ns = ( 86.583 - 82.496 ) 
    Source Clock Delay      (SCD):    5.019ns = ( 46.267 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.832ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.759ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     41.248    41.248 r  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.764    46.188    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    46.267 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.193    46.460    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X16Y183        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.135    46.595 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.240    46.835    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X14Y186        LUT5 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.143    46.978 f  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.132    47.110    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y186        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    47.206 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.050    47.256    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X15Y186        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.558    86.583    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y186        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.813    87.396    
                         clock uncertainty           -0.159    87.237    
    SLICE_X15Y186        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    87.262    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         87.262    
                         arrival time                         -47.256    
  -------------------------------------------------------------------
                         slack                                 40.006    

Slack (MET) :             40.014ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@41.248ns fall@82.496ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@41.248ns)
  Data Path Delay:        0.928ns  (logic 0.357ns (38.470%)  route 0.571ns (61.530%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 86.584 - 82.496 ) 
    Source Clock Delay      (SCD):    5.019ns = ( 46.267 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.832ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.759ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     41.248    41.248 r  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.764    46.188    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    46.267 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.193    46.460    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X16Y183        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.135    46.595 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.231    46.826    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X15Y185        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099    46.925 f  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.097    47.022    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X14Y185        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123    47.145 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.050    47.195    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X14Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.559    86.584    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.759    87.343    
                         clock uncertainty           -0.159    87.184    
    SLICE_X14Y185        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    87.209    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         87.209    
                         arrival time                         -47.195    
  -------------------------------------------------------------------
                         slack                                 40.014    

Slack (MET) :             40.014ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@41.248ns fall@82.496ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@41.248ns)
  Data Path Delay:        0.981ns  (logic 0.376ns (38.328%)  route 0.605ns (61.672%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.087ns = ( 86.583 - 82.496 ) 
    Source Clock Delay      (SCD):    5.019ns = ( 46.267 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.832ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.759ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     41.248    41.248 r  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.764    46.188    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    46.267 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.193    46.460    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X16Y183        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.135    46.595 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.240    46.835    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X14Y186        LUT5 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.143    46.978 f  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.123    47.101    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y186        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098    47.199 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.049    47.248    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X15Y186        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.558    86.583    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y186        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.813    87.396    
                         clock uncertainty           -0.159    87.237    
    SLICE_X15Y186        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    87.262    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         87.262    
                         arrival time                         -47.248    
  -------------------------------------------------------------------
                         slack                                 40.014    

Slack (MET) :             40.024ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@41.248ns fall@82.496ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@41.248ns)
  Data Path Delay:        0.971ns  (logic 0.388ns (39.959%)  route 0.583ns (60.041%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.087ns = ( 86.583 - 82.496 ) 
    Source Clock Delay      (SCD):    5.019ns = ( 46.267 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.832ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.759ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     41.248    41.248 r  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.764    46.188    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    46.267 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.193    46.460    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X16Y183        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.135    46.595 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.240    46.835    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X14Y186        LUT5 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.143    46.978 f  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.135    47.113    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y186        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110    47.223 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.015    47.238    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X15Y186        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.558    86.583    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y186        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.813    87.396    
                         clock uncertainty           -0.159    87.237    
    SLICE_X15Y186        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    87.262    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         87.262    
                         arrival time                         -47.238    
  -------------------------------------------------------------------
                         slack                                 40.024    

Slack (MET) :             40.284ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@41.248ns fall@82.496ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@41.248ns)
  Data Path Delay:        0.659ns  (logic 0.271ns (41.123%)  route 0.388ns (58.877%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 86.585 - 82.496 ) 
    Source Clock Delay      (SCD):    5.019ns = ( 46.267 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.832ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.759ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     41.248    41.248 r  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.764    46.188    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    46.267 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.193    46.460    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X16Y183        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.135    46.595 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.179    46.774    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X14Y183        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136    46.910 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.016    46.926    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X14Y183        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.560    86.585    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/tck
    SLICE_X14Y183        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.759    87.344    
                         clock uncertainty           -0.159    87.185    
    SLICE_X14Y183        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    87.210    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         87.210    
                         arrival time                         -46.926    
  -------------------------------------------------------------------
                         slack                                 40.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@41.248ns fall@82.496ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.095ns (32.423%)  route 0.198ns (67.577%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.184ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Net Delay (Source):      0.966ns (routing 0.456ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.505ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.966     2.681    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.720 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.101     2.821    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X16Y183        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.047     2.868 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.091     2.959    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X14Y183        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.048     3.007 r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.006     3.013    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X14Y183        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.096     3.184    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/tck
    SLICE_X14Y183        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.447     2.737    
    SLICE_X14Y183        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.784    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@41.248ns fall@82.496ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.110ns (25.701%)  route 0.318ns (74.299%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.183ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Net Delay (Source):      0.966ns (routing 0.456ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.505ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.966     2.681    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.720 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.101     2.821    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X16Y183        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.047     2.868 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.127     2.995    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X14Y186        LUT5 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.049     3.044 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.073     3.117    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X14Y185        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     3.131 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.017     3.148    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X14Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.095     3.183    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism             -0.447     2.736    
    SLICE_X14Y185        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.782    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@41.248ns fall@82.496ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.129ns (29.318%)  route 0.311ns (70.682%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.183ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Net Delay (Source):      0.966ns (routing 0.456ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.505ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.966     2.681    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.720 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.101     2.821    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X16Y183        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.047     2.868 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.121     2.989    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X15Y185        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.041     3.030 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.074     3.104    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X14Y185        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.041     3.145 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.015     3.160    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X14Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.095     3.183    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism             -0.447     2.736    
    SLICE_X14Y185        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.782    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           3.160    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@41.248ns fall@82.496ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.135ns (30.337%)  route 0.310ns (69.663%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Net Delay (Source):      0.966ns (routing 0.456ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.505ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.966     2.681    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.720 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.101     2.821    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X16Y183        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.047     2.868 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.127     2.995    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X14Y186        LUT5 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.049     3.044 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.076     3.120    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y186        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.039     3.159 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.006     3.165    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X15Y186        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.091     3.179    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y186        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism             -0.480     2.699    
    SLICE_X15Y186        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.746    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           3.165    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@41.248ns fall@82.496ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.137ns (30.377%)  route 0.314ns (69.623%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Net Delay (Source):      0.966ns (routing 0.456ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.505ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.966     2.681    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.720 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.101     2.821    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X16Y183        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.047     2.868 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.127     2.995    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X14Y186        LUT5 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.049     3.044 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.071     3.115    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y186        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     3.156 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.015     3.171    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X15Y186        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.091     3.179    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y186        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism             -0.480     2.699    
    SLICE_X15Y186        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.745    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@41.248ns fall@82.496ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.136ns (29.825%)  route 0.320ns (70.175%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Net Delay (Source):      0.966ns (routing 0.456ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.505ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.966     2.681    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.720 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.101     2.821    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X16Y183        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.047     2.868 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.127     2.995    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X14Y186        LUT5 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.049     3.044 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.075     3.119    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y186        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040     3.159 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.017     3.176    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X15Y186        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.091     3.179    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y186        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism             -0.480     2.699    
    SLICE_X15Y186        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.745    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@41.248ns fall@82.496ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.137ns (29.978%)  route 0.320ns (70.022%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Net Delay (Source):      0.966ns (routing 0.456ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.505ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.966     2.681    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.720 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.101     2.821    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X16Y183        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.047     2.868 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.127     2.995    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X14Y186        LUT5 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.049     3.044 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.076     3.120    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y186        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     3.161 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.016     3.177    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X15Y186        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.091     3.179    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y186        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism             -0.480     2.699    
    SLICE_X15Y186        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.745    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@41.248ns fall@82.496ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.136ns (28.274%)  route 0.345ns (71.726%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.184ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Net Delay (Source):      0.966ns (routing 0.456ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.505ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.966     2.681    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.720 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.101     2.821    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X16Y183        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.047     2.868 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.127     2.995    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X14Y186        LUT5 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.049     3.044 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.100     3.144    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y185        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040     3.184 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.017     3.201    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X15Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.096     3.184    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism             -0.480     2.704    
    SLICE_X15Y185        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.750    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.750    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@41.248ns fall@82.496ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.137ns (28.423%)  route 0.345ns (71.577%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.184ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Net Delay (Source):      0.966ns (routing 0.456ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.505ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.966     2.681    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.720 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.101     2.821    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X16Y183        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.047     2.868 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.127     2.995    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X14Y186        LUT5 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.049     3.044 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.101     3.145    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y185        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     3.186 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.016     3.202    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X15Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.096     3.184    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism             -0.480     2.704    
    SLICE_X15Y185        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.750    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.750    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@41.248ns fall@82.496ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.182ns (31.763%)  route 0.391ns (68.237%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.183ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Net Delay (Source):      0.966ns (routing 0.456ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.505ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.966     2.681    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.720 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.101     2.821    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X16Y183        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.047     2.868 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.121     2.989    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X15Y185        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.041     3.030 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.052     3.082    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X14Y185        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     3.117 f  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.101     3.218    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X14Y185        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.059     3.277 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.016     3.293    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X14Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.095     3.183    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism             -0.447     2.736    
    SLICE_X14Y185        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.782    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.511    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        9.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.051ns  (required time - arrival time)
  Source:                 ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.202ns (21.130%)  route 0.754ns (78.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 11.852 - 10.312 ) 
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.710ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.640ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.567     1.766    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y126         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.845 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.217     2.062    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y126         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.185 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.537     2.722    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y124         FDPE                                         f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.380    11.852    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y124         FDPE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.146    11.998    
                         clock uncertainty           -0.159    11.839    
    SLICE_X6Y124         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066    11.773    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.773    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  9.051    

Slack (MET) :             9.051ns  (required time - arrival time)
  Source:                 ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.202ns (21.130%)  route 0.754ns (78.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 11.852 - 10.312 ) 
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.710ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.640ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.567     1.766    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y126         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.845 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.217     2.062    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y126         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.185 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.537     2.722    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y124         FDCE                                         f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.380    11.852    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y124         FDCE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.146    11.998    
                         clock uncertainty           -0.159    11.839    
    SLICE_X6Y124         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    11.773    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.773    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  9.051    

Slack (MET) :             9.051ns  (required time - arrival time)
  Source:                 ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.202ns (21.130%)  route 0.754ns (78.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 11.852 - 10.312 ) 
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.710ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.640ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.567     1.766    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y126         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.845 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.217     2.062    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y126         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.185 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.537     2.722    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y124         FDCE                                         f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.380    11.852    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y124         FDCE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.146    11.998    
                         clock uncertainty           -0.159    11.839    
    SLICE_X6Y124         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    11.773    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.773    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  9.051    

Slack (MET) :             9.051ns  (required time - arrival time)
  Source:                 ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.202ns (21.130%)  route 0.754ns (78.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 11.852 - 10.312 ) 
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.710ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.640ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.567     1.766    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y126         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.845 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.217     2.062    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y126         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.185 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.537     2.722    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y124         FDCE                                         f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.380    11.852    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y124         FDCE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.146    11.998    
                         clock uncertainty           -0.159    11.839    
    SLICE_X6Y124         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    11.773    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.773    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  9.051    

Slack (MET) :             9.051ns  (required time - arrival time)
  Source:                 ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.202ns (21.130%)  route 0.754ns (78.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 11.852 - 10.312 ) 
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.710ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.640ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.567     1.766    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y126         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.845 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.217     2.062    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y126         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.185 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.537     2.722    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y124         FDCE                                         f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.380    11.852    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y124         FDCE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.146    11.998    
                         clock uncertainty           -0.159    11.839    
    SLICE_X6Y124         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.773    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.773    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  9.051    

Slack (MET) :             9.052ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.079ns (8.153%)  route 0.890ns (91.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 11.895 - 10.312 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.600ns (routing 0.710ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.640ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.600     1.799    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y181        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y181        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.878 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.890     2.768    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X8Y180         FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.423    11.895    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X8Y180         FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.150    12.045    
                         clock uncertainty           -0.159    11.886    
    SLICE_X8Y180         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.820    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.820    
                         arrival time                          -2.768    
  -------------------------------------------------------------------
                         slack                                  9.052    

Slack (MET) :             9.052ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.079ns (8.153%)  route 0.890ns (91.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 11.895 - 10.312 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.600ns (routing 0.710ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.640ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.600     1.799    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y181        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y181        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.878 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.890     2.768    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X8Y180         FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.423    11.895    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X8Y180         FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.150    12.045    
                         clock uncertainty           -0.159    11.886    
    SLICE_X8Y180         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    11.820    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         11.820    
                         arrival time                          -2.768    
  -------------------------------------------------------------------
                         slack                                  9.052    

Slack (MET) :             9.054ns  (required time - arrival time)
  Source:                 ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.202ns (21.152%)  route 0.753ns (78.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 11.854 - 10.312 ) 
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.710ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.640ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.567     1.766    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y126         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.845 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.217     2.062    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y126         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.185 f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.536     2.721    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y124         FDCE                                         f  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.382    11.854    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y124         FDCE                                         r  ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.146    12.000    
                         clock uncertainty           -0.159    11.841    
    SLICE_X6Y124         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    11.775    ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.775    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                  9.054    

Slack (MET) :             9.063ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.079ns (8.290%)  route 0.874ns (91.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.890 - 10.312 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.600ns (routing 0.710ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.418ns (routing 0.640ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.600     1.799    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y181        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y181        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.878 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.874     2.752    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X9Y180         FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.418    11.890    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X9Y180         FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.150    12.040    
                         clock uncertainty           -0.159    11.881    
    SLICE_X9Y180         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    11.815    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         11.815    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  9.063    

Slack (MET) :             9.063ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.079ns (8.290%)  route 0.874ns (91.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.890 - 10.312 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.600ns (routing 0.710ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.418ns (routing 0.640ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.600     1.799    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y181        FDRE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y181        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.878 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.874     2.752    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X9Y180         FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.418    11.890    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X9Y180         FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.150    12.040    
                         clock uncertainty           -0.159    11.881    
    SLICE_X9Y180         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    11.815    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         11.815    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  9.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.119ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.857ns (routing 0.387ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.434ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        0.857     0.968    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y175         FDPE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y175         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.007 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.101     1.108    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X7Y175         FDPE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        0.981     1.119    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y175         FDPE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.098     1.021    
    SLICE_X7Y175         FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.001    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.892ns (routing 0.387ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.434ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        0.892     1.003    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X9Y181         FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y181         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.042 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.067     1.109    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X9Y181         FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.013     1.151    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X9Y181         FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.138     1.013    
    SLICE_X9Y181         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.993    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.111%)  route 0.069ns (63.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.888ns (routing 0.387ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.434ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        0.888     0.999    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X9Y180         FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y180         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.038 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.069     1.107    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X9Y180         FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        1.008     1.146    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X9Y180         FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.138     1.008    
    SLICE_X9Y180         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.988    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.500%)  route 0.081ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.434ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        0.861     0.972    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y177         FDPE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.011 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.081     1.092    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X7Y177         FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        0.982     1.120    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X7Y177         FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.134     0.986    
    SLICE_X7Y177         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     0.966    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.500%)  route 0.081ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.434ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        0.861     0.972    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y177         FDPE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.011 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.081     1.092    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X7Y177         FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        0.982     1.120    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X7Y177         FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.134     0.986    
    SLICE_X7Y177         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     0.966    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.500%)  route 0.081ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.434ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        0.861     0.972    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y177         FDPE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.011 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.081     1.092    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X7Y177         FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        0.982     1.120    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X7Y177         FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.134     0.986    
    SLICE_X7Y177         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     0.966    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.500%)  route 0.081ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.434ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        0.861     0.972    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y177         FDPE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.011 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.081     1.092    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X7Y177         FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        0.982     1.120    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X7Y177         FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.134     0.986    
    SLICE_X7Y177         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     0.966    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.353%)  route 0.128ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.434ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        0.861     0.972    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y177         FDPE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.011 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.128     1.139    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X8Y177         FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        0.984     1.122    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X8Y177         FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.098     1.024    
    SLICE_X8Y177         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.004    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.353%)  route 0.128ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.434ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        0.861     0.972    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y177         FDPE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.011 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.128     1.139    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X8Y177         FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        0.984     1.122    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X8Y177         FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.098     1.024    
    SLICE_X8Y177         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.004    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.353%)  route 0.128ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.434ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        0.861     0.972    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y177         FDPE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.011 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.128     1.139    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X8Y177         FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=4523, routed)        0.984     1.122    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X8Y177         FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.098     1.024    
    SLICE_X8Y177         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.004    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       40.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.296ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
                            (recovery check against rising-edge clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@41.248ns)
  Data Path Delay:        0.348ns  (logic 0.079ns (22.701%)  route 0.269ns (77.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 86.538 - 82.496 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 46.189 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.765ns (routing 0.832ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.759ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     41.248    41.248 f  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.765    46.189    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X17Y180        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    46.268 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.269    46.537    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X17Y179        FDPE                                         f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.513    86.538    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X17Y179        FDPE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/C
                         clock pessimism              0.720    87.258    
                         clock uncertainty           -0.359    86.899    
    SLICE_X17Y179        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    86.833    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]
  -------------------------------------------------------------------
                         required time                         86.833    
                         arrival time                         -46.537    
  -------------------------------------------------------------------
                         slack                                 40.296    

Slack (MET) :             40.296ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
                            (recovery check against rising-edge clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@41.248ns)
  Data Path Delay:        0.348ns  (logic 0.079ns (22.701%)  route 0.269ns (77.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 86.538 - 82.496 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 46.189 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.765ns (routing 0.832ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.759ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     41.248    41.248 f  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.765    46.189    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X17Y180        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    46.268 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.269    46.537    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X17Y179        FDCE                                         f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.513    86.538    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X17Y179        FDCE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
                         clock pessimism              0.720    87.258    
                         clock uncertainty           -0.359    86.899    
    SLICE_X17Y179        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    86.833    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]
  -------------------------------------------------------------------
                         required time                         86.833    
                         arrival time                         -46.537    
  -------------------------------------------------------------------
                         slack                                 40.296    

Slack (MET) :             40.296ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
                            (recovery check against rising-edge clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@41.248ns)
  Data Path Delay:        0.348ns  (logic 0.079ns (22.701%)  route 0.269ns (77.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 86.538 - 82.496 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 46.189 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.765ns (routing 0.832ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.759ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     41.248    41.248 f  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.765    46.189    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X17Y180        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    46.268 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.269    46.537    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X17Y179        FDCE                                         f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.513    86.538    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X17Y179        FDCE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                         clock pessimism              0.720    87.258    
                         clock uncertainty           -0.359    86.899    
    SLICE_X17Y179        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    86.833    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]
  -------------------------------------------------------------------
                         required time                         86.833    
                         arrival time                         -46.537    
  -------------------------------------------------------------------
                         slack                                 40.296    

Slack (MET) :             40.296ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
                            (recovery check against rising-edge clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@41.248ns)
  Data Path Delay:        0.348ns  (logic 0.079ns (22.701%)  route 0.269ns (77.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 86.538 - 82.496 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 46.189 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.765ns (routing 0.832ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.759ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     41.248    41.248 f  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.765    46.189    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X17Y180        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    46.268 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.269    46.537    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X17Y179        FDPE                                         f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.513    86.538    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X17Y179        FDPE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/C
                         clock pessimism              0.720    87.258    
                         clock uncertainty           -0.359    86.899    
    SLICE_X17Y179        FDPE (Recov_FFF2_SLICEM_C_PRE)
                                                     -0.066    86.833    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]
  -------------------------------------------------------------------
                         required time                         86.833    
                         arrival time                         -46.537    
  -------------------------------------------------------------------
                         slack                                 40.296    

Slack (MET) :             40.296ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
                            (recovery check against rising-edge clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@41.248ns)
  Data Path Delay:        0.348ns  (logic 0.079ns (22.701%)  route 0.269ns (77.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 86.538 - 82.496 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 46.189 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.765ns (routing 0.832ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.759ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     41.248    41.248 f  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.765    46.189    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X17Y180        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    46.268 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.269    46.537    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X17Y179        FDCE                                         f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.513    86.538    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X17Y179        FDCE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/C
                         clock pessimism              0.720    87.258    
                         clock uncertainty           -0.359    86.899    
    SLICE_X17Y179        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    86.833    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]
  -------------------------------------------------------------------
                         required time                         86.833    
                         arrival time                         -46.537    
  -------------------------------------------------------------------
                         slack                                 40.296    

Slack (MET) :             40.296ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
                            (recovery check against rising-edge clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.248ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@41.248ns)
  Data Path Delay:        0.348ns  (logic 0.079ns (22.701%)  route 0.269ns (77.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 86.538 - 82.496 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 46.189 - 41.248 ) 
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.765ns (routing 0.832ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.759ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     41.248    41.248 f  
    PS8_X0Y0             PS8                          0.000    41.248 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    41.419    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    41.447 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534    42.981    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    43.059 f  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337    44.396    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.424 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.765    46.189    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X17Y180        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    46.268 f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.269    46.537    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X17Y179        FDCE                                         f  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.513    86.538    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X17Y179        FDCE                                         r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/C
                         clock pessimism              0.720    87.258    
                         clock uncertainty           -0.359    86.899    
    SLICE_X17Y179        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    86.833    ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]
  -------------------------------------------------------------------
                         required time                         86.833    
                         arrival time                         -46.537    
  -------------------------------------------------------------------
                         slack                                 40.296    

Slack (MET) :             81.056ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            82.496ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.309ns (28.015%)  route 0.794ns (71.985%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 86.580 - 82.496 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.832ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.759ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534     1.733    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.811 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337     3.148    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.176 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.779     4.955    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.036 f  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.155     5.191    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X15Y186        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.315 f  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.256     5.571    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y183        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     5.675 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.383     6.058    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y182        FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.555    86.580    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X14Y182        FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.759    87.339    
                         clock uncertainty           -0.159    87.180    
    SLICE_X14Y182        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    87.114    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         87.114    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                 81.056    

Slack (MET) :             81.056ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            82.496ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.309ns (28.015%)  route 0.794ns (71.985%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 86.580 - 82.496 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.832ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.759ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534     1.733    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.811 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337     3.148    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.176 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.779     4.955    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.036 f  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.155     5.191    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X15Y186        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.315 f  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.256     5.571    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y183        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     5.675 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.383     6.058    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y182        FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.555    86.580    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X14Y182        FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.759    87.339    
                         clock uncertainty           -0.159    87.180    
    SLICE_X14Y182        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    87.114    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         87.114    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                 81.056    

Slack (MET) :             81.059ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            82.496ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.309ns (28.040%)  route 0.793ns (71.960%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.086ns = ( 86.582 - 82.496 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.832ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.759ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534     1.733    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.811 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337     3.148    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.176 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.779     4.955    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.036 f  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.155     5.191    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X15Y186        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.315 f  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.256     5.571    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y183        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     5.675 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.382     6.057    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y182        FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.557    86.582    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X14Y182        FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.759    87.341    
                         clock uncertainty           -0.159    87.182    
    SLICE_X14Y182        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    87.116    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         87.116    
                         arrival time                          -6.057    
  -------------------------------------------------------------------
                         slack                                 81.059    

Slack (MET) :             81.059ns  (required time - arrival time)
  Source:                 ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            82.496ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@82.496ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.309ns (28.040%)  route 0.793ns (71.960%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.086ns = ( 86.582 - 82.496 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.832ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.759ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.534     1.733    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.811 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.337     3.148    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.176 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.779     4.955    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y185        FDRE                                         r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.036 f  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.155     5.191    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X15Y186        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.315 f  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.256     5.571    ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y183        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     5.675 r  ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.382     6.057    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y182        FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     82.496    82.496 r  
    PS8_X0Y0             PS8                          0.000    82.496 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    82.631    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    82.656 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        1.348    84.004    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    84.062 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.939    85.001    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.025 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.557    86.582    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X14Y182        FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.759    87.341    
                         clock uncertainty           -0.159    87.182    
    SLICE_X14Y182        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    87.116    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         87.116    
                         arrival time                          -6.057    
  -------------------------------------------------------------------
                         slack                                 81.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.040ns (37.383%)  route 0.067ns (62.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Net Delay (Source):      0.943ns (routing 0.456ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.505ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.943     2.658    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y175        FDPE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y175        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.698 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.067     2.765    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X16Y175        FDPE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.066     3.154    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y175        FDPE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.483     2.671    
    SLICE_X16Y175        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.651    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.130ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Net Delay (Source):      0.921ns (routing 0.456ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.505ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.921     2.636    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y175         FDPE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y175         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.675 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     2.805    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y176        FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.042     3.130    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y176        FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.444     2.686    
    SLICE_X10Y176        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     2.666    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.130ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Net Delay (Source):      0.921ns (routing 0.456ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.505ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.921     2.636    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y175         FDPE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y175         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.675 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     2.805    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y176        FDPE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.042     3.130    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y176        FDPE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.444     2.686    
    SLICE_X10Y176        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     2.666    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.130ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Net Delay (Source):      0.921ns (routing 0.456ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.505ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.921     2.636    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y175         FDPE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y175         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.675 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     2.805    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y176        FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.042     3.130    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y176        FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.444     2.686    
    SLICE_X10Y176        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.666    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.130ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Net Delay (Source):      0.921ns (routing 0.456ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.505ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.921     2.636    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y175         FDPE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y175         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.675 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     2.805    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y176        FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.042     3.130    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y176        FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.444     2.686    
    SLICE_X10Y176        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.666    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.214%)  route 0.129ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Net Delay (Source):      0.921ns (routing 0.456ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.505ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.921     2.636    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y175         FDPE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y175         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.675 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     2.804    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y176        FDPE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.040     3.128    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y176        FDPE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.444     2.684    
    SLICE_X10Y176        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     2.664    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.214%)  route 0.129ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Net Delay (Source):      0.921ns (routing 0.456ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.505ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.921     2.636    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y175         FDPE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y175         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.675 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     2.804    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y176        FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.040     3.128    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y176        FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.444     2.684    
    SLICE_X10Y176        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.664    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.214%)  route 0.129ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Net Delay (Source):      0.921ns (routing 0.456ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.505ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.921     2.636    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y175         FDPE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y175         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.675 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     2.804    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y176        FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.040     3.128    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y176        FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.444     2.684    
    SLICE_X10Y176        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     2.664    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.214%)  route 0.129ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Net Delay (Source):      0.921ns (routing 0.456ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.505ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.921     2.636    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y175         FDPE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y175         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.675 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     2.804    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y176        FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.040     3.128    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y176        FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.444     2.684    
    SLICE_X10Y176        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     2.664    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Destination:            ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@41.248ns period=82.496ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.214%)  route 0.129ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Net Delay (Source):      0.921ns (routing 0.456ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.505ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.846     0.957    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.996 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.702     1.698    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.715 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         0.921     2.636    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y175         FDPE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y175         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.675 f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     2.804    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y176        FDCE                                         f  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4523, routed)        0.965     1.103    ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X17Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.154 r  ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.915     2.069    ps_block_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.088 r  ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=551, routed)         1.040     3.128    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y176        FDCE                                         r  ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.444     2.684    
    SLICE_X10Y176        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     2.664    ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.140    





