{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756315385394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756315385394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 27 22:53:05 2025 " "Processing started: Wed Aug 27 22:53:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756315385394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315385394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pl_riscv_cpu -c pl_riscv_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off pl_riscv_cpu -c pl_riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315385394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756315385869 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756315385869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_riscv_cpu " "Found entity 1: pl_riscv_cpu" {  } { { "code/pl_riscv_cpu.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/pl_riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "code/riscv_cpu.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "code/instr_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/instr_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/pl_reg_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/pl_reg_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_reg_fd " "Found entity 1: pl_reg_fd" {  } { { "code/components/pl_reg_fd.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/pl_reg_fd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/branching_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/branching_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 branching_unit " "Found entity 1: branching_unit" {  } { { "code/components/branching_unit.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/branching_unit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/reset_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/reset_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_ff " "Found entity 1: reset_ff" {  } { { "code/components/reset_ff.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/reset_ff.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "code/components/reg_file.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/reg_file.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "code/components/mux4.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/mux4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "code/components/mux3.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/mux3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "code/components/mux2.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/mux2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394928 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "imm_extend.v(19) " "Verilog HDL warning at imm_extend.v(19): extended using \"x\" or \"z\"" {  } { { "code/components/imm_extend.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/imm_extend.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1756315394930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/imm_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/imm_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_extend " "Found entity 1: imm_extend" {  } { { "code/components/imm_extend.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/imm_extend.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "code/components/datapath.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "code/components/controller.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "code/components/alu_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/alu_decoder.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "code/components/alu.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/alu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "code/components/adder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "code/components/IF_ID.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/id_ie.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/id_ie.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_IEx " "Found entity 1: ID_IEx" {  } { { "code/components/ID_IE.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/ID_IE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/ie_im.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/ie_im.v" { { "Info" "ISGN_ENTITY_NAME" "1 IEx_IMem " "Found entity 1: IEx_IMem" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/im_iw.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/im_iw.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMem_IW " "Found entity 1: IMem_IW" {  } { { "code/components/IM_IW.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IM_IW.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazardunit " "Found entity 1: hazardunit" {  } { { "code/components/hazard_unit.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/hazard_unit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/c_id_ie.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/c_id_ie.v" { { "Info" "ISGN_ENTITY_NAME" "1 c_ID_IEx " "Found entity 1: c_ID_IEx" {  } { { "code/components/C_ID_IE.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/C_ID_IE.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/c_ie_im.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/c_ie_im.v" { { "Info" "ISGN_ENTITY_NAME" "1 c_IEx_IM " "Found entity 1: c_IEx_IM" {  } { { "code/components/C_IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/C_IE_IM.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/c_im_iw.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/c_im_iw.v" { { "Info" "ISGN_ENTITY_NAME" "1 c_IM_IW " "Found entity 1: c_IM_IW" {  } { { "code/components/C_IM_IW.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/C_IM_IW.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315394951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315394951 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZeroM datapath.v(79) " "Verilog HDL Implicit Net warning at datapath.v(79): created implicit net for \"ZeroM\"" {  } { { "code/components/datapath.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315394951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pl_riscv_cpu " "Elaborating entity \"pl_riscv_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756315394993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_cpu riscv_cpu:rvcpu " "Elaborating entity \"riscv_cpu\" for hierarchy \"riscv_cpu:rvcpu\"" {  } { { "code/pl_riscv_cpu.v" "rvcpu" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/pl_riscv_cpu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller riscv_cpu:rvcpu\|controller:c " "Elaborating entity \"controller\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\"" {  } { { "code/riscv_cpu.v" "c" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/riscv_cpu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395024 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ZeroOp controller.v(31) " "Verilog HDL or VHDL warning at controller.v(31): object \"ZeroOp\" assigned a value but never read" {  } { { "code/components/controller.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756315395024 "|pl_riscv_cpu|riscv_cpu:rvcpu|controller:c"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SignOp controller.v(33) " "Verilog HDL or VHDL warning at controller.v(33): object \"SignOp\" assigned a value but never read" {  } { { "code/components/controller.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756315395024 "|pl_riscv_cpu|riscv_cpu:rvcpu|controller:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(61) " "Verilog HDL assignment warning at controller.v(61): truncated value with size 32 to match size of target (1)" {  } { { "code/components/controller.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756315395026 "|pl_riscv_cpu|riscv_cpu:rvcpu|controller:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(63) " "Verilog HDL assignment warning at controller.v(63): truncated value with size 32 to match size of target (1)" {  } { { "code/components/controller.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756315395026 "|pl_riscv_cpu|riscv_cpu:rvcpu|controller:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec riscv_cpu:rvcpu\|controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\|maindec:md\"" {  } { { "code/components/controller.v" "md" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395032 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main_decoder.v(24) " "Verilog HDL Case Statement warning at main_decoder.v(24): incomplete case statement has no default case item" {  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1756315395034 "|pl_riscv_cpu|riscv_cpu:rvcpu|controller:c|maindec:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controls main_decoder.v(24) " "Verilog HDL Always Construct warning at main_decoder.v(24): inferring latch(es) for variable \"controls\", which holds its previous value in one or more paths through the always construct" {  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1756315395034 "|pl_riscv_cpu|riscv_cpu:rvcpu|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[0\] main_decoder.v(24) " "Inferred latch for \"controls\[0\]\" at main_decoder.v(24)" {  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395034 "|pl_riscv_cpu|riscv_cpu:rvcpu|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[1\] main_decoder.v(24) " "Inferred latch for \"controls\[1\]\" at main_decoder.v(24)" {  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395034 "|pl_riscv_cpu|riscv_cpu:rvcpu|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[2\] main_decoder.v(24) " "Inferred latch for \"controls\[2\]\" at main_decoder.v(24)" {  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395034 "|pl_riscv_cpu|riscv_cpu:rvcpu|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[3\] main_decoder.v(24) " "Inferred latch for \"controls\[3\]\" at main_decoder.v(24)" {  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395034 "|pl_riscv_cpu|riscv_cpu:rvcpu|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[4\] main_decoder.v(24) " "Inferred latch for \"controls\[4\]\" at main_decoder.v(24)" {  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395034 "|pl_riscv_cpu|riscv_cpu:rvcpu|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[5\] main_decoder.v(24) " "Inferred latch for \"controls\[5\]\" at main_decoder.v(24)" {  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395034 "|pl_riscv_cpu|riscv_cpu:rvcpu|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[6\] main_decoder.v(24) " "Inferred latch for \"controls\[6\]\" at main_decoder.v(24)" {  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395034 "|pl_riscv_cpu|riscv_cpu:rvcpu|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[7\] main_decoder.v(24) " "Inferred latch for \"controls\[7\]\" at main_decoder.v(24)" {  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395034 "|pl_riscv_cpu|riscv_cpu:rvcpu|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[8\] main_decoder.v(24) " "Inferred latch for \"controls\[8\]\" at main_decoder.v(24)" {  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395034 "|pl_riscv_cpu|riscv_cpu:rvcpu|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[9\] main_decoder.v(24) " "Inferred latch for \"controls\[9\]\" at main_decoder.v(24)" {  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395034 "|pl_riscv_cpu|riscv_cpu:rvcpu|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[10\] main_decoder.v(24) " "Inferred latch for \"controls\[10\]\" at main_decoder.v(24)" {  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395034 "|pl_riscv_cpu|riscv_cpu:rvcpu|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[11\] main_decoder.v(24) " "Inferred latch for \"controls\[11\]\" at main_decoder.v(24)" {  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395034 "|pl_riscv_cpu|riscv_cpu:rvcpu|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[12\] main_decoder.v(24) " "Inferred latch for \"controls\[12\]\" at main_decoder.v(24)" {  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395034 "|pl_riscv_cpu|riscv_cpu:rvcpu|controller:c|maindec:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec riscv_cpu:rvcpu\|controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\|aludec:ad\"" {  } { { "code/components/controller.v" "ad" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_ID_IEx riscv_cpu:rvcpu\|controller:c\|c_ID_IEx:c_pipreg0 " "Elaborating entity \"c_ID_IEx\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\|c_ID_IEx:c_pipreg0\"" {  } { { "code/components/controller.v" "c_pipreg0" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_IEx_IM riscv_cpu:rvcpu\|controller:c\|c_IEx_IM:c_pipreg1 " "Elaborating entity \"c_IEx_IM\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\|c_IEx_IM:c_pipreg1\"" {  } { { "code/components/controller.v" "c_pipreg1" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_IM_IW riscv_cpu:rvcpu\|controller:c\|c_IM_IW:c_pipreg2 " "Elaborating entity \"c_IM_IW\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\|c_IM_IW:c_pipreg2\"" {  } { { "code/components/controller.v" "c_pipreg2" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branching_unit riscv_cpu:rvcpu\|controller:c\|branching_unit:bu " "Elaborating entity \"branching_unit\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\|branching_unit:bu\"" {  } { { "code/components/controller.v" "bu" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardunit riscv_cpu:rvcpu\|hazardunit:h " "Elaborating entity \"hazardunit\" for hierarchy \"riscv_cpu:rvcpu\|hazardunit:h\"" {  } { { "code/riscv_cpu.v" "h" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/riscv_cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath riscv_cpu:rvcpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\"" {  } { { "code/riscv_cpu.v" "dp" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/riscv_cpu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 riscv_cpu:rvcpu\|datapath:dp\|mux2:jal_r " "Elaborating entity \"mux2\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|mux2:jal_r\"" {  } { { "code/components/datapath.v" "jal_r" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_ff riscv_cpu:rvcpu\|datapath:dp\|reset_ff:IF " "Elaborating entity \"reset_ff\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|reset_ff:IF\"" {  } { { "code/components/datapath.v" "IF" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder riscv_cpu:rvcpu\|datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|adder:pcadd4\"" {  } { { "code/components/datapath.v" "pcadd4" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0 " "Elaborating entity \"IF_ID\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\"" {  } { { "code/components/datapath.v" "pipreg0" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\"" {  } { { "code/components/datapath.v" "rf" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_extend riscv_cpu:rvcpu\|datapath:dp\|imm_extend:ext " "Elaborating entity \"imm_extend\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|imm_extend:ext\"" {  } { { "code/components/datapath.v" "ext" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_IEx riscv_cpu:rvcpu\|datapath:dp\|ID_IEx:pipreg1 " "Elaborating entity \"ID_IEx\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|ID_IEx:pipreg1\"" {  } { { "code/components/datapath.v" "pipreg1" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 riscv_cpu:rvcpu\|datapath:dp\|mux3:forwardMuxA " "Elaborating entity \"mux3\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|mux3:forwardMuxA\"" {  } { { "code/components/datapath.v" "forwardMuxA" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 riscv_cpu:rvcpu\|datapath:dp\|mux2:ctrlmux " "Elaborating entity \"mux2\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|mux2:ctrlmux\"" {  } { { "code/components/datapath.v" "ctrlmux" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscv_cpu:rvcpu\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|alu:alu\"" {  } { { "code/components/datapath.v" "alu" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IEx_IMem riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2 " "Elaborating entity \"IEx_IMem\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\"" {  } { { "code/components/datapath.v" "pipreg2" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMem_IW riscv_cpu:rvcpu\|datapath:dp\|IMem_IW:pipreg3 " "Elaborating entity \"IMem_IW\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|IMem_IW:pipreg3\"" {  } { { "code/components/datapath.v" "pipreg3" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 riscv_cpu:rvcpu\|datapath:dp\|mux4:resultmux " "Elaborating entity \"mux4\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|mux4:resultmux\"" {  } { { "code/components/datapath.v" "resultmux" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:instrmem " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:instrmem\"" {  } { { "code/pl_riscv_cpu.v" "instrmem" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/pl_riscv_cpu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395241 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "79 0 511 instr_mem.v(13) " "Verilog HDL warning at instr_mem.v(13): number of words (79) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "code/instr_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/instr_mem.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1756315395247 "|pl_riscv_cpu|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.data_a 0 instr_mem.v(10) " "Net \"instr_ram.data_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756315395257 "|pl_riscv_cpu|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.waddr_a 0 instr_mem.v(10) " "Net \"instr_ram.waddr_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756315395257 "|pl_riscv_cpu|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.we_a 0 instr_mem.v(10) " "Net \"instr_ram.we_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756315395257 "|pl_riscv_cpu|instr_mem:instrmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:datamem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:datamem\"" {  } { { "code/pl_riscv_cpu.v" "datamem" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/pl_riscv_cpu.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315395268 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "data_mem.v(35) " "Verilog HDL Case Statement warning at data_mem.v(35): incomplete case statement has no default case item" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1756315395273 "|pl_riscv_cpu|data_mem:datamem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data_mem data_mem.v(35) " "Verilog HDL Always Construct warning at data_mem.v(35): inferring latch(es) for variable \"rd_data_mem\", which holds its previous value in one or more paths through the always construct" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1756315395273 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[0\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[0\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[1\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[1\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[2\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[2\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[3\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[3\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[4\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[4\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[5\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[5\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[6\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[6\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[7\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[7\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[8\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[8\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[9\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[9\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[10\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[10\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[11\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[11\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[12\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[12\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[13\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[13\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[14\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[14\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[15\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[15\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[16\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[16\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[17\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[17\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[18\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[18\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[19\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[19\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[20\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[20\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[21\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[21\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[22\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[22\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[23\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[23\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[24\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[24\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[25\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[25\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[26\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[26\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[27\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[27\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[28\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[28\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[29\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[29\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[30\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[30\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[31\] data_mem.v(35) " "Inferred latch for \"rd_data_mem\[31\]\" at data_mem.v(35)" {  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315395275 "|pl_riscv_cpu|data_mem:datamem"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr_rtl_0 " "Inferred dual-clock RAM node \"riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1756315395957 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/GITHUB/5 Stage Pipelined RISCV CPU/db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/GITHUB/5 Stage Pipelined RISCV CPU/db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1756315395959 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr_rtl_1 " "Inferred dual-clock RAM node \"riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1756315395959 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/GITHUB/5 Stage Pipelined RISCV CPU/db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/GITHUB/5 Stage Pipelined RISCV CPU/db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1756315395961 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_mem:datamem\|data_ram " "RAM logic \"data_mem:datamem\|data_ram\" is uninferred due to asynchronous read logic" {  } { { "code/data_mem.v" "data_ram" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1756315395961 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1756315395961 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/GITHUB/5 Stage Pipelined RISCV CPU/db/pl_riscv_cpu.ram0_instr_mem_8ff0214b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/GITHUB/5 Stage Pipelined RISCV CPU/db/pl_riscv_cpu.ram0_instr_mem_8ff0214b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1756315395977 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397459 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397459 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397459 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397459 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397459 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397459 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397459 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397459 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397459 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397459 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397459 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397459 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397459 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397459 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif " "Parameter INIT_FILE set to db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397459 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756315397459 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397459 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397465 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397465 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397465 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397465 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397465 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397465 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397465 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397465 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397465 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397465 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397465 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397465 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397465 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif " "Parameter INIT_FILE set to db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397465 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756315397459 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riscv_cpu:rvcpu\|datapath:dp\|ID_IEx:pipreg1\|InstrE_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riscv_cpu:rvcpu\|datapath:dp\|ID_IEx:pipreg1\|InstrE_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397465 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397465 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756315397465 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1756315397465 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1756315397459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|altsyncram:reg_file_arr_rtl_0 " "Elaborated megafunction instantiation \"riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|altsyncram:reg_file_arr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315402254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|altsyncram:reg_file_arr_rtl_0 " "Instantiated megafunction \"riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|altsyncram:reg_file_arr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756315402254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756315402254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756315402254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756315402254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756315402254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756315402254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756315402254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756315402254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756315402254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756315402254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756315402254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756315402254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756315402254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756315402254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756315402254 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756315402254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fjj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fjj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fjj1 " "Found entity 1: altsyncram_fjj1" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/db/altsyncram_fjj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315402330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315402330 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/GITHUB/5 Stage Pipelined RISCV CPU/db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/GITHUB/5 Stage Pipelined RISCV CPU/db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1756315402344 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/GITHUB/5 Stage Pipelined RISCV CPU/db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/GITHUB/5 Stage Pipelined RISCV CPU/db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1756315402346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_cpu:rvcpu\|datapath:dp\|ID_IEx:pipreg1\|altshift_taps:InstrE_rtl_0 " "Elaborated megafunction instantiation \"riscv_cpu:rvcpu\|datapath:dp\|ID_IEx:pipreg1\|altshift_taps:InstrE_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315404303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_cpu:rvcpu\|datapath:dp\|ID_IEx:pipreg1\|altshift_taps:InstrE_rtl_0 " "Instantiated megafunction \"riscv_cpu:rvcpu\|datapath:dp\|ID_IEx:pipreg1\|altshift_taps:InstrE_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756315404303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756315404303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 18 " "Parameter \"WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756315404303 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756315404303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_rnm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_rnm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_rnm " "Found entity 1: shift_taps_rnm" {  } { { "db/shift_taps_rnm.tdf" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/db/shift_taps_rnm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315404356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315404356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7l31 " "Found entity 1: altsyncram_7l31" {  } { { "db/altsyncram_7l31.tdf" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/db/altsyncram_7l31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315404413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315404413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315404474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315404474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315404534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315404534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756315404598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315404598 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[3\] riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[1\] " "Duplicate LATCH primitive \"riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[3\]\" merged with LATCH primitive \"riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[1\]\"" {  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1756315405516 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1756315405516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[0\] " "Latch data_mem:datamem\|rd_data_mem\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[12\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405520 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[1\] " "Latch data_mem:datamem\|rd_data_mem\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[12\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405522 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[2\] " "Latch data_mem:datamem\|rd_data_mem\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[12\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405522 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[3\] " "Latch data_mem:datamem\|rd_data_mem\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[12\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405522 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[4\] " "Latch data_mem:datamem\|rd_data_mem\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[12\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405522 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[5\] " "Latch data_mem:datamem\|rd_data_mem\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[12\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405522 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[6\] " "Latch data_mem:datamem\|rd_data_mem\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[12\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405522 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[7\] " "Latch data_mem:datamem\|rd_data_mem\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[12\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405522 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[8\] " "Latch data_mem:datamem\|rd_data_mem\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405522 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[9\] " "Latch data_mem:datamem\|rd_data_mem\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[10\] " "Latch data_mem:datamem\|rd_data_mem\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[11\] " "Latch data_mem:datamem\|rd_data_mem\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[12\] " "Latch data_mem:datamem\|rd_data_mem\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[13\] " "Latch data_mem:datamem\|rd_data_mem\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[14\] " "Latch data_mem:datamem\|rd_data_mem\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[15\] " "Latch data_mem:datamem\|rd_data_mem\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[16\] " "Latch data_mem:datamem\|rd_data_mem\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[17\] " "Latch data_mem:datamem\|rd_data_mem\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[18\] " "Latch data_mem:datamem\|rd_data_mem\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[19\] " "Latch data_mem:datamem\|rd_data_mem\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[20\] " "Latch data_mem:datamem\|rd_data_mem\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[21\] " "Latch data_mem:datamem\|rd_data_mem\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[22\] " "Latch data_mem:datamem\|rd_data_mem\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[23\] " "Latch data_mem:datamem\|rd_data_mem\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[24\] " "Latch data_mem:datamem\|rd_data_mem\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[25\] " "Latch data_mem:datamem\|rd_data_mem\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[26\] " "Latch data_mem:datamem\|rd_data_mem\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[27\] " "Latch data_mem:datamem\|rd_data_mem\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[28\] " "Latch data_mem:datamem\|rd_data_mem\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[29\] " "Latch data_mem:datamem\|rd_data_mem\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[30\] " "Latch data_mem:datamem\|rd_data_mem\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[31\] " "Latch data_mem:datamem\|rd_data_mem\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IEx_IMem:pipreg2\|InstrM\[13\]" {  } { { "code/components/IE_IM.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/data_mem.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[6\] " "Latch riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[0\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[0\]" {  } { { "code/components/IF_ID.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[4\] " "Latch riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[0\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[0\]" {  } { { "code/components/IF_ID.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[2\] " "Latch riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[0\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[0\]" {  } { { "code/components/IF_ID.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[9\] " "Latch riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[0\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[0\]" {  } { { "code/components/IF_ID.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[1\] " "Latch riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[0\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[0\]" {  } { { "code/components/IF_ID.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[11\] " "Latch riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[3\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[3\]" {  } { { "code/components/IF_ID.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[10\] " "Latch riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[3\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[3\]" {  } { { "code/components/IF_ID.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[7\] " "Latch riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[0\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[0\]" {  } { { "code/components/IF_ID.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[8\] " "Latch riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[0\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[0\]" {  } { { "code/components/IF_ID.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[12\] " "Latch riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[2\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[2\]" {  } { { "code/components/IF_ID.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[5\] " "Latch riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[2\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[2\]" {  } { { "code/components/IF_ID.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[0\] " "Latch riscv_cpu:rvcpu\|controller:c\|maindec:md\|controls\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[3\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|IF_ID:pipreg0\|InstrD\[3\]" {  } { { "code/components/IF_ID.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756315405524 ""}  } { { "code/components/main_decoder.v" "" { Text "D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756315405524 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1756315409092 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GITHUB/5 Stage Pipelined RISCV CPU/output_files/pl_riscv_cpu.map.smsg " "Generated suppressed messages file D:/GITHUB/5 Stage Pipelined RISCV CPU/output_files/pl_riscv_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315417990 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756315418395 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756315418395 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7544 " "Implemented 7544 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756315418907 ""} { "Info" "ICUT_CUT_TM_OPINS" "225 " "Implemented 225 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756315418907 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7170 " "Implemented 7170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756315418907 ""} { "Info" "ICUT_CUT_TM_RAMS" "82 " "Implemented 82 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1756315418907 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756315418907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756315418943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 27 22:53:38 2025 " "Processing ended: Wed Aug 27 22:53:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756315418943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756315418943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756315418943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756315418943 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1756315420552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756315420552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 27 22:53:40 2025 " "Processing started: Wed Aug 27 22:53:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756315420552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1756315420552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pl_riscv_cpu -c pl_riscv_cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pl_riscv_cpu -c pl_riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1756315420552 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1756315420730 ""}
{ "Info" "0" "" "Project  = pl_riscv_cpu" {  } {  } 0 0 "Project  = pl_riscv_cpu" 0 0 "Fitter" 0 0 1756315420732 ""}
{ "Info" "0" "" "Revision = pl_riscv_cpu" {  } {  } 0 0 "Revision = pl_riscv_cpu" 0 0 "Fitter" 0 0 1756315420732 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1756315420871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1756315420873 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pl_riscv_cpu EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"pl_riscv_cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1756315420923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1756315420997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1756315420997 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1756315421269 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1756315421292 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756315421555 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756315421555 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756315421555 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1756315421555 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/GITHUB/5 Stage Pipelined RISCV CPU/" { { 0 { 0 ""} 0 10234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756315421611 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/GITHUB/5 Stage Pipelined RISCV CPU/" { { 0 { 0 ""} 0 10236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756315421611 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/GITHUB/5 Stage Pipelined RISCV CPU/" { { 0 { 0 ""} 0 10238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756315421611 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/GITHUB/5 Stage Pipelined RISCV CPU/" { { 0 { 0 ""} 0 10240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756315421611 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/GITHUB/5 Stage Pipelined RISCV CPU/" { { 0 { 0 ""} 0 10242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756315421611 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1756315421611 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1756315421633 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1756315421919 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "292 292 " "No exact pin location assignment(s) for 292 pins of 292 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1756315422569 ""}
{ "Error" "EFIOMGR_NOT_ENOUGH_IO_OUTPUT_PAD_LOCATIONS" "225 139 " "There are 225 IO output pads in the design, but only 139 IO output pad locations available on the device." {  } {  } 0 169282 "There are %1!d! IO output pads in the design, but only %2!d! IO output pad locations available on the device." 0 0 "Fitter" 0 -1 1756315422576 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756315422578 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1756315425573 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4995 " "Peak virtual memory: 4995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756315425960 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 27 22:53:45 2025 " "Processing ended: Wed Aug 27 22:53:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756315425960 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756315425960 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756315425960 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1756315425960 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 113 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 113 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1756315426665 ""}
