{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686282252014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686282252014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 12:44:11 2023 " "Processing started: Fri Jun 09 12:44:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686282252014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686282252014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1soc_base -c de1soc_base " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1soc_base -c de1soc_base" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686282252015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686282252656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686282252656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/m10k_write.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/m10k_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 M10K_write " "Found entity 1: M10K_write" {  } { { "verilog/M10K_write.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_write.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686282263338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686282263338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ_DONE read_done M10K_read_write.v(25) " "Verilog HDL Declaration information at M10K_read_write.v(25): object \"READ_DONE\" differs only in case from object \"read_done\" in the same scope" {  } { { "verilog/M10K_read_write.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_write.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686282263341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE_DONE write_done M10K_read_write.v(36) " "Verilog HDL Declaration information at M10K_read_write.v(36): object \"WRITE_DONE\" differs only in case from object \"write_done\" in the same scope" {  } { { "verilog/M10K_read_write.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_write.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686282263342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "parse_read_store PARSE_READ_STORE M10K_read_write.v(75) " "Verilog HDL Declaration information at M10K_read_write.v(75): object \"parse_read_store\" differs only in case from object \"PARSE_READ_STORE\" in the same scope" {  } { { "verilog/M10K_read_write.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_write.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686282263342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/m10k_read_write.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/m10k_read_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 M10K_read_write " "Found entity 1: M10K_read_write" {  } { { "verilog/M10K_read_write.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_write.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686282263342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686282263342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/m10k_read_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/m10k_read_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 M10K_read_buffer " "Found entity 1: M10K_read_buffer" {  } { { "verilog/M10K_read_buffer.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686282263345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686282263345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/m10k_16_256.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/m10k_16_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 M10K_16_256 " "Found entity 1: M10K_16_256" {  } { { "verilog/M10K_16_256.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_16_256.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686282263349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686282263349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/de1soc_base.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/de1soc_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1soc_base " "Found entity 1: de1soc_base" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686282263352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686282263352 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_store_start de1soc_base.v(213) " "Verilog HDL Implicit Net warning at de1soc_base.v(213): created implicit net for \"o_store_start\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 213 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686282263353 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de1soc_base " "Elaborating entity \"de1soc_base\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686282263430 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 de1soc_base.v(188) " "Verilog HDL assignment warning at de1soc_base.v(188): truncated value with size 32 to match size of target (1)" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263446 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de1soc_base.v(29) " "Output port \"DRAM_ADDR\" at de1soc_base.v(29) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263446 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de1soc_base.v(30) " "Output port \"DRAM_BA\" at de1soc_base.v(30) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263446 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de1soc_base.v(46) " "Output port \"HEX0\" at de1soc_base.v(46) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263446 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de1soc_base.v(47) " "Output port \"HEX1\" at de1soc_base.v(47) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263446 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 de1soc_base.v(48) " "Output port \"HEX2\" at de1soc_base.v(48) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263446 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 de1soc_base.v(49) " "Output port \"HEX3\" at de1soc_base.v(49) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263446 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de1soc_base.v(50) " "Output port \"HEX4\" at de1soc_base.v(50) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263446 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de1soc_base.v(51) " "Output port \"HEX5\" at de1soc_base.v(51) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263446 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..3\] de1soc_base.v(61) " "Output port \"LEDR\[9..3\]\" at de1soc_base.v(61) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263446 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de1soc_base.v(81) " "Output port \"VGA_B\" at de1soc_base.v(81) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263446 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de1soc_base.v(83) " "Output port \"VGA_G\" at de1soc_base.v(83) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263446 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de1soc_base.v(85) " "Output port \"VGA_R\" at de1soc_base.v(85) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263446 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST de1soc_base.v(9) " "Output port \"ADC_CONVST\" at de1soc_base.v(9) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263446 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN de1soc_base.v(10) " "Output port \"ADC_DIN\" at de1soc_base.v(10) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263446 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de1soc_base.v(12) " "Output port \"ADC_SCLK\" at de1soc_base.v(12) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263446 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT de1soc_base.v(18) " "Output port \"AUD_DACDAT\" at de1soc_base.v(18) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263446 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK de1soc_base.v(20) " "Output port \"AUD_XCK\" at de1soc_base.v(20) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263446 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de1soc_base.v(31) " "Output port \"DRAM_CAS_N\" at de1soc_base.v(31) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263447 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de1soc_base.v(32) " "Output port \"DRAM_CKE\" at de1soc_base.v(32) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263447 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de1soc_base.v(33) " "Output port \"DRAM_CLK\" at de1soc_base.v(33) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263447 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de1soc_base.v(34) " "Output port \"DRAM_CS_N\" at de1soc_base.v(34) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263447 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM de1soc_base.v(36) " "Output port \"DRAM_LDQM\" at de1soc_base.v(36) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263447 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de1soc_base.v(37) " "Output port \"DRAM_RAS_N\" at de1soc_base.v(37) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263447 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM de1soc_base.v(38) " "Output port \"DRAM_UDQM\" at de1soc_base.v(38) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263447 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de1soc_base.v(39) " "Output port \"DRAM_WE_N\" at de1soc_base.v(39) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263447 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK de1soc_base.v(42) " "Output port \"FPGA_I2C_SCLK\" at de1soc_base.v(42) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263447 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD de1soc_base.v(55) " "Output port \"IRDA_TXD\" at de1soc_base.v(55) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263447 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N de1soc_base.v(76) " "Output port \"TD_RESET_N\" at de1soc_base.v(76) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263447 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N de1soc_base.v(80) " "Output port \"VGA_BLANK_N\" at de1soc_base.v(80) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263447 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK de1soc_base.v(82) " "Output port \"VGA_CLK\" at de1soc_base.v(82) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263447 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de1soc_base.v(84) " "Output port \"VGA_HS\" at de1soc_base.v(84) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263447 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N de1soc_base.v(86) " "Output port \"VGA_SYNC_N\" at de1soc_base.v(86) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263447 "|de1soc_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de1soc_base.v(88) " "Output port \"VGA_VS\" at de1soc_base.v(88) has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686282263447 "|de1soc_base"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M10K_read_buffer M10K_read_buffer:r0 " "Elaborating entity \"M10K_read_buffer\" for hierarchy \"M10K_read_buffer:r0\"" {  } { { "verilog/de1soc_base.v" "r0" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686282263449 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_read_buffer.v(117) " "Verilog HDL assignment warning at M10K_read_buffer.v(117): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_read_buffer.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_buffer.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263480 "|de1soc_base|M10K_read_buffer:r0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_read_buffer.v(118) " "Verilog HDL assignment warning at M10K_read_buffer.v(118): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_read_buffer.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_buffer.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263480 "|de1soc_base|M10K_read_buffer:r0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_read_buffer.v(119) " "Verilog HDL assignment warning at M10K_read_buffer.v(119): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_read_buffer.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_buffer.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263480 "|de1soc_base|M10K_read_buffer:r0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_read_buffer.v(120) " "Verilog HDL assignment warning at M10K_read_buffer.v(120): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_read_buffer.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_buffer.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263480 "|de1soc_base|M10K_read_buffer:r0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_read_buffer.v(121) " "Verilog HDL assignment warning at M10K_read_buffer.v(121): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_read_buffer.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_buffer.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263480 "|de1soc_base|M10K_read_buffer:r0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_read_buffer.v(122) " "Verilog HDL assignment warning at M10K_read_buffer.v(122): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_read_buffer.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_buffer.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263480 "|de1soc_base|M10K_read_buffer:r0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_read_buffer.v(123) " "Verilog HDL assignment warning at M10K_read_buffer.v(123): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_read_buffer.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_buffer.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263480 "|de1soc_base|M10K_read_buffer:r0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_read_buffer.v(124) " "Verilog HDL assignment warning at M10K_read_buffer.v(124): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_read_buffer.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_buffer.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263480 "|de1soc_base|M10K_read_buffer:r0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "M10K_read_buffer.v(116) " "Verilog HDL Case Statement information at M10K_read_buffer.v(116): all case item expressions in this case statement are onehot" {  } { { "verilog/M10K_read_buffer.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_buffer.v" 116 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1686282263480 "|de1soc_base|M10K_read_buffer:r0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "M10K_read_buffer.v(142) " "Verilog HDL Case Statement information at M10K_read_buffer.v(142): all case item expressions in this case statement are onehot" {  } { { "verilog/M10K_read_buffer.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_buffer.v" 142 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1686282263480 "|de1soc_base|M10K_read_buffer:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M10K_write M10K_write:w0 " "Elaborating entity \"M10K_write\" for hierarchy \"M10K_write:w0\"" {  } { { "verilog/de1soc_base.v" "w0" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686282263482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_write.v(114) " "Verilog HDL assignment warning at M10K_write.v(114): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_write.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_write.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263492 "|de1soc_base|M10K_write:w0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_write.v(119) " "Verilog HDL assignment warning at M10K_write.v(119): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_write.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_write.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263492 "|de1soc_base|M10K_write:w0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_write.v(124) " "Verilog HDL assignment warning at M10K_write.v(124): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_write.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_write.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263492 "|de1soc_base|M10K_write:w0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_write.v(129) " "Verilog HDL assignment warning at M10K_write.v(129): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_write.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_write.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263492 "|de1soc_base|M10K_write:w0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_write.v(134) " "Verilog HDL assignment warning at M10K_write.v(134): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_write.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_write.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263492 "|de1soc_base|M10K_write:w0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_write.v(139) " "Verilog HDL assignment warning at M10K_write.v(139): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_write.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_write.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263492 "|de1soc_base|M10K_write:w0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_write.v(144) " "Verilog HDL assignment warning at M10K_write.v(144): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_write.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_write.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263492 "|de1soc_base|M10K_write:w0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_write.v(149) " "Verilog HDL assignment warning at M10K_write.v(149): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_write.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_write.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263492 "|de1soc_base|M10K_write:w0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "M10K_write.v(112) " "Verilog HDL Case Statement information at M10K_write.v(112): all case item expressions in this case statement are onehot" {  } { { "verilog/M10K_write.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_write.v" 112 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1686282263492 "|de1soc_base|M10K_write:w0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M10K_read_buffer M10K_read_buffer:r1 " "Elaborating entity \"M10K_read_buffer\" for hierarchy \"M10K_read_buffer:r1\"" {  } { { "verilog/de1soc_base.v" "r1" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686282263493 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_read_buffer.v(117) " "Verilog HDL assignment warning at M10K_read_buffer.v(117): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_read_buffer.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_buffer.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263521 "|de1soc_base|M10K_read_buffer:r1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_read_buffer.v(118) " "Verilog HDL assignment warning at M10K_read_buffer.v(118): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_read_buffer.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_buffer.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263521 "|de1soc_base|M10K_read_buffer:r1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_read_buffer.v(119) " "Verilog HDL assignment warning at M10K_read_buffer.v(119): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_read_buffer.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_buffer.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263521 "|de1soc_base|M10K_read_buffer:r1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_read_buffer.v(120) " "Verilog HDL assignment warning at M10K_read_buffer.v(120): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_read_buffer.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_buffer.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263521 "|de1soc_base|M10K_read_buffer:r1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_read_buffer.v(121) " "Verilog HDL assignment warning at M10K_read_buffer.v(121): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_read_buffer.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_buffer.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263521 "|de1soc_base|M10K_read_buffer:r1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_read_buffer.v(122) " "Verilog HDL assignment warning at M10K_read_buffer.v(122): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_read_buffer.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_buffer.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263521 "|de1soc_base|M10K_read_buffer:r1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_read_buffer.v(123) " "Verilog HDL assignment warning at M10K_read_buffer.v(123): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_read_buffer.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_buffer.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263521 "|de1soc_base|M10K_read_buffer:r1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M10K_read_buffer.v(124) " "Verilog HDL assignment warning at M10K_read_buffer.v(124): truncated value with size 32 to match size of target (4)" {  } { { "verilog/M10K_read_buffer.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_buffer.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686282263521 "|de1soc_base|M10K_read_buffer:r1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "M10K_read_buffer.v(116) " "Verilog HDL Case Statement information at M10K_read_buffer.v(116): all case item expressions in this case statement are onehot" {  } { { "verilog/M10K_read_buffer.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_buffer.v" 116 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1686282263521 "|de1soc_base|M10K_read_buffer:r1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "M10K_read_buffer.v(142) " "Verilog HDL Case Statement information at M10K_read_buffer.v(142): all case item expressions in this case statement are onehot" {  } { { "verilog/M10K_read_buffer.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/M10K_read_buffer.v" 142 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1686282263521 "|de1soc_base|M10K_read_buffer:r1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M10K_16_256 M10K_16_256:MEM " "Elaborating entity \"M10K_16_256\" for hierarchy \"M10K_16_256:MEM\"" {  } { { "verilog/de1soc_base.v" "MEM" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686282263523 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M10K_16_256:MEM\|mem_row_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"M10K_16_256:MEM\|mem_row_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686282266449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686282266449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686282266449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686282266449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686282266449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686282266449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686282266449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686282266449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686282266449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686282266449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686282266449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686282266449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686282266449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686282266449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686282266449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/de1soc_base.ram0_M10K_16_256_125f1826.hdl.mif " "Parameter INIT_FILE set to db/de1soc_base.ram0_M10K_16_256_125f1826.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686282266449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686282266449 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1686282266449 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1686282266449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "M10K_16_256:MEM\|altsyncram:mem_row_rtl_0 " "Elaborated megafunction instantiation \"M10K_16_256:MEM\|altsyncram:mem_row_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686282266538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "M10K_16_256:MEM\|altsyncram:mem_row_rtl_0 " "Instantiated megafunction \"M10K_16_256:MEM\|altsyncram:mem_row_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686282266538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686282266538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686282266538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686282266538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686282266538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686282266538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686282266538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686282266538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686282266538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686282266538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686282266538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686282266538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686282266538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686282266538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686282266538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/de1soc_base.ram0_M10K_16_256_125f1826.hdl.mif " "Parameter \"INIT_FILE\" = \"db/de1soc_base.ram0_M10K_16_256_125f1826.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686282266538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686282266538 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686282266538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dvt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dvt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dvt1 " "Found entity 1: altsyncram_dvt1" {  } { { "db/altsyncram_dvt1.tdf" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/db/altsyncram_dvt1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686282266640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686282266640 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686282267003 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1686282267003 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686282267218 "|de1soc_base|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686282267218 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686282267437 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686282268258 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/de1soc_base.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/de1soc_base.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686282268449 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686282268747 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686282268747 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "verilog/de1soc_base.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_06_02/verilog/de1soc_base.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686282269091 "|de1soc_base|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1686282269091 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5448 " "Implemented 5448 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686282269101 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686282269101 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1686282269101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5024 " "Implemented 5024 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686282269101 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686282269101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686282269101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 225 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 225 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686282269128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 12:44:29 2023 " "Processing ended: Fri Jun 09 12:44:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686282269128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686282269128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686282269128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686282269128 ""}
