# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do mcu_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/user/Downloads/Verilog-Homework/design/components {C:/Users/user/Downloads/Verilog-Homework/design/components/counter_4bits.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter_4bits
# 
# Top level modules:
# 	counter_4bits
# vlog -sv -work work +incdir+C:/Users/user/Downloads/Verilog-Homework/design/components {C:/Users/user/Downloads/Verilog-Homework/design/components/dff_pos.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dff_pos
# 
# Top level modules:
# 	dff_pos
# vlog -sv -work work +incdir+C:/Users/user/Downloads/Verilog-Homework/design/components {C:/Users/user/Downloads/Verilog-Homework/design/components/seven_segment.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module seven_segment
# 
# Top level modules:
# 	seven_segment
# vlog -sv -work work +incdir+C:/Users/user/Downloads/Verilog-Homework/design {C:/Users/user/Downloads/Verilog-Homework/design/mcu.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mcu
# 
# Top level modules:
# 	mcu
# 
do compile.do
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testcounter
# 
# Top level modules:
# 	testcounter
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module add_sub_4bits
# -- Compiling module counter_2bits
# -- Compiling module counter_3bits
# -- Compiling module counter_4bits
# -- Compiling module decoder_3to8
# -- Compiling module dff_pos
# -- Compiling module full_adder
# -- Compiling module multiplexer_4to1
# -- Compiling module seven_segment
# 
# Top level modules:
# 	add_sub_4bits
# 	counter_2bits
# 	counter_3bits
# 	counter_4bits
# 	decoder_3to8
# 	multiplexer_4to1
# 	seven_segment
do sim.do
# vsim -voptargs=+acc work.testcounter 
# Loading sv_std.std
# Loading work.testcounter
# Loading work.counter_3bits
# Loading work.dff_pos
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# Break in Module testcounter at ../tb/test_counter.sv line 15
# Simulation Breakpoint: Break in Module testcounter at ../tb/test_counter.sv line 15
# MACRO ./sim.do PAUSED at line 7
add wave -position end  sim:/testcounter/clk
add wave -position end  sim:/testcounter/reset
add wave -position end  sim:/testcounter/q
add wave -position end  sim:/testcounter/y
do compile.do
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testcounter
# 
# Top level modules:
# 	testcounter
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module add_sub_4bits
# -- Compiling module counter_2bits
# -- Compiling module counter_3bits
# -- Compiling module counter_4bits
# -- Compiling module decoder_3to8
# -- Compiling module dff_pos
# -- Compiling module full_adder
# -- Compiling module multiplexer_4to1
# -- Compiling module seven_segment
# 
# Top level modules:
# 	add_sub_4bits
# 	counter_2bits
# 	counter_3bits
# 	counter_4bits
# 	decoder_3to8
# 	multiplexer_4to1
# 	seven_segment
do sim.do
# vsim -voptargs=+acc work.testcounter 
# Loading sv_std.std
# Loading work.testcounter
# Loading work.counter_4bits
# Loading work.dff_pos
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# Break in Module testcounter at ../tb/test_counter.sv line 15
# Simulation Breakpoint: Break in Module testcounter at ../tb/test_counter.sv line 15
# MACRO ./sim.do PAUSED at line 7
add wave -position end  sim:/testcounter/clk
add wave -position end  sim:/testcounter/reset
add wave -position end  sim:/testcounter/q
add wave -position end  sim:/testcounter/y
