Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 31 05:14:03 2024
| Host         : DESKTOP-7RQ9HLB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_top_module_control_sets_placed.rpt
| Design       : main_top_module
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    95 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              69 |           26 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |              55 |           27 |
| Yes          | No                    | Yes                    |             353 |           85 |
| Yes          | Yes                   | No                     |              23 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------------------+-------------------------------------+------------------+----------------+
|             Clock Signal            |                 Enable Signal                 |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------------------+-----------------------------------------------+-------------------------------------+------------------+----------------+
|  SCAN_CLK                           |                                               | UUT1/parallel_load_reg_LDC_i_1_n_0  |                1 |              1 |
|  SCAN_CLK                           |                                               | UUT1/parallel_load_reg_LDC_i_2_n_0  |                1 |              1 |
|  UUT1/parallel_load_reg_LDC_i_1_n_0 |                                               | UUT1/parallel_load_reg_LDC_i_2_n_0  |                1 |              1 |
|  GPIO_arch2_BUFG[8]                 |                                               |                                     |                1 |              2 |
|  GPIO_arch2_BUFG[8]                 |                                               | UUT2/clear                          |                2 |              2 |
|  SCAN_CLK                           |                                               |                                     |                1 |              2 |
|  SCAN_CLK                           |                                               | UUT1/cpu_rst                        |                3 |              3 |
|  GPIO_arch2_BUFG[8]                 | UUT2/scanStateVariable0                       |                                     |                1 |              5 |
|  GPIO_arch2_BUFG[8]                 | UUT2/serial_data_count                        | UUT2/clear                          |                2 |              5 |
|  SCAN_CLK                           | UUT1/scanStateVariable0                       |                                     |                1 |              5 |
|  SCAN_CLK                           | UUT1/serial_data_count                        | UUT1/cpu_rst                        |                1 |              5 |
|  MAIN_CLK_arch1_BUFG                | UUT1/stringIndex[5]_i_1_n_0                   | UUT1/cpu_rst                        |                2 |              6 |
|  UUT2/LEDR_arch2                    | UUT2/char_num0                                | UUT2/clear                          |                3 |              7 |
|  MAIN_CLK_arch1_BUFG                | UUT1/FSM_onehot_shiftedColumnState[6]_i_1_n_0 |                                     |                2 |              7 |
|  MAIN_CLK_arch1_BUFG                | UUT1/ascii_char[6]_i_1_n_0                    | UUT1/cpu_rst                        |                2 |              7 |
|  GPIO_arch2_BUFG[8]                 | UUT2/serial_data_in0                          |                                     |                3 |              7 |
|  GPIO_arch2_BUFG[8]                 | UUT2/row_driver                               | UUT2/clear                          |                2 |              9 |
|  SCAN_CLK                           | UUT1/row_driver                               | UUT1/cpu_rst                        |                3 |              9 |
|  GPIO_arch2_BUFG[8]                 | UUT2/scanCount                                | UUT2/clear                          |                4 |             14 |
|  SCAN_CLK                           | UUT1/scanCount                                | UUT1/cpu_rst                        |                4 |             14 |
|  MAIN_CLK_arch1_BUFG                | UUT1/shiftStateVariable_reg_n_0               | UUT1/cpu_rst                        |                6 |             21 |
|  GPIO_arch2_BUFG[8]                 | UUT2/serial_data_in0                          | UUT2/screenAreaLatch[31]_i_1__0_n_0 |                5 |             23 |
|  UUT2/MAIN_CLK_arch2                |                                               | UUT2/clear                          |               11 |             29 |
|  SCAN_CLK                           | UUT1/screenAreaLatch[31]_i_1_n_0              |                                     |               20 |             31 |
|  MAIN_CLK_arch1_BUFG                |                                               | UUT1/cpu_rst                        |                8 |             33 |
|  MAIN_CLK_arch1_BUFG                | UUT1/screenArea[1][31]_i_1_n_0                | UUT1/cpu_rst                        |               56 |            256 |
+-------------------------------------+-----------------------------------------------+-------------------------------------+------------------+----------------+


