$date
	Fri Nov 11 21:35:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module m_gen_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # res $end
$scope module mgen_tb $end
$var wire 1 " clk $end
$var wire 1 # res $end
$var wire 1 ! y $end
$var reg 4 $ d [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 $
0#
0"
1!
$end
#50
1"
#100
0"
#150
1"
#170
1#
#200
0"
#250
b111 $
1"
#300
0"
#350
b1011 $
1"
#400
0"
#450
b101 $
1"
#500
0"
#550
0!
b1010 $
1"
#600
0"
#650
1!
b1101 $
1"
#700
0"
#750
0!
b110 $
1"
#800
0"
#850
1!
b11 $
1"
#900
0"
#950
b1001 $
1"
#1000
0"
#1050
0!
b100 $
1"
#1100
0"
#1150
b10 $
1"
#1200
0"
#1250
1!
b1 $
1"
#1300
0"
#1350
0!
b1000 $
1"
#1400
0"
#1450
b1100 $
1"
#1500
0"
#1550
b1110 $
1"
#1600
0"
#1650
1!
b1111 $
1"
#1700
0"
#1750
b111 $
1"
#1800
0"
#1850
b1011 $
1"
#1900
0"
#1950
b101 $
1"
#2000
0"
#2050
0!
b1010 $
1"
#2100
0"
#2150
1!
b1101 $
1"
#2200
0"
#2250
0!
b110 $
1"
#2300
0"
#2350
1!
b11 $
1"
#2400
0"
#2450
b1001 $
1"
#2500
0"
#2550
0!
b100 $
1"
#2600
0"
#2650
b10 $
1"
#2700
0"
#2750
1!
b1 $
1"
#2800
0"
#2850
0!
b1000 $
1"
#2900
0"
#2950
b1100 $
1"
#3000
0"
#3050
b1110 $
1"
#3100
0"
#3150
1!
b1111 $
1"
#3200
0"
#3250
b111 $
1"
#3300
0"
#3350
b1011 $
1"
#3400
0"
#3450
b101 $
1"
#3500
0"
#3550
0!
b1010 $
1"
#3600
0"
#3650
1!
b1101 $
1"
#3700
0"
#3750
0!
b110 $
1"
#3800
0"
#3850
1!
b11 $
1"
#3900
0"
#3950
b1001 $
1"
#4000
0"
#4050
0!
b100 $
1"
#4100
0"
#4150
b10 $
1"
#4200
0"
#4250
1!
b1 $
1"
#4300
0"
#4350
0!
b1000 $
1"
#4400
0"
#4450
b1100 $
1"
#4500
0"
#4550
b1110 $
1"
#4600
0"
#4650
1!
b1111 $
1"
#4700
0"
#4750
b111 $
1"
#4800
0"
#4850
b1011 $
1"
#4900
0"
#4950
b101 $
1"
#5000
0"
#5050
0!
b1010 $
1"
#5100
0"
#5150
1!
b1101 $
1"
#5200
0"
#5250
0!
b110 $
1"
#5300
0"
#5350
1!
b11 $
1"
#5400
0"
#5450
b1001 $
1"
#5500
0"
#5550
0!
b100 $
1"
#5600
0"
#5650
b10 $
1"
#5700
0"
#5750
1!
b1 $
1"
#5800
0"
#5850
0!
b1000 $
1"
#5900
0"
#5950
b1100 $
1"
#6000
0"
#6050
b1110 $
1"
#6100
0"
#6150
1!
b1111 $
1"
#6170
