
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu1' (Linux_x86_64 version 5.4.0-216-generic) on Tue Jul 29 06:54:37 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_near'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project compute_near 
INFO: [HLS 200-10] Opening project '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_near/compute_near'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_near/compute_near_slow.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_near/compute_near_slow.cpp' to the project
INFO: [HLS 200-1510] Running: set_top compute_near 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_near/compute_near/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 40819
WARNING: [HLS 200-40] Cannot find source file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_near/compute_near_slow.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.16 seconds. CPU system time: 0.4 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst writes of length 1048576 and bit width 32 in loop 'L1'(/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_near/compute_near_slow.cpp:26:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_near/compute_near_slow.cpp:26:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.15 seconds. CPU system time: 0.41 seconds. Elapsed time: 2.63 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.200 GB.
INFO: [XFORM 203-510] Pipelining loop 'L1' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_near/compute_near_slow.cpp:24) in function 'compute_near' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_near/compute_near_slow.cpp:24) in function 'compute_near' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L2' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_near/compute_near_slow.cpp:24) in function 'compute_near' completely with a factor of 2.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_near' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
WARNING: [HLS 200-885] The II Violation in module 'compute_near_Pipeline_L1' (loop 'L1'): Unable to schedule bus request operation ('gmem_load_1_req', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_near/compute_near_slow.cpp:29) on port 'gmem' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_near/compute_near_slow.cpp:29) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_near_Pipeline_L1' (loop 'L1'): Unable to schedule bus request operation ('gmem_load_2_req', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_near/compute_near_slow.cpp:29) on port 'gmem' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_near/compute_near_slow.cpp:29) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_near_Pipeline_L1' (loop 'L1'): Unable to schedule bus request operation ('gmem_load_3_req', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_near/compute_near_slow.cpp:29) on port 'gmem' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_near/compute_near_slow.cpp:29) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 31, loop 'L1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.230 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_L1' pipeline 'L1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_L1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/inputQuery' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/searchSpace' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/distance' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_near' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inputQuery', 'searchSpace', 'distance' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.239 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_near.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_near.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.58 seconds. CPU system time: 0.92 seconds. Elapsed time: 4.93 seconds; current allocated memory: 42.078 MB.
INFO: [HLS 200-112] Total CPU user time: 6.12 seconds. Total CPU system time: 1.39 seconds. Total elapsed time: 18.26 seconds; peak allocated memory: 1.239 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Jul 29 06:54:55 2025...
