# R&T BiCMOS Run 2

<div align="left">
  <img src="image/logo/RetT.PNG" width="200" />
</div>


## Schematic 

### 1. Block diagram 
<div align="center">
  <img src="image/schema/block_dia.png" width="500" />
</div>


## Layout 
<div align="center">
  <img src="image/layout/full_layout.png" width="500" />
</div>

## Data sheet 

### 1. Gain 

<table>
  <tr>
    <td> <img src="image/plot/gain.png"  alt="1" width = 400px ></td>
    <td> <img src="image/plot/Gain_drift.png" alt="2" width = 400px ></td>
  </tr>
</table>

### 2. Input referred Noise

<div align="center">
  <img src="image/plot/Input_Referred_Noise.png" width="400" />
</div>

## Packaging 
For packaging this ASIC, we are going to use the QFN24 
<div align="center">
  <img src="image/packaging/BondingR&TRun2.PNG" width="300" />
</div>


