sys = {
  frequency = 4000;
  lineSize = 64;

  cores = {
    core = {
      type = "OOO";
      cores = 4;
      icache = "l1i";
      dcache = "l1d";
    };
  };

  caches = {
    l1i = {
      caches = 4;
      size = 4096;
      array = { type = "SetAssoc"; ways = 1; };
      latency = 4;
      parent = "l2";
    };

    l1d = {
      caches = 4;
      size = 4096;
      array = { type = "SetAssoc"; ways = 1; };
      latency = 4;
      parent = "l2";
    };

    l2 = {
      caches = 4;
      size = 2097152;
      latency = 13;
      array = { type = "SetAssoc"; ways = 32; };
      parent = "l3";
    };

    l3 = {
      caches = 1;
      size = 16777216;
      latency = 26;
      array = { type = "SetAssoc"; ways = 32; };
      parent = "mem";
    };
  };

  mem = {
    controllers = 1;
    type = "MD1";
    latency = 280;
    bandwidth = 6400;
  };
};

sim = {
  statsPhaseInterval = 0;
  phaseLength = 100000;
  maxTotalInstrs = 5000000000L;
  parallelism = 1;
};

process0 = {
  command = "/afs/ir/class/ee282/spring11_pa2/zsim-apps/build/parsec/../specomp2001/art_m/art_m -scanfile /hd/spec/omp2001_m/benchspec/OMPM2001/330.art_m/data/train/input/c756hel.in -trainfile1 /hd/spec/omp2001_m/benchspec/OMPM2001/330.art_m/data/train/input/a10.img -stride 2 -startx 134 -starty 220 -endx 184 -endy 240 -objects 3";
  name = "art";
  threads = 4;
  startFastForwarded = True;
};
