{
  "design": {
    "design_info": {
      "boundary_crc": "0x885B1C83AB0E9FEE",
      "device": "xc7z010clg400-1",
      "name": "rvpipeline",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "dmem_0": "",
      "ledController_0": "",
      "riscvpipeline_0": "",
      "imem_bram_0": ""
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "reset",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "rvpipeline_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "142857143"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "led1": {
        "direction": "O"
      },
      "led3": {
        "direction": "O"
      },
      "led2": {
        "direction": "O"
      },
      "led4": {
        "direction": "O"
      }
    },
    "components": {
      "dmem_0": {
        "vlnv": "user.org:user:dmem:1.0",
        "xci_name": "rvpipeline_dmem_0_0"
      },
      "ledController_0": {
        "vlnv": "user.org:user:ledController:1.0",
        "xci_name": "rvpipeline_ledController_0_0"
      },
      "riscvpipeline_0": {
        "vlnv": "user.org:user:riscvpipeline:1.0",
        "xci_name": "rvpipeline_riscvpipeline_0_0"
      },
      "imem_bram_0": {
        "vlnv": "user.org:user:imem_bram:1.0",
        "xci_name": "rvpipeline_imem_bram_0_0"
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "ledController_0/clk",
          "dmem_0/clk",
          "riscvpipeline_0/clk",
          "imem_bram_0/clk"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "ledController_0/reset",
          "riscvpipeline_0/reset"
        ]
      },
      "Net": {
        "ports": [
          "imem_bram_0/rd",
          "ledController_0/instr",
          "riscvpipeline_0/InstrF"
        ]
      },
      "riscvpipeline_0_ALUResultM": {
        "ports": [
          "riscvpipeline_0/ALUResultM",
          "dmem_0/a",
          "ledController_0/DataAdr"
        ]
      },
      "riscvpipeline_0_WriteDataM": {
        "ports": [
          "riscvpipeline_0/WriteDataM",
          "dmem_0/wd",
          "ledController_0/WriteData"
        ]
      },
      "riscvpipeline_0_MemWriteM": {
        "ports": [
          "riscvpipeline_0/MemWriteM",
          "dmem_0/we"
        ]
      },
      "dmem_0_rd": {
        "ports": [
          "dmem_0/rd",
          "riscvpipeline_0/ReadDataM"
        ]
      },
      "ledController_0_led1": {
        "ports": [
          "ledController_0/led1",
          "led1"
        ]
      },
      "ledController_0_led3": {
        "ports": [
          "ledController_0/led3",
          "led3"
        ]
      },
      "ledController_0_led2": {
        "ports": [
          "ledController_0/led2",
          "led2"
        ]
      },
      "ledController_0_led4": {
        "ports": [
          "ledController_0/led4",
          "led4"
        ]
      },
      "riscvpipeline_0_InstrM": {
        "ports": [
          "riscvpipeline_0/InstrM",
          "dmem_0/be"
        ]
      },
      "riscvpipeline_0_PCF": {
        "ports": [
          "riscvpipeline_0/PCF",
          "imem_bram_0/a"
        ]
      }
    }
  }
}