
*** Running vivado
    with args -log design_1_axis_array_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_array_ip_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_axis_array_ip_0_0.tcl -notrace
Command: synth_design -top design_1_axis_array_ip_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2875 
WARNING: [Synth 8-2507] parameter declaration becomes local in master with formal parameter declaration list [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/master.v:63]
WARNING: [Synth 8-2507] parameter declaration becomes local in slave with formal parameter declaration list [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:57]
WARNING: [Synth 8-992] image_data is already implicitly declared earlier [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/axis.v:78]
WARNING: [Synth 8-992] class_data is already implicitly declared earlier [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/axis.v:79]
WARNING: [Synth 8-992] data_ready is already implicitly declared earlier [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/axis.v:80]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1273.715 ; gain = 94.281 ; free physical = 156 ; free virtual = 18692
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_axis_array_ip_0_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axis_array_ip_0_0/synth/design_1_axis_array_ip_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axis' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/axis.v:3]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'slave' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:3]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter NUMBER_OF_INPUT_WORDS bound to: 784 - type: integer 
	Parameter bit_num bound to: 10 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_FIFO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'slave' (1#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:3]
INFO: [Synth 8-638] synthesizing module 'master' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/master.v:3]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 1 - type: integer 
	Parameter WAIT_COUNT_BITS bound to: 5 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WAIT_FOR_CLASS bound to: 2'b01 
	Parameter SEND_STREAM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/master.v:113]
INFO: [Synth 8-256] done synthesizing module 'master' (2#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/master.v:3]
INFO: [Synth 8-638] synthesizing module 'Array' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/Array.sv:5]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter NUM_CLASSES bound to: 10 - type: integer 
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/Array.sv:52]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/Array.sv:52]
INFO: [Synth 8-638] synthesizing module 'MultCell' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/MultCell.sv:3]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter MEM_INIT_FILE bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRam' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:6]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 784 - type: integer 
	Parameter MEM_INIT_FILE bound to: 1'b0 

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:24]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'BRam' (3#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/bram.sv:6]
INFO: [Synth 8-256] done synthesizing module 'MultCell' (4#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/MultCell.sv:3]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/ArgMaxCell.sv:6]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell' (5#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/ArgMaxCell.sv:6]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/Array.sv:52]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/Array.sv:52]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/ArgMaxCell.sv:6]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized0' (5#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/ArgMaxCell.sv:6]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/Array.sv:52]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/Array.sv:52]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized1' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/ArgMaxCell.sv:6]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized1' (5#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/ArgMaxCell.sv:6]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/Array.sv:52]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/Array.sv:52]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized2' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/ArgMaxCell.sv:6]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized2' (5#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/ArgMaxCell.sv:6]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/Array.sv:52]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/Array.sv:52]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized3' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/ArgMaxCell.sv:6]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized3' (5#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/ArgMaxCell.sv:6]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/Array.sv:52]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/Array.sv:52]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized4' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/ArgMaxCell.sv:6]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized4' (5#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/ArgMaxCell.sv:6]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/Array.sv:52]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/Array.sv:52]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized5' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/ArgMaxCell.sv:6]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized5' (5#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/ArgMaxCell.sv:6]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/Array.sv:52]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/Array.sv:52]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized6' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/ArgMaxCell.sv:6]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized6' (5#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/ArgMaxCell.sv:6]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/Array.sv:52]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/Array.sv:52]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized7' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/ArgMaxCell.sv:6]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized7' (5#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/ArgMaxCell.sv:6]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/Array.sv:52]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/Array.sv:52]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized8' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/ArgMaxCell.sv:6]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized8' (5#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/ArgMaxCell.sv:6]
INFO: [Synth 8-256] done synthesizing module 'Array' (6#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/Array.sv:5]
INFO: [Synth 8-256] done synthesizing module 'axis' (7#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/axis.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_array_ip_0_0' (8#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axis_array_ip_0_0/synth/design_1_axis_array_ip_0_0.v:56]
WARNING: [Synth 8-3331] design ArgMaxCell__parameterized8 has unconnected port reset
WARNING: [Synth 8-3331] design ArgMaxCell__parameterized7 has unconnected port reset
WARNING: [Synth 8-3331] design ArgMaxCell__parameterized6 has unconnected port reset
WARNING: [Synth 8-3331] design ArgMaxCell__parameterized5 has unconnected port reset
WARNING: [Synth 8-3331] design ArgMaxCell__parameterized4 has unconnected port reset
WARNING: [Synth 8-3331] design ArgMaxCell__parameterized3 has unconnected port reset
WARNING: [Synth 8-3331] design ArgMaxCell__parameterized2 has unconnected port reset
WARNING: [Synth 8-3331] design ArgMaxCell__parameterized1 has unconnected port reset
WARNING: [Synth 8-3331] design ArgMaxCell__parameterized0 has unconnected port reset
WARNING: [Synth 8-3331] design ArgMaxCell has unconnected port reset
WARNING: [Synth 8-3331] design slave has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design slave has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design slave has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design slave has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design slave has unconnected port S_AXIS_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1306.965 ; gain = 127.531 ; free physical = 201 ; free virtual = 18711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1306.965 ; gain = 127.531 ; free physical = 202 ; free virtual = 18713
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1667.980 ; gain = 0.000 ; free physical = 161 ; free virtual = 18470
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1667.980 ; gain = 488.547 ; free physical = 204 ; free virtual = 18554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1667.980 ; gain = 488.547 ; free physical = 205 ; free virtual = 18554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1667.980 ; gain = 488.547 ; free physical = 206 ; free virtual = 18555
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "writes_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "write_pointer" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element curData_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:181]
WARNING: [Synth 8-6014] Unused sequential element copy_pointer_reg_rep was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:181]
WARNING: [Synth 8-6014] Unused sequential element copy_pointer_reg_rep was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:181]
WARNING: [Synth 8-6014] Unused sequential element copy_pointer_reg_rep was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:181]
INFO: [Synth 8-5546] ROM "addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/MultCell.sv:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.980 ; gain = 488.547 ; free physical = 194 ; free virtual = 18545
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |MultCell      |          10|      6387|
|2     |Array__GC0    |           1|      4199|
|3     |axis__GC0     |           1|       348|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 12    
+---Registers : 
	               32 Bit    Registers := 21    
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 34    
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---RAMs : 
	               6K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 30    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 30    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BRam 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MultCell 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module ArgMaxCell 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module ArgMaxCell__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module ArgMaxCell__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module ArgMaxCell__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module ArgMaxCell__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module ArgMaxCell__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module ArgMaxCell__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module ArgMaxCell__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module ArgMaxCell__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module ArgMaxCell__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module master 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'data_reg[7:0]' into 'data_reg[7:0]' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/MultCell.sv:51]
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/MultCell.sv:51]
INFO: [Synth 8-5546] ROM "addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element accumulator_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/MultCell.sv:52]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/src/MultCell.sv:53]
INFO: [Synth 8-5546] ROM "mySlave/write_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mySlave/writes_done" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element mySlave/curData_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:181]
WARNING: [Synth 8-6014] Unused sequential element mySlave/FIFO_GEN[1].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-5730] RAM mySlave/FIFO_GEN[1].stream_data_fifo_reg got removed due to cross hierarchy optimization. 
WARNING: [Synth 8-6014] Unused sequential element mySlave/curData_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:181]
WARNING: [Synth 8-6014] Unused sequential element mySlave/FIFO_GEN[2].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-5730] RAM mySlave/FIFO_GEN[2].stream_data_fifo_reg got removed due to cross hierarchy optimization. 
WARNING: [Synth 8-6014] Unused sequential element mySlave/curData_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:181]
WARNING: [Synth 8-6014] Unused sequential element mySlave/FIFO_GEN[3].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-5730] RAM mySlave/FIFO_GEN[3].stream_data_fifo_reg got removed due to cross hierarchy optimization. 
INFO: [Synth 8-3886] merging instance 'MultCell:/ram/o_data_reg[0]' (FD) to 'MultCell:/ram/o_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'MultCell:/ram/o_data_reg[1]' (FD) to 'MultCell:/ram/o_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'MultCell:/ram/o_data_reg[2]' (FD) to 'MultCell:/ram/o_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'MultCell:/ram/o_data_reg[3]' (FD) to 'MultCell:/ram/o_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'MultCell:/ram/o_data_reg[4]' (FD) to 'MultCell:/ram/o_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'MultCell:/ram/o_data_reg[5]' (FD) to 'MultCell:/ram/o_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'MultCell:/ram/o_data_reg[6]' (FD) to 'MultCell:/ram/o_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/ram/\o_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MultCell:/data_ready_reg)
WARNING: [Synth 8-3332] Sequential element (o_data_reg[7]) is unused and will be removed from module BRam.
WARNING: [Synth 8-3332] Sequential element (data_ready_reg) is unused and will be removed from module MultCell.
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/maxclass_reg[0]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/maxclass_reg[1]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/maxclass_reg[1]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/maxclass_reg[2]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/maxclass_reg[2]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/maxclass_reg[3]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[1].argmax_cell/maxclass_reg[1]' (FD) to 'arrayi_0/MACArgMAXPair[1].argmax_cell/maxclass_reg[2]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[1].argmax_cell/maxclass_reg[2]' (FD) to 'arrayi_0/MACArgMAXPair[1].argmax_cell/maxclass_reg[3]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[2].argmax_cell/maxclass_reg[2]' (FD) to 'arrayi_0/MACArgMAXPair[2].argmax_cell/maxclass_reg[3]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[3].argmax_cell/maxclass_reg[2]' (FD) to 'arrayi_0/MACArgMAXPair[3].argmax_cell/maxclass_reg[3]'
INFO: [Synth 8-3886] merging instance 'insti_1/mySlave/copy_pointer_reg_rep[5]' (FDE) to 'insti_1/mySlave/copy_pointer_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_1/mySlave/copy_pointer_reg_rep[4]' (FDE) to 'insti_1/mySlave/copy_pointer_reg[4]'
INFO: [Synth 8-3886] merging instance 'insti_1/mySlave/copy_pointer_reg_rep[7]' (FDE) to 'insti_1/mySlave/copy_pointer_reg[7]'
INFO: [Synth 8-3886] merging instance 'insti_1/mySlave/copy_pointer_reg_rep[6]' (FDE) to 'insti_1/mySlave/copy_pointer_reg[6]'
INFO: [Synth 8-3886] merging instance 'insti_1/mySlave/copy_pointer_reg_rep[8]' (FDE) to 'insti_1/mySlave/copy_pointer_reg[8]'
INFO: [Synth 8-3886] merging instance 'insti_1/mySlave/copy_pointer_reg_rep[9]' (FDE) to 'insti_1/mySlave/copy_pointer_reg[9]'
INFO: [Synth 8-3886] merging instance 'insti_1/mySlave/copy_pointer_reg_rep[3]' (FDE) to 'insti_1/mySlave/copy_pointer_reg[3]'
INFO: [Synth 8-3886] merging instance 'insti_1/mySlave/copy_pointer_reg_rep[2]' (FDE) to 'insti_1/mySlave/copy_pointer_reg[2]'
INFO: [Synth 8-3886] merging instance 'insti_1/mySlave/copy_pointer_reg_rep[1]' (FDE) to 'insti_1/mySlave/copy_pointer_reg[1]'
INFO: [Synth 8-3886] merging instance 'insti_1/mySlave/copy_pointer_reg_rep[0]' (FDE) to 'insti_1/mySlave/copy_pointer_reg[0]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[4]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[5]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[6]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[7]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[8]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[9]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[10]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[11]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[12]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[13]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[14]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[15]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[16]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[17]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[18]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[19]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[20]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[21]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[22]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[23]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[24]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[25]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[26]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[27]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[28]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[29]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'insti_1/myMaster/stream_data_out_reg[30]' (FDRE) to 'insti_1/myMaster/stream_data_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_1/\myMaster/stream_data_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (insti_1/\mySlave/reg_data_ready_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_1/\mySlave/copy_pointer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_1/\mySlave/copy_pointer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_1/\mySlave/copy_pointer_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_1/\mySlave/copy_pointer_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_1/\mySlave/copy_pointer_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_1/\mySlave/copy_pointer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_1/\mySlave/copy_pointer_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_1/\mySlave/copy_pointer_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_1/\mySlave/copy_pointer_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_1/\mySlave/copy_pointer_reg[9] )
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'insti_1/mySlave/writes_done_reg__0/Q' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:124]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:124]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:124]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'insti_1/mySlave/write_pointer_reg[9]/Q' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'insti_1/mySlave/write_pointer_reg[8]/Q' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'insti_1/mySlave/write_pointer_reg[7]/Q' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'insti_1/mySlave/write_pointer_reg[6]/Q' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'insti_1/mySlave/write_pointer_reg[5]/Q' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'insti_1/mySlave/write_pointer_reg[4]/Q' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'insti_1/mySlave/write_pointer_reg[3]/Q' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'insti_1/mySlave/write_pointer_reg[2]/Q' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'insti_1/mySlave/write_pointer_reg[1]/Q' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'insti_1/mySlave/write_pointer_reg[0]/Q' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/slave.v:189]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/i_1/\accumulator_reg[31] )
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[0]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[1]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[2]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[3]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[4]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[5]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[6]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[7]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[8]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[9]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[10]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[11]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[12]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[13]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[14]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[15]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[16]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[17]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[18]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[19]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[20]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[21]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[22]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[23]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[24]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[25]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[26]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[27]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[28]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[29]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[30]) is unused and will be removed from module MultCell.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[31]) is unused and will be removed from module MultCell.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/array/MACArgMAXPair[9].mult_cell /i_1/\accumulator_reg[31] )
WARNING: [Synth 8-3332] Sequential element (data_reg[7]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (data_reg[6]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (data_reg[5]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (data_reg[4]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (data_reg[3]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (data_reg[2]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (data_reg[1]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (data_reg[0]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[0]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[1]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[2]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[3]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[4]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[5]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[6]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[7]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[8]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[9]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[10]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[11]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[12]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[13]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[14]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[15]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[16]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[17]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[18]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[19]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[20]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[21]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[22]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[23]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[24]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[25]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[26]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[27]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[28]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[29]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[30]) is unused and will be removed from module MultCell__1.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[31]) is unused and will be removed from module MultCell__1.
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[0]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[1]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[2]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[3]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[4]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[5]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[6]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[7]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[8]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[9]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[10]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[11]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[12]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[13]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[14]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[15]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[16]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[17]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[18]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[19]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[20]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[21]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[22]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[23]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[24]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[25]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[26]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[27]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[28]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[29]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[30]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arrayi_0/\MACArgMAXPair[0].argmax_cell/max_reg[31] )
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[0]' (FD) to 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/max_reg[31]' (FD) to 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[1]' (FD) to 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[2]' (FD) to 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[3]' (FD) to 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[4]' (FD) to 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[5]' (FD) to 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[6]' (FD) to 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[7]' (FD) to 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[8]' (FD) to 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[9]' (FD) to 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[10]' (FD) to 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[11]' (FD) to 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[12]' (FD) to 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[13]' (FD) to 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[14]' (FD) to 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[15]' (FD) to 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[31]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[16]' (FD) to 'arrayi_0/MACArgMAXPair[1].argmax_cell/max_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arrayi_0/\MACArgMAXPair[1].argmax_cell/max_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arrayi_0/\MACArgMAXPair[2].argmax_cell/max_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arrayi_0/\MACArgMAXPair[3].argmax_cell/max_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arrayi_0/\MACArgMAXPair[4].argmax_cell/max_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arrayi_0/\MACArgMAXPair[5].argmax_cell/max_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arrayi_0/\MACArgMAXPair[6].argmax_cell/max_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arrayi_0/\MACArgMAXPair[7].argmax_cell/max_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arrayi_0/\MACArgMAXPair[8].argmax_cell/max_reg[31] )
WARNING: [Synth 8-3332] Sequential element (data_reg[7]) is unused and will be removed from module MultCell__2.
WARNING: [Synth 8-3332] Sequential element (data_reg[6]) is unused and will be removed from module MultCell__2.
WARNING: [Synth 8-3332] Sequential element (data_reg[5]) is unused and will be removed from module MultCell__2.
WARNING: [Synth 8-3332] Sequential element (data_reg[4]) is unused and will be removed from module MultCell__2.
WARNING: [Synth 8-3332] Sequential element (data_reg[3]) is unused and will be removed from module MultCell__2.
WARNING: [Synth 8-3332] Sequential element (data_reg[2]) is unused and will be removed from module MultCell__2.
WARNING: [Synth 8-3332] Sequential element (data_reg[1]) is unused and will be removed from module MultCell__2.
WARNING: [Synth 8-3332] Sequential element (data_reg[0]) is unused and will be removed from module MultCell__2.
WARNING: [Synth 8-3332] Sequential element (data_reg[7]) is unused and will be removed from module MultCell__3.
WARNING: [Synth 8-3332] Sequential element (data_reg[6]) is unused and will be removed from module MultCell__3.
WARNING: [Synth 8-3332] Sequential element (data_reg[5]) is unused and will be removed from module MultCell__3.
WARNING: [Synth 8-3332] Sequential element (data_reg[4]) is unused and will be removed from module MultCell__3.
WARNING: [Synth 8-3332] Sequential element (data_reg[3]) is unused and will be removed from module MultCell__3.
WARNING: [Synth 8-3332] Sequential element (data_reg[2]) is unused and will be removed from module MultCell__3.
WARNING: [Synth 8-3332] Sequential element (data_reg[1]) is unused and will be removed from module MultCell__3.
WARNING: [Synth 8-3332] Sequential element (data_reg[0]) is unused and will be removed from module MultCell__3.
WARNING: [Synth 8-3332] Sequential element (data_reg[7]) is unused and will be removed from module MultCell__4.
WARNING: [Synth 8-3332] Sequential element (data_reg[6]) is unused and will be removed from module MultCell__4.
WARNING: [Synth 8-3332] Sequential element (data_reg[5]) is unused and will be removed from module MultCell__4.
WARNING: [Synth 8-3332] Sequential element (data_reg[4]) is unused and will be removed from module MultCell__4.
WARNING: [Synth 8-3332] Sequential element (data_reg[3]) is unused and will be removed from module MultCell__4.
WARNING: [Synth 8-3332] Sequential element (data_reg[2]) is unused and will be removed from module MultCell__4.
WARNING: [Synth 8-3332] Sequential element (data_reg[1]) is unused and will be removed from module MultCell__4.
WARNING: [Synth 8-3332] Sequential element (data_reg[0]) is unused and will be removed from module MultCell__4.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (arrayi_0/\MACArgMAXPair[0].argmax_cell/maxclass_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (arrayi_0/\MACArgMAXPair[1].argmax_cell/maxclass_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (arrayi_0/\MACArgMAXPair[2].argmax_cell/maxclass_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (arrayi_0/\MACArgMAXPair[3].argmax_cell/maxclass_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (arrayi_0/\MACArgMAXPair[4].argmax_cell/maxclass_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (arrayi_0/\MACArgMAXPair[5].argmax_cell/maxclass_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (arrayi_0/\MACArgMAXPair[6].argmax_cell/maxclass_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (arrayi_0/\MACArgMAXPair[7].argmax_cell/maxclass_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (arrayi_0/\MACArgMAXPair[8].argmax_cell/maxclass_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (arrayi_0/\MACArgMAXPair[9].argmax_cell/maxclass_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1667.980 ; gain = 488.547 ; free physical = 174 ; free virtual = 18532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|slave:      | FIFO_GEN[0].stream_data_fifo_reg | 1 K x 8(WRITE_FIRST)   |   | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |axis__GC0     |           1|        40|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 1667.980 ; gain = 488.547 ; free physical = 176 ; free virtual = 18423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\myMaster/class_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\myMaster/stream_data_out_reg[0] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 1667.980 ; gain = 488.547 ; free physical = 176 ; free virtual = 18423
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |axis__GC0     |           1|        10|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\inst/myMaster/tx_done_reg__0 ) from module (design_1_axis_array_ip_0_0) as it is equivalent to (\inst/myMaster/tx_done_reg ) and driving same net [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ca6a/master.v:132]
INFO: [Synth 8-3332] Sequential element (inst/myMaster/tx_done_reg) is unused and will be removed from module design_1_axis_array_ip_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myMaster/axis_tlast_delay_reg )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (inst/myMaster/axis_tlast_delay_reg) is unused and will be removed from module design_1_axis_array_ip_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 1667.980 ; gain = 488.547 ; free physical = 174 ; free virtual = 18422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1667.980 ; gain = 488.547 ; free physical = 163 ; free virtual = 18422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1667.980 ; gain = 488.547 ; free physical = 163 ; free virtual = 18422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1667.980 ; gain = 488.547 ; free physical = 163 ; free virtual = 18422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1667.980 ; gain = 488.547 ; free physical = 163 ; free virtual = 18422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1667.980 ; gain = 488.547 ; free physical = 163 ; free virtual = 18422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1667.980 ; gain = 488.547 ; free physical = 163 ; free virtual = 18422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |FDRE |     1|
+------+-----+------+

Report Instance Areas: 
+------+------------+-------+------+
|      |Instance    |Module |Cells |
+------+------------+-------+------+
|1     |top         |       |     2|
|2     |  inst      |axis   |     2|
|3     |    mySlave |slave  |     2|
+------+------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1667.980 ; gain = 488.547 ; free physical = 163 ; free virtual = 18422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 33 critical warnings and 115 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1667.980 ; gain = 127.531 ; free physical = 219 ; free virtual = 18478
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1667.980 ; gain = 488.547 ; free physical = 219 ; free virtual = 18478
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
260 Infos, 255 Warnings, 33 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 1667.980 ; gain = 513.371 ; free physical = 230 ; free virtual = 18472
INFO: [Common 17-1381] The checkpoint '/home/icedaq/code/project2/array_design/array_design.runs/design_1_axis_array_ip_0_0_synth_1/design_1_axis_array_ip_0_0.dcp' has been generated.
