0.7
2020.2
May  7 2023
15:24:31
D:/Verilog Projects/Register_File/Register_File.sim/sim_1/synth/timing/xsim/Test_time_synth.v,1696478906,verilog,,D:/Verilog Projects/Register_File/Register_File.srcs/sim_1/new/test.v,,glbl,,,,,,,,
D:/Verilog Projects/Register_File/Register_File.srcs/sim_1/new/test.v,1696446856,verilog,,,,Test,,,,,,,,
