{
  "title": "GitHub Systemverilog Languages Daily Trending",
  "description": "Daily Trending of Systemverilog Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Sun, 22 Jun 2025 13:30:01 GMT",
  "items": [
    {
      "title": "pulp-platform/axi",
      "url": "https://github.com/pulp-platform/axi",
      "description": "AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "1,308",
      "forks": "298",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/3583291?s=40&v=4",
          "name": "andreaskurth",
          "url": "https://github.com/andreaskurth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/65011851?s=40&v=4",
          "name": "thommythomaso",
          "url": "https://github.com/thommythomaso"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6088584?s=40&v=4",
          "name": "micprog",
          "url": "https://github.com/micprog"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6261373?s=40&v=4",
          "name": "suehtamacv",
          "url": "https://github.com/suehtamacv"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        }
      ]
    },
    {
      "title": "pulp-platform/common_cells",
      "url": "https://github.com/pulp-platform/common_cells",
      "description": "Common SystemVerilog components",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "628",
      "forks": "173",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3583291?s=40&v=4",
          "name": "andreaskurth",
          "url": "https://github.com/andreaskurth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6498078?s=40&v=4",
          "name": "niwis",
          "url": "https://github.com/niwis"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/33124232?s=40&v=4",
          "name": "stmach",
          "url": "https://github.com/stmach"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/7882682?s=40&v=4",
          "name": "FrancescoConti",
          "url": "https://github.com/FrancescoConti"
        }
      ]
    },
    {
      "title": "adam-maj/tiny-gpu",
      "url": "https://github.com/adam-maj/tiny-gpu",
      "description": "A minimal GPU design in Verilog to learn how GPUs work from the ground up",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "8,448",
      "forks": "656",
      "addStars": "5",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/64697628?s=40&v=4",
          "name": "adam-maj",
          "url": "https://github.com/adam-maj"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/10238372?s=40&v=4",
          "name": "ashaltu",
          "url": "https://github.com/ashaltu"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/38108242?s=40&v=4",
          "name": "xianbaoqian",
          "url": "https://github.com/xianbaoqian"
        }
      ]
    },
    {
      "title": "MPSU/APS",
      "url": "https://github.com/MPSU/APS",
      "description": "Методические материалы по разработке процессора архитектуры RISC-V",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "206",
      "forks": "61",
      "addStars": "2",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/17159587?s=40&v=4",
          "name": "HepoH3",
          "url": "https://github.com/HepoH3"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/53278658?s=40&v=4",
          "name": "BROsandr",
          "url": "https://github.com/BROsandr"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/13331856?s=40&v=4",
          "name": "gr33nka",
          "url": "https://github.com/gr33nka"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/73652632?s=40&v=4",
          "name": "fhideous",
          "url": "https://github.com/fhideous"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/93252540?s=40&v=4",
          "name": "Nekkit6",
          "url": "https://github.com/Nekkit6"
        }
      ]
    },
    {
      "title": "lowRISC/ibex",
      "url": "https://github.com/lowRISC/ibex",
      "description": "Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "1,568",
      "forks": "616",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/471032?s=40&v=4",
          "name": "GregAC",
          "url": "https://github.com/GregAC"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/104845?s=40&v=4",
          "name": "rswarbrick",
          "url": "https://github.com/rswarbrick"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1159506?s=40&v=4",
          "name": "Atokulus",
          "url": "https://github.com/Atokulus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/20307557?s=40&v=4",
          "name": "vogelpi",
          "url": "https://github.com/vogelpi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2758621?s=40&v=4",
          "name": "atraber",
          "url": "https://github.com/atraber"
        }
      ]
    },
    {
      "title": "pulp-platform/fpu_div_sqrt_mvp",
      "url": "https://github.com/pulp-platform/fpu_div_sqrt_mvp",
      "description": "[UNRELEASED] FP div/sqrt unit for transprecision",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "22",
      "forks": "18",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/33124232?s=40&v=4",
          "name": "stmach",
          "url": "https://github.com/stmach"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3583291?s=40&v=4",
          "name": "andreaskurth",
          "url": "https://github.com/andreaskurth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/28906668?s=40&v=4",
          "name": "flaviens",
          "url": "https://github.com/flaviens"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/55843305?s=40&v=4",
          "name": "lucabertaccini",
          "url": "https://github.com/lucabertaccini"
        }
      ]
    },
    {
      "title": "pulp-platform/riscv-dbg",
      "url": "https://github.com/pulp-platform/riscv-dbg",
      "description": "RISC-V Debug Support for our PULP RISC-V Cores",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "258",
      "forks": "84",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/13798471?s=40&v=4",
          "name": "bluewww",
          "url": "https://github.com/bluewww"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/41358501?s=40&v=4",
          "name": "msfschaffner",
          "url": "https://github.com/msfschaffner"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3583291?s=40&v=4",
          "name": "andreaskurth",
          "url": "https://github.com/andreaskurth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/40633348?s=40&v=4",
          "name": "Silabs-ArjanB",
          "url": "https://github.com/Silabs-ArjanB"
        }
      ]
    },
    {
      "title": "pulp-platform/croc",
      "url": "https://github.com/pulp-platform/croc",
      "description": "A PULP SoC for education, easy to understand and extend with a full flow for a physical design.",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "113",
      "forks": "54",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/109749469?s=40&v=4",
          "name": "phsauter",
          "url": "https://github.com/phsauter"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/28308035?s=40&v=4",
          "name": "TheMightyDuckOfDoom",
          "url": "https://github.com/TheMightyDuckOfDoom"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1339834?s=40&v=4",
          "name": "Xeratec",
          "url": "https://github.com/Xeratec"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/17791096?s=40&v=4",
          "name": "fischeti",
          "url": "https://github.com/fischeti"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/65011851?s=40&v=4",
          "name": "thommythomaso",
          "url": "https://github.com/thommythomaso"
        }
      ]
    },
    {
      "title": "openhwgroup/cvfpu",
      "url": "https://github.com/openhwgroup/cvfpu",
      "description": "Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "504",
      "forks": "134",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/9446837?s=40&v=4",
          "name": "michael-platzer",
          "url": "https://github.com/michael-platzer"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/55843305?s=40&v=4",
          "name": "lucabertaccini",
          "url": "https://github.com/lucabertaccini"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/18549773?s=40&v=4",
          "name": "davideschiavone",
          "url": "https://github.com/davideschiavone"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/33124232?s=40&v=4",
          "name": "stmach",
          "url": "https://github.com/stmach"
        }
      ]
    },
    {
      "title": "aws/aws-fpga",
      "url": "https://github.com/aws/aws-fpga",
      "description": "Official repository of the AWS EC2 FPGA Hardware and Software Development Kit",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "1,572",
      "forks": "525",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/23247657?s=40&v=4",
          "name": "kristopk",
          "url": "https://github.com/kristopk"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/23247716?s=40&v=4",
          "name": "deeppat",
          "url": "https://github.com/deeppat"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/23534756?s=40&v=4",
          "name": "AWSGH",
          "url": "https://github.com/AWSGH"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/82236989?s=40&v=4",
          "name": "kyyalama2",
          "url": "https://github.com/kyyalama2"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/23246329?s=40&v=4",
          "name": "AWSwinefred",
          "url": "https://github.com/AWSwinefred"
        }
      ]
    }
  ]
}