// Seed: 1858708486
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  assign module_1.id_14 = 0;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    input uwire id_2,
    output tri1 id_3,
    output tri1 id_4,
    output supply1 id_5,
    output wor id_6,
    output uwire id_7,
    input supply0 id_8,
    output logic id_9,
    input wor id_10,
    output tri0 id_11,
    input supply1 id_12,
    input supply0 id_13,
    input wire id_14,
    input wire id_15,
    input tri0 id_16,
    input tri1 id_17,
    output tri id_18,
    input wor id_19,
    input tri1 id_20,
    output uwire id_21,
    output tri id_22,
    output tri id_23,
    input wor id_24,
    output tri0 id_25,
    input tri id_26,
    output tri1 id_27,
    input tri1 id_28,
    output wire id_29,
    input wor id_30,
    input wor id_31,
    input supply0 id_32,
    output wand id_33,
    input wor id_34,
    input tri1 id_35
);
  for (id_37 = id_15 - id_26; -1'h0; id_9 = id_17) begin : LABEL_0
    assign id_25 = -1;
  end
  module_0 modCall_1 (
      id_37,
      id_37,
      id_37,
      id_37
  );
  wire id_38;
  ;
endmodule
