Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Fri Jun 26 02:00:05 2020
| Host             : Chris running 64-bit major release  (build 9200)
| Command          : report_power -file nexys_ddr_top_power_routed.rpt -pb nexys_ddr_top_power_summary_routed.pb -rpx nexys_ddr_top_power_routed.rpx
| Design           : nexys_ddr_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 27.111 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 26.307                           |
| Device Static (W)        | 0.804                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     3.591 |     8405 |       --- |             --- |
|   LUT as Logic           |     3.107 |     3242 |     63400 |            5.11 |
|   Register               |     0.244 |     3263 |    126800 |            2.57 |
|   CARRY4                 |     0.109 |      136 |     15850 |            0.86 |
|   LUT as Distributed RAM |     0.107 |      420 |     19000 |            2.21 |
|   BUFG                   |     0.013 |        3 |        32 |            9.38 |
|   LUT as Shift Register  |     0.010 |       17 |     19000 |            0.09 |
|   F7/F8 Muxes            |     0.001 |        4 |     63400 |           <0.01 |
|   Others                 |     0.000 |      128 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       120 |            0.83 |
| Signals                  |     4.362 |     6457 |       --- |             --- |
| MMCM                     |     4.723 |        1 |         6 |           16.67 |
| PLL                      |     4.141 |        1 |         6 |           16.67 |
| I/O                      |     7.364 |       99 |       210 |           47.14 |
| PHASER                   |     2.004 |       14 |       --- |             --- |
| XADC                     |     0.121 |        1 |       --- |             --- |
| Static Power             |     0.804 |          |           |                 |
| Total                    |    27.111 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    11.596 |      11.033 |      0.563 |
| Vccaux    |       1.800 |     6.290 |       6.197 |      0.093 |
| Vcco33    |       3.300 |     0.625 |       0.621 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     1.104 |       1.100 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.070 |       0.050 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------+-----------+
| Name                                                                                     | Power (W) |
+------------------------------------------------------------------------------------------+-----------+
| nexys_ddr_top                                                                            |    26.307 |
|   disp                                                                                   |     0.042 |
|   ext_uart_t                                                                             |     0.018 |
|     tickgen                                                                              |     0.018 |
|   roms                                                                                   |     0.024 |
|   u_ddr                                                                                  |    23.604 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 |     0.006 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 |     0.007 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 |     0.002 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 |     0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 |     0.004 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 |     0.004 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 |     0.004 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11  |     0.003 |
|     u_sdram_ddr_mig                                                                      |    23.567 |
|       temp_mon_enabled.u_tempmon                                                         |     0.303 |
|       u_ddr2_infrastructure                                                              |     9.039 |
|       u_memc_ui_top_std                                                                  |    14.226 |
+------------------------------------------------------------------------------------------+-----------+


