#Build: Synplify Pro (R) N-2018.03M-SP1-1, Build 209R, Oct 23 2018
#install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-433C5TG

# Sun Sep 15 18:54:17 2019

#Implementation: synthesis


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-433C5TG

Implementation : synthesis
Synopsys HDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-433C5TG

Implementation : synthesis
Synopsys VHDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode
@N:"W:\projects\security-contest\libero\contest\hdl\Blinker.vhd":5:7:5:13|Top entity is set to Blinker.
VHDL syntax check successful!
@N: CD231 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Sun Sep 15 18:54:18 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-433C5TG

Implementation : synthesis
Synopsys Verilog Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_ujtag_wrapper.v" (library COREJTAGDEBUG_LIB)
@I::"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_bufd.v" (library COREJTAGDEBUG_LIB)
@I::"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v" (library COREJTAGDEBUG_LIB)
@I::"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v" (library COREJTAGDEBUG_LIB)
@I::"W:\projects\security-contest\libero\contest\component\work\JTAG\JTAG.v" (library work)
@I::"W:\projects\security-contest\libero\contest\component\work\MainClockCCC\MainClockCCC_0\MainClockCCC_MainClockCCC_0_FCCC.v" (library work)
@I::"W:\projects\security-contest\libero\contest\component\work\MainClockCCC\MainClockCCC.v" (library work)
@I::"W:\projects\security-contest\libero\contest\hdl\Murax.v" (library work)
@I::"W:\projects\security-contest\libero\contest\component\work\top\top.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Sun Sep 15 18:54:18 2019

###########################################################]
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_ujtag_wrapper.v" (library COREJTAGDEBUG_LIB)
@I::"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_bufd.v" (library COREJTAGDEBUG_LIB)
@I::"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v" (library COREJTAGDEBUG_LIB)
@I::"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v" (library COREJTAGDEBUG_LIB)
@I::"W:\projects\security-contest\libero\contest\component\work\JTAG\JTAG.v" (library work)
@I::"W:\projects\security-contest\libero\contest\component\work\MainClockCCC\MainClockCCC_0\MainClockCCC_MainClockCCC_0_FCCC.v" (library work)
@I::"W:\projects\security-contest\libero\contest\component\work\MainClockCCC\MainClockCCC.v" (library work)
@I::"W:\projects\security-contest\libero\contest\hdl\Murax.v" (library work)
@I::"W:\projects\security-contest\libero\contest\component\work\top\top.v" (library work)
Verilog syntax check successful!
File W:\projects\security-contest\libero\contest\hdl\Murax.v changed - recompiling
File W:\projects\security-contest\libero\contest\component\work\top\top.v changed - recompiling
@N: CG775 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":22:7:22:19|Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB
@N: CG364 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":22:7:22:19|Synthesizing module COREJTAGDEBUG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000011000
	NUM_DEBUG_TGTS=32'b00000000000000000000000000000001
	TGT_ACTIVE_HIGH_RESET_0=32'b00000000000000000000000000000001
	IR_CODE_TGT_0=8'b01010101
	TGT_ACTIVE_HIGH_RESET_1=32'b00000000000000000000000000000001
	IR_CODE_TGT_1=8'b01010110
	TGT_ACTIVE_HIGH_RESET_2=32'b00000000000000000000000000000001
	IR_CODE_TGT_2=8'b01010111
	TGT_ACTIVE_HIGH_RESET_3=32'b00000000000000000000000000000001
	IR_CODE_TGT_3=8'b01011000
	TGT_ACTIVE_HIGH_RESET_4=32'b00000000000000000000000000000001
	IR_CODE_TGT_4=8'b01011001
	TGT_ACTIVE_HIGH_RESET_5=32'b00000000000000000000000000000001
	IR_CODE_TGT_5=8'b01011010
	TGT_ACTIVE_HIGH_RESET_6=32'b00000000000000000000000000000001
	IR_CODE_TGT_6=8'b01011011
	TGT_ACTIVE_HIGH_RESET_7=32'b00000000000000000000000000000001
	IR_CODE_TGT_7=8'b01011100
	TGT_ACTIVE_HIGH_RESET_8=32'b00000000000000000000000000000001
	IR_CODE_TGT_8=8'b01011101
	TGT_ACTIVE_HIGH_RESET_9=32'b00000000000000000000000000000001
	IR_CODE_TGT_9=8'b01011110
	TGT_ACTIVE_HIGH_RESET_10=32'b00000000000000000000000000000001
	IR_CODE_TGT_10=8'b01011111
	TGT_ACTIVE_HIGH_RESET_11=32'b00000000000000000000000000000001
	IR_CODE_TGT_11=8'b01100000
	TGT_ACTIVE_HIGH_RESET_12=32'b00000000000000000000000000000001
	IR_CODE_TGT_12=8'b01100001
	TGT_ACTIVE_HIGH_RESET_13=32'b00000000000000000000000000000001
	IR_CODE_TGT_13=8'b01100010
	TGT_ACTIVE_HIGH_RESET_14=32'b00000000000000000000000000000001
	IR_CODE_TGT_14=8'b01100011
	TGT_ACTIVE_HIGH_RESET_15=32'b00000000000000000000000000000001
	IR_CODE_TGT_15=8'b01100100
	UJTAG_BYPASS=32'b00000000000000000000000000000000
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=128'b01100100011000110110001001100001011000000101111101011110010111010101110001011011010110100101100101011000010101110101011001010101
	TGT_ACTIVE_HIGH_RESET=16'b1111111111111111
	USE_NEW_UJTAG=32'b00000000000000000000000000000001
	USE_UJTAG_WRAPPER=32'b00000000000000000000000000000001
   Generated name = COREJTAGDEBUG_Z1_layer0
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v":687:7:687:11|Synthesizing module UJTAG in library work.
Running optimization stage 1 on UJTAG .......
@N: CG364 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_ujtag_wrapper.v":39:7:39:33|Synthesizing module COREJTAGDEBUG_UJTAG_WRAPPER in library COREJTAGDEBUG_LIB.
Running optimization stage 1 on COREJTAGDEBUG_UJTAG_WRAPPER .......
@N: CG364 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_bufd.v":20:7:20:24|Synthesizing module corejtagdebug_bufd in library COREJTAGDEBUG_LIB.

	DELAY_NUM=32'b00000000000000000000000000100010
   Generated name = corejtagdebug_bufd_34s
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v":234:7:234:10|Synthesizing module BUFD in library work.
Running optimization stage 1 on BUFD .......
Running optimization stage 1 on corejtagdebug_bufd_34s .......
@N: CG364 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v":47:7:47:27|Synthesizing module COREJTAGDEBUG_UJ_JTAG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000011000
	SYNC_RESET=32'b00000000000000000000000000000000
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=8'b01010101
	NUM_LEAD_PAD_BITS=8'b00000000
	NUM_TRAIL_PAD_BITS=8'b00000000
   Generated name = COREJTAGDEBUG_UJ_JTAG_24s_0s_34s_85_0_0
Running optimization stage 1 on COREJTAGDEBUG_UJ_JTAG_24s_0s_34s_85_0_0 .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v":362:7:362:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
@W: CG360 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":147:8:147:52|Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.
@W: CG360 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":154:8:154:52|Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.
@W: CG360 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":161:8:161:52|Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.
@W: CG360 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":168:8:168:52|Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.
Running optimization stage 1 on COREJTAGDEBUG_Z1_layer0 .......
@N: CG364 :"W:\projects\security-contest\libero\contest\component\work\JTAG\JTAG.v":9:7:9:10|Synthesizing module JTAG in library work.
Running optimization stage 1 on JTAG .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v":376:7:376:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v":372:7:372:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v":727:7:727:9|Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v":268:7:268:11|Synthesizing module INBUF in library work.
Running optimization stage 1 on INBUF .......
@N: CG364 :"W:\projects\security-contest\libero\contest\component\work\MainClockCCC\MainClockCCC_0\MainClockCCC_MainClockCCC_0_FCCC.v":5:7:5:38|Synthesizing module MainClockCCC_MainClockCCC_0_FCCC in library work.
Running optimization stage 1 on MainClockCCC_MainClockCCC_0_FCCC .......
@N: CG364 :"W:\projects\security-contest\libero\contest\component\work\MainClockCCC\MainClockCCC.v":9:7:9:18|Synthesizing module MainClockCCC in library work.
Running optimization stage 1 on MainClockCCC .......
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":1053:7:1053:17|Synthesizing module BufferCC_3_ in library work.
Running optimization stage 1 on BufferCC_3_ .......
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":1067:7:1067:24|Synthesizing module MuraxMasterArbiter in library work.
Running optimization stage 1 on MuraxMasterArbiter .......
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":536:7:536:26|Synthesizing module StreamFifoLowLatency in library work.
Running optimization stage 1 on StreamFifoLowLatency .......
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":1160:7:1160:14|Synthesizing module VexRiscv in library work.
@N: CG793 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5231:6:5231:13|Ignoring system task $display
@W: CG360 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":1788:8:1788:52|Removing wire IBusSimplePlugin_iBusRsp_stages_1_inputSample, as there is no assignment to it.
@W: CG360 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":1796:8:1796:52|Removing wire IBusSimplePlugin_iBusRsp_stages_2_inputSample, as there is no assignment to it.
@W: CG360 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":1816:8:1816:71|Removing wire IBusSimplePlugin_decompressor_inputBeforeStage_payload_rsp_error, as there is no assignment to it.
@W: CG360 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":1885:8:1885:46|Removing wire IBusSimplePlugin_rspJoin_fetchRsp_isRvc, as there is no assignment to it.
Running optimization stage 1 on VexRiscv .......
@W: CL169 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5579:2:5579:7|Pruning unused register DebugPlugin_firstCycle. Make sure that there are no unused intermediate registers.
@W: CL169 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5579:2:5579:7|Pruning unused register DebugPlugin_secondCycle. Make sure that there are no unused intermediate registers.
@W: CL169 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Pruning unused register _zz_126_[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Pruning unused register _zz_127_. Make sure that there are no unused intermediate registers.
@W: CL169 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Pruning unused register IBusSimplePlugin_injector_formal_rawInDecode[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Pruning unused register memory_to_writeBack_MEMORY_STORE. Make sure that there are no unused intermediate registers.
@W: CL169 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Pruning unused register decode_to_execute_FORMAL_PC_NEXT[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Pruning unused register execute_to_memory_FORMAL_PC_NEXT[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Pruning unused register memory_to_writeBack_FORMAL_PC_NEXT[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Pruning unused register decode_to_execute_BYPASSABLE_EXECUTE_STAGE. Make sure that there are no unused intermediate registers.
@W: CL169 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Pruning unused register decode_to_execute_BYPASSABLE_MEMORY_STAGE. Make sure that there are no unused intermediate registers.
@W: CL169 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Pruning unused register execute_to_memory_BYPASSABLE_MEMORY_STAGE. Make sure that there are no unused intermediate registers.
@W: CL169 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":4894:2:4894:7|Pruning unused register CsrPlugin_lastStageWasWfi. Make sure that there are no unused intermediate registers.
@W: CL271 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Pruning unused bits 31 to 2 of _zz_97_[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL265 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Removing unused bit 0 of _zz_97_[31:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Removing unused bit 32 of memory_DivPlugin_rs1_9[32:0]. Either assign all bits or reduce the width of the signal.
@W: CL271 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Pruning unused bits 64 to 32 of memory_DivPlugin_accumulator_8[64:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Pruning unused bits 31 to 30 of execute_to_memory_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Pruning unused bits 27 to 15 of execute_to_memory_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Pruning unused bits 6 to 0 of execute_to_memory_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":4894:2:4894:7|Pruning unused bits 31 to 30 of memory_to_writeBack_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":4894:2:4894:7|Pruning unused bits 27 to 15 of memory_to_writeBack_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":4894:2:4894:7|Pruning unused bits 6 to 0 of memory_to_writeBack_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL134 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":2485:2:2485:7|Found RAM RegFilePlugin_regFile, depth=32, width=32
@N: CL134 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":2485:2:2485:7|Found RAM RegFilePlugin_regFile, depth=32, width=32
@N: CL189 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Register bit CsrPlugin_interrupt_code[0] is always 1.
@N: CL189 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Register bit CsrPlugin_interrupt_code[1] is always 1.
@N: CL189 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Register bit CsrPlugin_interrupt_targetPrivilege[0] is always 1.
@N: CL189 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Register bit CsrPlugin_interrupt_targetPrivilege[1] is always 1.
@N: CL189 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Register bit execute_to_memory_BRANCH_CALC[0] is always 0.
@N: CL189 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Register bit CsrPlugin_exceptionPortCtrl_exceptionContext_code[2] is always 0.
@W: CL260 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Pruning register bit 2 of CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Pruning register bit 0 of execute_to_memory_BRANCH_CALC[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5214:2:5214:7|Pruning register bits 1 to 0 of CsrPlugin_interrupt_code[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":108:7:108:17|Synthesizing module BufferCC_1_ in library work.
Running optimization stage 1 on BufferCC_1_ .......
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":664:7:664:20|Synthesizing module FlowCCByToggle in library work.
@W: CG360 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":675:8:675:19|Removing wire outHitSignal, as there is no assignment to it.
Running optimization stage 1 on FlowCCByToggle .......
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5656:7:5656:16|Synthesizing module JtagBridge in library work.
Running optimization stage 1 on JtagBridge .......
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5952:7:5952:20|Synthesizing module SystemDebugger in library work.
Running optimization stage 1 on SystemDebugger .......
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":6031:7:6031:32|Synthesizing module MuraxPipelinedMemoryBusRam in library work.
Running optimization stage 1 on MuraxPipelinedMemoryBusRam .......
@N: CL134 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":6059:2:6059:7|Found RAM ram_symbol3, depth=12288, width=8
@N: CL134 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":6059:2:6059:7|Found RAM ram_symbol2, depth=12288, width=8
@N: CL134 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":6059:2:6059:7|Found RAM ram_symbol1, depth=12288, width=8
@N: CL134 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":6059:2:6059:7|Found RAM ram_symbol0, depth=12288, width=8
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":6095:7:6095:35|Synthesizing module PipelinedMemoryBusToApbBridge in library work.
Running optimization stage 1 on PipelinedMemoryBusToApbBridge .......
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":726:7:726:17|Synthesizing module BufferCC_2_ in library work.
Running optimization stage 1 on BufferCC_2_ .......
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":6183:7:6183:14|Synthesizing module Apb3Gpio in library work.
Running optimization stage 1 on Apb3Gpio .......
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":123:7:123:16|Synthesizing module UartCtrlTx in library work.
Running optimization stage 1 on UartCtrlTx .......
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":87:7:87:14|Synthesizing module BufferCC in library work.
Running optimization stage 1 on BufferCC .......
@A: CL291 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":96:2:96:7|Register buffers_0 with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":96:2:96:7|Register buffers_1 with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":332:7:332:16|Synthesizing module UartCtrlRx in library work.
Running optimization stage 1 on UartCtrlRx .......
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":741:7:741:14|Synthesizing module UartCtrl in library work.
Running optimization stage 1 on UartCtrl .......
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":825:7:825:16|Synthesizing module StreamFifo in library work.
Running optimization stage 1 on StreamFifo .......
@N: CL134 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":872:2:872:7|Found RAM logic_ram, depth=16, width=8
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":6275:7:6275:18|Synthesizing module Apb3UartCtrl in library work.
Running optimization stage 1 on Apb3UartCtrl .......
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":972:7:972:15|Synthesizing module Prescaler in library work.
Running optimization stage 1 on Prescaler .......
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":989:7:989:11|Synthesizing module Timer in library work.
Running optimization stage 1 on Timer .......
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":1034:7:1034:19|Synthesizing module InterruptCtrl in library work.
Running optimization stage 1 on InterruptCtrl .......
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":6493:7:6493:20|Synthesizing module MuraxApb3Timer in library work.
Running optimization stage 1 on MuraxApb3Timer .......
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":6896:7:6896:17|Synthesizing module Apb3Decoder in library work.
Running optimization stage 1 on Apb3Decoder .......
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":6942:7:6942:16|Synthesizing module Apb3Router in library work.
Running optimization stage 1 on Apb3Router .......
@N: CG364 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":7029:7:7029:11|Synthesizing module Murax in library work.
Running optimization stage 1 on Murax .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v":718:7:718:14|Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
@N: CG364 :"W:\projects\security-contest\libero\contest\component\work\top\top.v":9:7:9:9|Synthesizing module top in library work.
@N: CG794 :"W:\projects\security-contest\libero\contest\component\work\top\top.v":99:8:99:16|Using module Blinker from library work
Running optimization stage 1 on top .......
Running optimization stage 2 on top .......
Running optimization stage 2 on SYSRESET .......
Running optimization stage 2 on Murax .......
Running optimization stage 2 on Apb3Router .......
@N: CL159 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":6976:14:6976:34|Input resetCtrl_systemReset is unused.
Running optimization stage 2 on Apb3Decoder .......
Running optimization stage 2 on MuraxApb3Timer .......
@W: CL246 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":6499:20:6499:32|Input port bits 31 to 17 of io_apb_PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on InterruptCtrl .......
Running optimization stage 2 on Timer .......
Running optimization stage 2 on Prescaler .......
@N: CL159 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":977:14:977:34|Input resetCtrl_systemReset is unused.
Running optimization stage 2 on Apb3UartCtrl .......
@W: CL246 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":6281:20:6281:32|Input port bits 31 to 8 of io_apb_PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on StreamFifo .......
Running optimization stage 2 on UartCtrl .......
Running optimization stage 2 on UartCtrlRx .......
@N: CL201 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":422:2:422:7|Trying to extract state machine for register stateMachine_state.
Extracted state machine for register stateMachine_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Running optimization stage 2 on BufferCC .......
Running optimization stage 2 on UartCtrlTx .......
@N: CL201 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":251:2:251:7|Trying to extract state machine for register stateMachine_state.
Extracted state machine for register stateMachine_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Running optimization stage 2 on Apb3Gpio .......
Running optimization stage 2 on BufferCC_2_ .......
@N: CL159 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":730:14:730:34|Input resetCtrl_systemReset is unused.
Running optimization stage 2 on PipelinedMemoryBusToApbBridge .......
@W: CL246 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":6099:20:6099:60|Input port bits 31 to 20 of io_pipelinedMemoryBus_cmd_payload_address[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":6101:19:6101:56|Input io_pipelinedMemoryBus_cmd_payload_mask is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":6111:14:6111:29|Input io_apb_PSLVERROR is unused.
Running optimization stage 2 on MuraxPipelinedMemoryBusRam .......
@W: CL246 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":6035:20:6035:45|Input port bits 31 to 16 of io_bus_cmd_payload_address[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":6035:20:6035:45|Input port bits 1 to 0 of io_bus_cmd_payload_address[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on SystemDebugger .......
@N: CL159 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5958:14:5958:32|Input io_remote_rsp_ready is unused.
Running optimization stage 2 on JtagBridge .......
@N: CL201 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5909:2:5909:7|Trying to extract state machine for register jtag_tap_fsm_state.
@N: CL159 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":5662:14:5662:32|Input io_remote_cmd_ready is unused.
Running optimization stage 2 on FlowCCByToggle .......
Running optimization stage 2 on BufferCC_1_ .......
@N: CL159 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":112:14:112:35|Input resetCtrl_mainClkReset is unused.
Running optimization stage 2 on VexRiscv .......
@N: CL201 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":4894:2:4894:7|Trying to extract state machine for register _zz_188_.
Extracted state machine for register _zz_188_
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL246 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":1173:19:1173:47|Input port bits 1 to 0 of debug_bus_cmd_payload_address[7:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"W:\projects\security-contest\libero\contest\hdl\Murax.v":1184:14:1184:27|Input dBus_rsp_error is unused.
Running optimization stage 2 on StreamFifoLowLatency .......
Running optimization stage 2 on MuraxMasterArbiter .......
Running optimization stage 2 on BufferCC_3_ .......
Running optimization stage 2 on MainClockCCC .......
Running optimization stage 2 on MainClockCCC_MainClockCCC_0_FCCC .......
Running optimization stage 2 on INBUF .......
Running optimization stage 2 on CCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on JTAG .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on COREJTAGDEBUG_UJ_JTAG_24s_0s_34s_85_0_0 .......
Running optimization stage 2 on BUFD .......
Running optimization stage 2 on corejtagdebug_bufd_34s .......
Running optimization stage 2 on COREJTAGDEBUG_UJTAG_WRAPPER .......
Running optimization stage 2 on UJTAG .......
Running optimization stage 2 on COREJTAGDEBUG_Z1_layer0 .......
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":42:8:42:16|Input TGT_TDO_1 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":49:8:49:16|Input TGT_TDO_2 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":56:8:56:16|Input TGT_TDO_3 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":63:8:63:16|Input TGT_TDO_4 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":70:8:70:16|Input TGT_TDO_5 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":77:8:77:16|Input TGT_TDO_6 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":84:8:84:16|Input TGT_TDO_7 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":91:8:91:16|Input TGT_TDO_8 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":98:8:98:16|Input TGT_TDO_9 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":105:8:105:17|Input TGT_TDO_10 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":112:8:112:17|Input TGT_TDO_11 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":119:8:119:17|Input TGT_TDO_12 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":126:8:126:17|Input TGT_TDO_13 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":133:8:133:17|Input TGT_TDO_14 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":140:8:140:17|Input TGT_TDO_15 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":142:8:142:52|Input UJTAG_BYPASS_TCK_0 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":143:8:143:52|Input UJTAG_BYPASS_TMS_0 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":144:8:144:52|Input UJTAG_BYPASS_TDI_0 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":145:8:145:54|Input UJTAG_BYPASS_TRSTB_0 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":149:8:149:52|Input UJTAG_BYPASS_TCK_1 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":150:8:150:52|Input UJTAG_BYPASS_TMS_1 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":151:8:151:52|Input UJTAG_BYPASS_TDI_1 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":152:8:152:54|Input UJTAG_BYPASS_TRSTB_1 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":156:8:156:52|Input UJTAG_BYPASS_TCK_2 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":157:8:157:52|Input UJTAG_BYPASS_TMS_2 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":158:8:158:52|Input UJTAG_BYPASS_TDI_2 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":159:8:159:54|Input UJTAG_BYPASS_TRSTB_2 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":163:8:163:52|Input UJTAG_BYPASS_TCK_3 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":164:8:164:52|Input UJTAG_BYPASS_TMS_3 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":165:8:165:52|Input UJTAG_BYPASS_TDI_3 is unused.
@N: CL159 :"W:\projects\security-contest\libero\contest\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":166:8:166:54|Input UJTAG_BYPASS_TRSTB_3 is unused.

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: W:\projects\security-contest\libero\contest\synthesis\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 166MB)


Process completed successfully.
# Sun Sep 15 18:54:22 2019

###########################################################]
@N:"W:\projects\security-contest\libero\contest\hdl\Blinker.vhd":5:7:5:13|Top entity is set to Blinker.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!
@N: CD231 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"W:\projects\security-contest\libero\contest\hdl\Blinker.vhd":5:7:5:13|Synthesizing work.blinker.behavioral.
Post processing for work.blinker.behavioral
Running optimization stage 1 on Blinker .......
Running optimization stage 2 on Blinker .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: W:\projects\security-contest\libero\contest\synthesis\synwork\layer1.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Sun Sep 15 18:54:22 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-433C5TG

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode
File W:\projects\security-contest\libero\contest\synthesis\synwork\layer0.srs changed - recompiling
File W:\projects\security-contest\libero\contest\synthesis\synwork\layer1.srs changed - recompiling

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: W:\projects\security-contest\libero\contest\synthesis\synwork\top_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 15 18:54:23 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime

Process completed successfully.
# Sun Sep 15 18:54:23 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-433C5TG

Database state : W:\projects\security-contest\libero\contest\synthesis\synwork\|synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode
File W:\projects\security-contest\libero\contest\synthesis\synwork\top_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 15 18:54:24 2019

###########################################################]
Premap Report

# Sun Sep 15 18:54:24 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-433C5TG

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: W:\projects\security-contest\libero\contest\designer\top\synthesis.fdc
@N: MF284 |Setting synthesis effort to medium for the design
@L: W:\projects\security-contest\libero\contest\synthesis\top_scck.rpt 
Printing clock  summary report in "W:\projects\security-contest\libero\contest\synthesis\top_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 112MB)

@N: MF284 |Setting synthesis effort to medium for the design
@W: BN132 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Removing sequential instance Murax_0.system_cpu.decode_to_execute_IS_RS2_SIGNED because it is equivalent to instance Murax_0.system_cpu.decode_to_execute_IS_RS1_SIGNED. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX1171 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Found instance Murax_0.system_cpu._zz_97_[1] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Found instance Murax_0.system_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Found instance Murax_0.system_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Found instance Murax_0.system_cpu.memory_DivPlugin_accumulator[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Found instance Murax_0.system_cpu.CsrPlugin_interrupt_code[3:2] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Found instance Murax_0.system_cpu.memory_DivPlugin_div_done with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5909:2:5909:7|Found instance Murax_0.jtagBridge_1_.jtag_tap_instruction[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5909:2:5909:7|Found instance Murax_0.jtagBridge_1_.jtag_idcodeArea_shifter[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5898:2:5898:7|Found instance Murax_0.jtagBridge_1_.system_rsp_valid with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MO111 :"w:\projects\security-contest\libero\contest\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug.v":147:8:147:52|Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"w:\projects\security-contest\libero\contest\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug.v":154:8:154:52|Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"w:\projects\security-contest\libero\contest\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug.v":161:8:161:52|Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"w:\projects\security-contest\libero\contest\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug.v":168:8:168:52|Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) has its enable tied to GND.
@N: BN115 :"w:\projects\security-contest\libero\contest\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug_uj_jtag.v":211:44:211:51|Removing instance BUFD_TMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_UJ_JTAG_24s_0s_34s_85_0_0(verilog)) of type view:COREJTAGDEBUG_LIB.corejtagdebug_bufd_34s_1(verilog) because it does not drive other instances.
@N: BN115 :"w:\projects\security-contest\libero\contest\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug_uj_jtag.v":212:44:212:51|Removing instance BUFD_TDI (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_UJ_JTAG_24s_0s_34s_85_0_0(verilog)) of type view:COREJTAGDEBUG_LIB.corejtagdebug_bufd_34s_0(verilog) because it does not drive other instances.
@N: BN115 :"w:\projects\security-contest\libero\contest\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug.v":390:56:390:64|Removing instance genblk2\.genblk2\[0\]\.BUFD_TRST (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) of type view:COREJTAGDEBUG_LIB.corejtagdebug_bufd_34s_2(verilog) because it does not drive other instances.
@N: BN115 :"w:\projects\security-contest\libero\contest\hdl\murax.v":6205:14:6205:24|Removing instance bufferCC_4_ (in view: work.Apb3Gpio(verilog)) of type view:work.BufferCC_2_(verilog) because it does not drive other instances.
syn_allowed_resources : blockrams=31,dsps=34  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)



Clock Summary
******************

          Start                                                       Requested     Requested     Clock        Clock                   Clock
Level     Clock                                                       Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                      100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                                            
0 -       MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     2274 
                                                                                                                                            
0 -       COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock            100.0 MHz     10.000        inferred     Inferred_clkgroup_2     100  
============================================================================================================================================



Clock Load Summary
***********************

                                                            Clock     Source                                                                          Clock Pin                                   Non-clock Pin     Non-clock Pin                                  
Clock                                                       Load      Pin                                                                             Seq Example                                 Seq Example       Comb Example                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                      0         -                                                                               -                                           -                 -                                              
                                                                                                                                                                                                                                                                   
MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     2274      MainClockCCC_0.MainClockCCC_0.CCC_INST.GL0(CCC)                                 Blinker_0.blink.C                           -                 MainClockCCC_0.MainClockCCC_0.GL0_INST.I(BUFG) 
                                                                                                                                                                                                                                                                   
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock            100       JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst.UDRCK(UJTAG)     Murax_0.jtagBridge_1_.jtag_tap_bypass.C     -                 Murax_0.jtagBridge_1_.un1_io_jtag_tck.I[0](inv)
===================================================================================================================================================================================================================================================================

@W: MT530 :"w:\projects\security-contest\libero\contest\hdl\murax.v":1060:2:1060:7|Found inferred clock MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock which controls 2274 sequential elements including Murax_0.bufferCC_4_.buffers_1. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"w:\projects\security-contest\libero\contest\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug_uj_jtag.v":215:0:215:5|Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock which controls 100 sequential elements including JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file W:\projects\security-contest\libero\contest\synthesis\top.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 144MB)

Encoding state machine _zz_188_[4:0] (in view: work.VexRiscv(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine stateMachine_state[4:0] (in view: work.UartCtrlTx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine stateMachine_state[4:0] (in view: work.UartCtrlRx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 15 18:54:25 2019

###########################################################]
Map & Optimize Report

# Sun Sep 15 18:54:26 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-433C5TG

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: MO111 :"w:\projects\security-contest\libero\contest\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug.v":168:8:168:52|Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"w:\projects\security-contest\libero\contest\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug.v":161:8:161:52|Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"w:\projects\security-contest\libero\contest\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug.v":154:8:154:52|Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"w:\projects\security-contest\libero\contest\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug.v":147:8:147:52|Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX1172 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|User-specified initial value defined for instance Murax_0.system_cpu.CsrPlugin_minstret[63:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|User-specified initial value defined for instance Murax_0.system_cpu.CsrPlugin_mcycle[63:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5909:2:5909:7|User-specified initial value defined for instance Murax_0.jtagBridge_1_.jtag_tap_fsm_state[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"w:\projects\security-contest\libero\contest\hdl\murax.v":700:2:700:7|User-specified initial value defined for instance Murax_0.jtagBridge_1_.flowCCByToggle_1_.inputArea_target is being ignored due to limitations in architecture. 
@W: FX1172 :"w:\projects\security-contest\libero\contest\hdl\murax.v":7490:2:7490:7|User-specified initial value defined for instance Murax_0.resetCtrl_systemClkResetCounter[5:0] is being ignored due to limitations in architecture. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

@N: FX106 :"w:\projects\security-contest\libero\contest\hdl\murax.v":6059:2:6059:7|Using block RAM for single-port RAM
@W: FX107 :"w:\projects\security-contest\libero\contest\hdl\murax.v":6059:2:6059:7|RAM system_ram.ram_symbol3[7:0] (in view: work.Murax(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX106 :"w:\projects\security-contest\libero\contest\hdl\murax.v":6059:2:6059:7|Using block RAM for single-port RAM
@W: FX107 :"w:\projects\security-contest\libero\contest\hdl\murax.v":6059:2:6059:7|RAM system_ram.ram_symbol2[7:0] (in view: work.Murax(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX106 :"w:\projects\security-contest\libero\contest\hdl\murax.v":6059:2:6059:7|Using block RAM for single-port RAM
@W: FX107 :"w:\projects\security-contest\libero\contest\hdl\murax.v":6059:2:6059:7|RAM system_ram.ram_symbol1[7:0] (in view: work.Murax(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX106 :"w:\projects\security-contest\libero\contest\hdl\murax.v":6059:2:6059:7|Using block RAM for single-port RAM
@W: FX107 :"w:\projects\security-contest\libero\contest\hdl\murax.v":6059:2:6059:7|RAM system_ram.ram_symbol0[7:0] (in view: work.Murax(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"w:\projects\security-contest\libero\contest\hdl\murax.v":7490:2:7490:7|Found counter in view:work.Murax(verilog) instance resetCtrl_systemClkResetCounter[5:0] 
@N: BN362 :"w:\projects\security-contest\libero\contest\hdl\murax.v":6019:2:6019:7|Removing sequential instance systemDebugger_1_.dispatcher_dataShifter[0] (in view: work.Murax(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"w:\projects\security-contest\libero\contest\hdl\murax.v":6019:2:6019:7|Removing sequential instance systemDebugger_1_.dispatcher_dataShifter[1] (in view: work.Murax(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
Encoding state machine _zz_188_[4:0] (in view: work.VexRiscv(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: FX403 :"w:\projects\security-contest\libero\contest\hdl\murax.v":2485:2:2485:7|Property "block_ram" or "no_rw_check" found for RAM RegFilePlugin_regFile_1[31:0] with specified coding style. Inferring block RAM.
@W: FX107 :"w:\projects\security-contest\libero\contest\hdl\murax.v":2485:2:2485:7|RAM RegFilePlugin_regFile_1[31:0] (in view: work.VexRiscv(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX403 :"w:\projects\security-contest\libero\contest\hdl\murax.v":2485:2:2485:7|Property "block_ram" or "no_rw_check" found for RAM RegFilePlugin_regFile[31:0] with specified coding style. Inferring block RAM.
@W: FX107 :"w:\projects\security-contest\libero\contest\hdl\murax.v":2485:2:2485:7|RAM RegFilePlugin_regFile[31:0] (in view: work.VexRiscv(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"w:\projects\security-contest\libero\contest\hdl\murax.v":4894:2:4894:7|Found counter in view:work.VexRiscv(verilog) instance memory_DivPlugin_div_counter_value[5:0] 
@N: BN362 :"w:\projects\security-contest\libero\contest\hdl\murax.v":656:2:656:7|Removing sequential instance IBusSimplePlugin_rspJoin_rspBuffer_c._zz_4_[0] (in view: work.VexRiscv(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Removing sequential instance NoName (in view: work.VexRiscv(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_LH[15] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_LH[14] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_LH[13] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_LH[12] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_LH[11] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_LH[10] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_LH[9] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_LH[8] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_LH[7] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_LH[6] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_LH[5] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_LH[4] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_LH[3] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_LH[2] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_LH[1] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_LH[0] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_HL[15] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_HL[14] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_HL[13] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_HL[12] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_HL[11] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_HL[10] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_HL[9] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_HL[8] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_HL[7] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_HL[6] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_HL[5] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_HL[4] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_HL[3] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_HL[2] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_HL[1] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Register bit execute_to_memory_MUL_HL[0] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"w:\projects\security-contest\libero\contest\hdl\murax.v":4894:2:4894:7|Register bit IBusSimplePlugin_fetchPc_pcReg[0] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"w:\projects\security-contest\libero\contest\hdl\murax.v":4669:36:4669:64|Found 32 by 32 bit equality operator ('==') execute_BranchPlugin_eq (in view: work.VexRiscv(verilog))
@W: BN132 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Removing instance Murax_0.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1] because it is equivalent to instance Murax_0.system_cpu.decode_to_execute_INSTRUCTION[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Removing instance Murax_0.system_cpu.decode_to_execute_INSTRUCTION[5] because it is equivalent to instance Murax_0.system_cpu.decode_to_execute_MEMORY_STORE. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX403 :"w:\projects\security-contest\libero\contest\hdl\murax.v":872:2:872:7|Property "block_ram" or "no_rw_check" found for RAM uartCtrl_1__io_read_queueWithOccupancy.logic_ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"w:\projects\security-contest\libero\contest\hdl\murax.v":872:2:872:7|RAM uartCtrl_1__io_read_queueWithOccupancy.logic_ram[7:0] (in view: work.Apb3UartCtrl(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX403 :"w:\projects\security-contest\libero\contest\hdl\murax.v":872:2:872:7|Property "block_ram" or "no_rw_check" found for RAM bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"w:\projects\security-contest\libero\contest\hdl\murax.v":872:2:872:7|RAM bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram[7:0] (in view: work.Apb3UartCtrl(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"w:\projects\security-contest\libero\contest\hdl\murax.v":812:2:812:7|Found counter in view:work.UartCtrl(verilog) instance clockDivider_counter[19:0] 
Encoding state machine stateMachine_state[4:0] (in view: work.UartCtrlTx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@W: MO197 :"w:\projects\security-contest\libero\contest\hdl\murax.v":251:2:251:7|Removing FSM register stateMachine_state[3] (in view view:work.UartCtrlTx(verilog)) because its output is a constant.
@N: BN362 :"w:\projects\security-contest\libero\contest\hdl\murax.v":251:2:251:7|Removing sequential instance stateMachine_state[0] (in view: work.UartCtrlTx(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
Encoding state machine stateMachine_state[4:0] (in view: work.UartCtrlRx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MO231 :"w:\projects\security-contest\libero\contest\hdl\murax.v":1020:2:1020:7|Found counter in view:work.MuraxApb3Timer(verilog) instance timerB.counter[15:0] 
@N: MO231 :"w:\projects\security-contest\libero\contest\hdl\murax.v":1020:2:1020:7|Found counter in view:work.MuraxApb3Timer(verilog) instance timerA.counter[15:0] 
@N: MF179 :"w:\projects\security-contest\libero\contest\hdl\murax.v":1004:21:1004:40|Found 16 by 16 bit equality operator ('==') timerA.limitHit (in view: work.MuraxApb3Timer(verilog))
@N: MF179 :"w:\projects\security-contest\libero\contest\hdl\murax.v":1004:21:1004:40|Found 16 by 16 bit equality operator ('==') timerB.limitHit (in view: work.MuraxApb3Timer(verilog))
@N: MO231 :"w:\projects\security-contest\libero\contest\hdl\murax.v":980:2:980:7|Found counter in view:work.Prescaler(verilog) instance counter[15:0] 
@N: MF179 :"w:\projects\security-contest\libero\contest\hdl\murax.v":979:24:979:43|Found 16 by 16 bit equality operator ('==') io_overflow (in view: work.Prescaler(verilog))

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 154MB peak: 155MB)


Finished factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 186MB peak: 186MB)

@N: BN362 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Removing sequential instance Murax_0.system_cpu.decode_to_execute_SRC1[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Removing sequential instance Murax_0.system_cpu.decode_to_execute_SRC2[16] (in view: work.top(verilog)) because it does not drive other instances.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 198MB peak: 199MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 198MB peak: 199MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 186MB peak: 216MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 188MB peak: 216MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 191MB peak: 216MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 189MB peak: 216MB)

@N: BN362 :"w:\projects\security-contest\libero\contest\hdl\murax.v":297:2:297:7|Removing sequential instance Murax_0.system_uartCtrl.uartCtrl_1_.tx.stateMachine_parity (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 190MB peak: 216MB)


Finished technology mapping (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 207MB peak: 262MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:14s		    -6.25ns		3910 /      2077
   2		0h:00m:14s		    -5.25ns		3419 /      2077
   3		0h:00m:14s		    -4.56ns		3419 /      2077
@N: FX271 :"w:\projects\security-contest\libero\contest\hdl\murax.v":4950:10:4950:164|Replicating instance Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0 (in view: work.top(verilog)) with 31 loads 2 times to improve timing.
@N: FX271 :"w:\projects\security-contest\libero\contest\hdl\murax.v":3867:31:3867:165|Replicating instance Murax_0.system_cpu.dBus_cmd_valid (in view: work.top(verilog)) with 39 loads 2 times to improve timing.
@N: FX271 :"w:\projects\security-contest\libero\contest\hdl\murax.v":4894:2:4894:7|Replicating instance Murax_0.system_cpu.memory_arbitration_isValid (in view: work.top(verilog)) with 44 loads 2 times to improve timing.
@N: FX271 :"w:\projects\security-contest\libero\contest\hdl\murax.v":3775:76:3775:192|Replicating instance Murax_0.system_cpu.IBusSimplePlugin_decompressor_inputBeforeStage_payload_rsp_inst_sn_m13 (in view: work.top(verilog)) with 32 loads 2 times to improve timing.
@N: FX271 :"w:\projects\security-contest\libero\contest\hdl\murax.v":3775:76:3775:192|Replicating instance Murax_0.system_cpu.IBusSimplePlugin_decompressor_inputBeforeStage_payload_rsp_inst_sn_m11 (in view: work.top(verilog)) with 30 loads 2 times to improve timing.
@N: FX271 :"w:\projects\security-contest\libero\contest\hdl\murax.v":3586:46:3586:418|Replicating instance Murax_0.system_cpu.IBusSimplePlugin_decompressor_raw[12] (in view: work.top(verilog)) with 36 loads 2 times to improve timing.
@N: FX271 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Replicating instance Murax_0.system_cpu.execute_to_memory_IS_DIV (in view: work.top(verilog)) with 33 loads 1 time to improve timing.
@N: FX271 :"w:\projects\security-contest\libero\contest\hdl\murax.v":2202:21:2202:69|Replicating instance Murax_0.system_cpu._zz_196_ (in view: work.top(verilog)) with 70 loads 2 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 14 LUTs via timing driven replication

   4		0h:00m:16s		    -3.97ns		3445 /      2080
   5		0h:00m:16s		    -3.64ns		3448 /      2080
   6		0h:00m:16s		    -3.51ns		3455 /      2080
   7		0h:00m:16s		    -3.29ns		3459 /      2080
   8		0h:00m:17s		    -3.12ns		3461 /      2080
   9		0h:00m:17s		    -3.10ns		3464 /      2080
  10		0h:00m:17s		    -2.89ns		3465 /      2080
  11		0h:00m:17s		    -2.69ns		3471 /      2080
  12		0h:00m:17s		    -2.54ns		3474 /      2080
  13		0h:00m:17s		    -3.38ns		3483 /      2080
  14		0h:00m:17s		    -2.60ns		3484 /      2080
  15		0h:00m:17s		    -2.41ns		3487 /      2080
  16		0h:00m:17s		    -3.08ns		3490 /      2080
@N: FX271 :"w:\projects\security-contest\libero\contest\hdl\murax.v":4894:2:4894:7|Replicating instance Murax_0.system_cpu.execute_arbitration_isValid (in view: work.top(verilog)) with 21 loads 1 time to improve timing.
@N: FX271 :"w:\projects\security-contest\libero\contest\hdl\murax.v":4971:10:4971:118|Replicating instance Murax_0.system_cpu.execute_arbitration_removeIt_i (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

@N: FX271 :"w:\projects\security-contest\libero\contest\hdl\murax.v":3775:76:3775:192|Replicating instance Murax_0.system_cpu.IBusSimplePlugin_decompressor_inputBeforeStage_payload_rsp_inst_sn_m15 (in view: work.top(verilog)) with 41 loads 3 times to improve timing.
@N: FX271 :"w:\projects\security-contest\libero\contest\hdl\murax.v":4894:2:4894:7|Replicating instance Murax_0.system_cpu.execute_LightShifterPlugin_isActive (in view: work.top(verilog)) with 37 loads 2 times to improve timing.
@N: FX271 :"w:\projects\security-contest\libero\contest\hdl\murax.v":7408:4:7408:7|Replicating instance Murax_0._zz_19_[10] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"w:\projects\security-contest\libero\contest\hdl\murax.v":4962:6:4962:7|Replicating instance Murax_0.system_cpu._zz_94__4 (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 7 LUTs via timing driven replication

  17		0h:00m:18s		    -2.22ns		3495 /      2083
  18		0h:00m:18s		    -2.25ns		3502 /      2083
  19		0h:00m:18s		    -2.25ns		3511 /      2083
@N: FP130 |Promoting Net Murax_0.resetCtrl_systemReset on CLKINT  I_1059 
@N: FP130 |Promoting Net JTAG_0.JTAG_0.iURSTB on CLKINT  I_1060 
@N: FP130 |Promoting Net JTAG_0.JTAG_0.iUDRCK on CLKINT  I_1061 
@N: FP130 |Promoting Net Murax_0.resetCtrl_mainClkReset on CLKINT  I_1062 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 226MB peak: 262MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 228MB peak: 262MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 2182 clock pin(s) of sequential element(s)
0 instances converted, 2182 sequential instances remain driven by gated/generated clocks

=================================================================== Non-Gated/Non-Generated Clocks ===================================================================
Clock Tree ID     Driving Element                                                    Drive Element Type     Fanout     Sample Instance                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0003       JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     UJTAG                  17         JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.UTDODRV
======================================================================================================================================================================
============================================================================================================================= Gated/Generated Clocks =============================================================================================================================
Clock Tree ID     Driving Element                                         Drive Element Type     Fanout     Sample Instance                                         Explanation                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       MainClockCCC_0.MainClockCCC_0.CCC_INST                  CCC                    2099       Blinker_0.LED1_GREEN                                    Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un1_DUT_TCK     CFG4                   83         Murax_0.jtagBridge_1_.jtag_tap_tdoUnbufferd_regNext     Clock conversion disabled                                                                                     
==================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 182MB peak: 262MB)

Writing Analyst data base W:\projects\security-contest\libero\contest\synthesis\synwork\top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:22s; Memory used current: 215MB peak: 262MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 212MB peak: 262MB)


Start final timing analysis (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:23s; Memory used current: 211MB peak: 262MB)

@W: MT246 :"w:\projects\security-contest\libero\contest\component\work\mainclockccc\mainclockccc_0\mainclockccc_mainclockccc_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net MainClockCCC_0.MainClockCCC_0.GL0_net.
@W: MT420 |Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK.


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Sep 15 18:54:51 2019
#


Top view:               top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    W:\projects\security-contest\libero\contest\designer\top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.895

                                                            Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                              Frequency     Frequency     Period        Period        Slack      Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock            100.0 MHz     104.9 MHz     10.000        9.531         0.234      inferred     Inferred_clkgroup_2
MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     91.8 MHz      10.000        10.895        -0.895     inferred     Inferred_clkgroup_0
System                                                      100.0 MHz     178.2 MHz     10.000        5.612         4.388      system       system_clkgroup    
===============================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                 Ending                                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                   COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock         |  10.000      4.388   |  No paths    -      |  10.000      6.661  |  No paths    -    
MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock  MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock  |  10.000      -0.895  |  No paths    -      |  No paths    -      |  No paths    -    
MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock  COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock         |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock         System                                                   |  10.000      8.362   |  No paths    -      |  No paths    -      |  No paths    -    
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock         MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock         COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock         |  10.000      3.442   |  No paths    -      |  5.000       0.234  |  5.000       2.436
=========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                                                        Arrival          
Instance                                             Reference                                            Type     Pin     Net                       Time        Slack
                                                     Clock                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[2]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[2]                  0.108       0.234
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[0]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[0]                  0.108       0.306
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[1]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[1]                  0.108       0.339
Murax_0.jtagBridge_1_.jtag_tap_fsm_state[0]          COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       jtag_tap_fsm_state[0]     0.108       0.919
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[3]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[3]                  0.108       0.970
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[4]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[4]                  0.087       1.044
Murax_0.jtagBridge_1_.jtag_tap_fsm_state[2]          COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       jtag_tap_fsm_state[2]     0.108       1.124
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.count[3]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       count[3]                  0.108       1.124
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.count[2]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       count[2]                  0.108       1.192
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.count[1]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       count[1]                  0.108       1.200
======================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                Starting                                                                                        Required          
Instance                                                        Reference                                            Type     Pin     Net                       Time         Slack
                                                                Clock                                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.endofshift              COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      D       endofshift_2              4.745        0.234
Murax_0.jtagBridge_1_.jtag_tap_tdoUnbufferd_regNext             COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      D       jtag_tap_tdoUnbufferd     4.745        0.919
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                  COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      D       un6_countnext_i           4.745        2.390
Murax_0.jtagBridge_1_.jtag_tap_fsm_state[1]                     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      D       N_31                      4.745        2.436
Murax_0.jtagBridge_1_.jtag_tap_fsm_state[0]                     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      D       N_18_i                    4.745        2.849
Murax_0.jtagBridge_1_.jtag_tap_fsm_state[2]                     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      D       _zz_1__2[2]               4.745        2.910
Murax_0.jtagBridge_1_.jtag_tap_fsm_state[3]                     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      D       N_23_i                    4.745        2.910
Murax_0.jtagBridge_1_.flowCCByToggle_1_.inputArea_data_last     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      D       JTAG_0_TGT_TMS_0          4.745        3.350
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[1]                COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      D       N_46_i                    9.745        3.442
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[4]                COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      D       state_24[4]               9.745        3.492
==================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      4.510
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.234

    Number of logic level(s):                4
    Starting point:                          JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[2] / Q
    Ending point:                            JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.endofshift / D
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                             Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[2]                 SLE      Q        Out     0.108     0.108       -         
state[2]                                                         Net      -        -       1.170     -           19        
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.countnext                CFG3     C        In      -         1.278       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.countnext                CFG3     Y        Out     0.210     1.488       -         
countnext                                                        Net      -        -       1.102     -           11        
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.countnextzero_m6_1_0     CFG4     B        In      -         2.590       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.countnextzero_m6_1_0     CFG4     Y        Out     0.165     2.754       -         
countnextzero_m6_1                                               Net      -        -       0.248     -           1         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.countnextzero_m6         CFG4     B        In      -         3.003       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.countnextzero_m6         CFG4     Y        Out     0.165     3.167       -         
countnextzero                                                    Net      -        -       1.017     -           9         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.endofshift_2             CFG2     A        In      -         4.185       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.endofshift_2             CFG2     Y        Out     0.077     4.262       -         
endofshift_2                                                     Net      -        -       0.248     -           1         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.endofshift               SLE      D        In      -         4.510       -         
===========================================================================================================================
Total path delay (propagation time + setup) of 4.766 is 0.980(20.6%) logic and 3.786(79.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                       Starting                                                                                                                                   Arrival           
Instance                                                               Reference                                                   Type        Pin           Net                                                  Time        Slack 
                                                                       Clock                                                                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Murax_0.system_ram.ram_symbol2_ram_symbol2_0_0                         MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[0]     ram_symbol2_ram_symbol2_0_0_NEWA[0]                  2.263       -0.895
Murax_0.system_ram.ram_symbol0_ram_symbol0_0_0                         MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[0]     ram_symbol0_ram_symbol0_0_0_NEWA[0]                  2.263       -0.800
Murax_0.system_ram.ram_symbol3_ram_symbol3_0_7                         MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[0]     ram_symbol3_ram_symbol3_0_7_NEWA[0]                  2.263       -0.788
Murax_0.system_mainBusDecoder_logic_rspPending                         MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     SLE         Q             system_mainBusDecoder_logic_rspPending               0.087       -0.718
Murax_0.system_mainBusArbiter.rspTarget                                MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     SLE         Q             rspTarget                                            0.087       -0.658
Murax_0.system_apbBridge.pipelinedMemoryBusStage_rsp_m2sPipe_valid     MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     SLE         Q             system_apbBridge_io_pipelinedMemoryBus_rsp_valid     0.087       -0.655
Murax_0.system_ram.ram_symbol2_ram_symbol2_0_1                         MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[0]     ram_symbol2_ram_symbol2_0_1_NEWA[0]                  2.263       -0.633
Murax_0.system_ram.ram_symbol1_ram_symbol1_0_6                         MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[0]     ram_symbol1_ram_symbol1_0_6_NEWA[0]                  2.263       -0.633
Murax_0.system_cpu.writeBack_arbitration_isValid                       MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     SLE         Q             writeBack_arbitration_isValid                        0.087       -0.601
Murax_0.system_ram._zz_1_                                              MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     SLE         Q             system_ram_io_bus_rsp_valid                          0.087       -0.572
====================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                          Starting                                                                                                              Required           
Instance                                                  Reference                                                   Type     Pin     Net                                      Time         Slack 
                                                          Clock                                                                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg[10]     MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      IBusSimplePlugin_fetchPc_pcReg5_rep1     9.662        -0.895
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg[11]     MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      IBusSimplePlugin_fetchPc_pcReg5_rep1     9.662        -0.895
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg[12]     MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      IBusSimplePlugin_fetchPc_pcReg5_rep1     9.662        -0.895
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg[13]     MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      IBusSimplePlugin_fetchPc_pcReg5_rep1     9.662        -0.895
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg[14]     MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      IBusSimplePlugin_fetchPc_pcReg5_rep1     9.662        -0.895
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg[15]     MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      IBusSimplePlugin_fetchPc_pcReg5_rep1     9.662        -0.895
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg[16]     MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      IBusSimplePlugin_fetchPc_pcReg5_rep1     9.662        -0.895
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg[17]     MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      IBusSimplePlugin_fetchPc_pcReg5_rep1     9.662        -0.895
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg[18]     MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      IBusSimplePlugin_fetchPc_pcReg5_rep1     9.662        -0.895
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg[19]     MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      IBusSimplePlugin_fetchPc_pcReg5_rep1     9.662        -0.895
===================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      10.558
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.895

    Number of logic level(s):                9
    Starting point:                          Murax_0.system_ram.ram_symbol2_ram_symbol2_0_0 / A_DOUT[0]
    Ending point:                            Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg[21] / EN
    The start point is clocked by            MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                   Pin           Pin               Arrival     No. of    
Name                                                                 Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
Murax_0.system_ram.ram_symbol2_ram_symbol2_0_0                       RAM1K18     A_DOUT[0]     Out     2.263     2.263       -         
ram_symbol2_ram_symbol2_0_0_NEWA[0]                                  Net         -             -       0.248     -           1         
Murax_0.system_ram.ram_symbol2_ram_symbol2_0_0_en_RNIE0SA            CFG3        B             In      -         2.511       -         
Murax_0.system_ram.ram_symbol2_ram_symbol2_0_0_en_RNIE0SA            CFG3        Y             Out     0.165     2.676       -         
system_ram_io_bus_rsp_payload_data[16]                               Net         -             -       0.497     -           2         
Murax_0._zz_19_[16]                                                  CFG3        C             In      -         3.173       -         
Murax_0._zz_19_[16]                                                  CFG3        Y             Out     0.203     3.376       -         
_zz_19_[16]                                                          Net         -             -       0.855     -           5         
Murax_0.system_cpu.IBusSimplePlugin_decompressor_raw_1[0]            CFG3        B             In      -         4.231       -         
Murax_0.system_cpu.IBusSimplePlugin_decompressor_raw_1[0]            CFG3        Y             Out     0.143     4.374       -         
IBusSimplePlugin_decompressor_raw_1[0]                               Net         -             -       0.248     -           1         
Murax_0.system_cpu.IBusSimplePlugin_decompressor_raw[0]              CFG4        D             In      -         4.623       -         
Murax_0.system_cpu.IBusSimplePlugin_decompressor_raw[0]              CFG4        Y             Out     0.317     4.940       -         
IBusSimplePlugin_decompressor_raw[0]                                 Net         -             -       1.179     -           20        
Murax_0.system_cpu.un3_IBusSimplePlugin_iBusRsp_output_ready_0_1     CFG3        A             In      -         6.119       -         
Murax_0.system_cpu.un3_IBusSimplePlugin_iBusRsp_output_ready_0_1     CFG3        Y             Out     0.100     6.219       -         
un3_IBusSimplePlugin_iBusRsp_output_ready_0_1                        Net         -             -       0.248     -           1         
Murax_0.system_cpu.un3_IBusSimplePlugin_iBusRsp_output_ready_0       CFG4        D             In      -         6.468       -         
Murax_0.system_cpu.un3_IBusSimplePlugin_iBusRsp_output_ready_0       CFG4        Y             Out     0.317     6.785       -         
IBusSimplePlugin_fetchPc_pcReg5_0_1_1_1                              Net         -             -       0.855     -           5         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0_1_1_0           CFG4        D             In      -         7.640       -         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0_1_1_0           CFG4        Y             Out     0.326     7.966       -         
IBusSimplePlugin_fetchPc_pcReg5_0_1_1_0                              Net         -             -       0.248     -           1         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0_1               CFG4        D             In      -         8.215       -         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0_1               CFG4        Y             Out     0.317     8.532       -         
IBusSimplePlugin_fetchPc_pcReg5_0_1                                  Net         -             -       0.745     -           3         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0                 CFG4        C             In      -         9.277       -         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0                 CFG4        Y             Out     0.226     9.503       -         
IBusSimplePlugin_fetchPc_pcReg5                                      Net         -             -       1.054     -           11        
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg[21]                SLE         EN            In      -         10.558      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 10.895 is 4.715(43.3%) logic and 6.180(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      10.558
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.895

    Number of logic level(s):                9
    Starting point:                          Murax_0.system_ram.ram_symbol2_ram_symbol2_0_0 / A_DOUT[0]
    Ending point:                            Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg[10] / EN
    The start point is clocked by            MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                   Pin           Pin               Arrival     No. of    
Name                                                                 Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
Murax_0.system_ram.ram_symbol2_ram_symbol2_0_0                       RAM1K18     A_DOUT[0]     Out     2.263     2.263       -         
ram_symbol2_ram_symbol2_0_0_NEWA[0]                                  Net         -             -       0.248     -           1         
Murax_0.system_ram.ram_symbol2_ram_symbol2_0_0_en_RNIE0SA            CFG3        B             In      -         2.511       -         
Murax_0.system_ram.ram_symbol2_ram_symbol2_0_0_en_RNIE0SA            CFG3        Y             Out     0.165     2.676       -         
system_ram_io_bus_rsp_payload_data[16]                               Net         -             -       0.497     -           2         
Murax_0._zz_19_[16]                                                  CFG3        C             In      -         3.173       -         
Murax_0._zz_19_[16]                                                  CFG3        Y             Out     0.203     3.376       -         
_zz_19_[16]                                                          Net         -             -       0.855     -           5         
Murax_0.system_cpu.IBusSimplePlugin_decompressor_raw_1[0]            CFG3        B             In      -         4.231       -         
Murax_0.system_cpu.IBusSimplePlugin_decompressor_raw_1[0]            CFG3        Y             Out     0.143     4.374       -         
IBusSimplePlugin_decompressor_raw_1[0]                               Net         -             -       0.248     -           1         
Murax_0.system_cpu.IBusSimplePlugin_decompressor_raw[0]              CFG4        D             In      -         4.623       -         
Murax_0.system_cpu.IBusSimplePlugin_decompressor_raw[0]              CFG4        Y             Out     0.317     4.940       -         
IBusSimplePlugin_decompressor_raw[0]                                 Net         -             -       1.179     -           20        
Murax_0.system_cpu.un3_IBusSimplePlugin_iBusRsp_output_ready_0_1     CFG3        A             In      -         6.119       -         
Murax_0.system_cpu.un3_IBusSimplePlugin_iBusRsp_output_ready_0_1     CFG3        Y             Out     0.100     6.219       -         
un3_IBusSimplePlugin_iBusRsp_output_ready_0_1                        Net         -             -       0.248     -           1         
Murax_0.system_cpu.un3_IBusSimplePlugin_iBusRsp_output_ready_0       CFG4        D             In      -         6.468       -         
Murax_0.system_cpu.un3_IBusSimplePlugin_iBusRsp_output_ready_0       CFG4        Y             Out     0.317     6.785       -         
IBusSimplePlugin_fetchPc_pcReg5_0_1_1_1                              Net         -             -       0.855     -           5         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0_1_1_0           CFG4        D             In      -         7.640       -         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0_1_1_0           CFG4        Y             Out     0.326     7.966       -         
IBusSimplePlugin_fetchPc_pcReg5_0_1_1_0                              Net         -             -       0.248     -           1         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0_1               CFG4        D             In      -         8.215       -         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0_1               CFG4        Y             Out     0.317     8.532       -         
IBusSimplePlugin_fetchPc_pcReg5_0_1                                  Net         -             -       0.745     -           3         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0_rep1            CFG4        C             In      -         9.277       -         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0_rep1            CFG4        Y             Out     0.226     9.503       -         
IBusSimplePlugin_fetchPc_pcReg5_rep1                                 Net         -             -       1.054     -           11        
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg[10]                SLE         EN            In      -         10.558      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 10.895 is 4.715(43.3%) logic and 6.180(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      10.558
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.895

    Number of logic level(s):                9
    Starting point:                          Murax_0.system_ram.ram_symbol2_ram_symbol2_0_0 / A_DOUT[0]
    Ending point:                            Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg[26] / EN
    The start point is clocked by            MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                   Pin           Pin               Arrival     No. of    
Name                                                                 Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
Murax_0.system_ram.ram_symbol2_ram_symbol2_0_0                       RAM1K18     A_DOUT[0]     Out     2.263     2.263       -         
ram_symbol2_ram_symbol2_0_0_NEWA[0]                                  Net         -             -       0.248     -           1         
Murax_0.system_ram.ram_symbol2_ram_symbol2_0_0_en_RNIE0SA            CFG3        B             In      -         2.511       -         
Murax_0.system_ram.ram_symbol2_ram_symbol2_0_0_en_RNIE0SA            CFG3        Y             Out     0.165     2.676       -         
system_ram_io_bus_rsp_payload_data[16]                               Net         -             -       0.497     -           2         
Murax_0._zz_19_[16]                                                  CFG3        C             In      -         3.173       -         
Murax_0._zz_19_[16]                                                  CFG3        Y             Out     0.203     3.376       -         
_zz_19_[16]                                                          Net         -             -       0.855     -           5         
Murax_0.system_cpu.IBusSimplePlugin_decompressor_raw_1[0]            CFG3        B             In      -         4.231       -         
Murax_0.system_cpu.IBusSimplePlugin_decompressor_raw_1[0]            CFG3        Y             Out     0.143     4.374       -         
IBusSimplePlugin_decompressor_raw_1[0]                               Net         -             -       0.248     -           1         
Murax_0.system_cpu.IBusSimplePlugin_decompressor_raw[0]              CFG4        D             In      -         4.623       -         
Murax_0.system_cpu.IBusSimplePlugin_decompressor_raw[0]              CFG4        Y             Out     0.317     4.940       -         
IBusSimplePlugin_decompressor_raw[0]                                 Net         -             -       1.179     -           20        
Murax_0.system_cpu.un3_IBusSimplePlugin_iBusRsp_output_ready_0_1     CFG3        A             In      -         6.119       -         
Murax_0.system_cpu.un3_IBusSimplePlugin_iBusRsp_output_ready_0_1     CFG3        Y             Out     0.100     6.219       -         
un3_IBusSimplePlugin_iBusRsp_output_ready_0_1                        Net         -             -       0.248     -           1         
Murax_0.system_cpu.un3_IBusSimplePlugin_iBusRsp_output_ready_0       CFG4        D             In      -         6.468       -         
Murax_0.system_cpu.un3_IBusSimplePlugin_iBusRsp_output_ready_0       CFG4        Y             Out     0.317     6.785       -         
IBusSimplePlugin_fetchPc_pcReg5_0_1_1_1                              Net         -             -       0.855     -           5         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0_1_1_0           CFG4        D             In      -         7.640       -         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0_1_1_0           CFG4        Y             Out     0.326     7.966       -         
IBusSimplePlugin_fetchPc_pcReg5_0_1_1_0                              Net         -             -       0.248     -           1         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0_1               CFG4        D             In      -         8.215       -         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0_1               CFG4        Y             Out     0.317     8.532       -         
IBusSimplePlugin_fetchPc_pcReg5_0_1                                  Net         -             -       0.745     -           3         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0                 CFG4        C             In      -         9.277       -         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0                 CFG4        Y             Out     0.226     9.503       -         
IBusSimplePlugin_fetchPc_pcReg5                                      Net         -             -       1.054     -           11        
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg[26]                SLE         EN            In      -         10.558      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 10.895 is 4.715(43.3%) logic and 6.180(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      10.558
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.895

    Number of logic level(s):                9
    Starting point:                          Murax_0.system_ram.ram_symbol2_ram_symbol2_0_0 / A_DOUT[0]
    Ending point:                            Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg[25] / EN
    The start point is clocked by            MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                   Pin           Pin               Arrival     No. of    
Name                                                                 Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
Murax_0.system_ram.ram_symbol2_ram_symbol2_0_0                       RAM1K18     A_DOUT[0]     Out     2.263     2.263       -         
ram_symbol2_ram_symbol2_0_0_NEWA[0]                                  Net         -             -       0.248     -           1         
Murax_0.system_ram.ram_symbol2_ram_symbol2_0_0_en_RNIE0SA            CFG3        B             In      -         2.511       -         
Murax_0.system_ram.ram_symbol2_ram_symbol2_0_0_en_RNIE0SA            CFG3        Y             Out     0.165     2.676       -         
system_ram_io_bus_rsp_payload_data[16]                               Net         -             -       0.497     -           2         
Murax_0._zz_19_[16]                                                  CFG3        C             In      -         3.173       -         
Murax_0._zz_19_[16]                                                  CFG3        Y             Out     0.203     3.376       -         
_zz_19_[16]                                                          Net         -             -       0.855     -           5         
Murax_0.system_cpu.IBusSimplePlugin_decompressor_raw_1[0]            CFG3        B             In      -         4.231       -         
Murax_0.system_cpu.IBusSimplePlugin_decompressor_raw_1[0]            CFG3        Y             Out     0.143     4.374       -         
IBusSimplePlugin_decompressor_raw_1[0]                               Net         -             -       0.248     -           1         
Murax_0.system_cpu.IBusSimplePlugin_decompressor_raw[0]              CFG4        D             In      -         4.623       -         
Murax_0.system_cpu.IBusSimplePlugin_decompressor_raw[0]              CFG4        Y             Out     0.317     4.940       -         
IBusSimplePlugin_decompressor_raw[0]                                 Net         -             -       1.179     -           20        
Murax_0.system_cpu.un3_IBusSimplePlugin_iBusRsp_output_ready_0_1     CFG3        A             In      -         6.119       -         
Murax_0.system_cpu.un3_IBusSimplePlugin_iBusRsp_output_ready_0_1     CFG3        Y             Out     0.100     6.219       -         
un3_IBusSimplePlugin_iBusRsp_output_ready_0_1                        Net         -             -       0.248     -           1         
Murax_0.system_cpu.un3_IBusSimplePlugin_iBusRsp_output_ready_0       CFG4        D             In      -         6.468       -         
Murax_0.system_cpu.un3_IBusSimplePlugin_iBusRsp_output_ready_0       CFG4        Y             Out     0.317     6.785       -         
IBusSimplePlugin_fetchPc_pcReg5_0_1_1_1                              Net         -             -       0.855     -           5         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0_1_1_0           CFG4        D             In      -         7.640       -         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0_1_1_0           CFG4        Y             Out     0.326     7.966       -         
IBusSimplePlugin_fetchPc_pcReg5_0_1_1_0                              Net         -             -       0.248     -           1         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0_1               CFG4        D             In      -         8.215       -         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0_1               CFG4        Y             Out     0.317     8.532       -         
IBusSimplePlugin_fetchPc_pcReg5_0_1                                  Net         -             -       0.745     -           3         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0                 CFG4        C             In      -         9.277       -         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0                 CFG4        Y             Out     0.226     9.503       -         
IBusSimplePlugin_fetchPc_pcReg5                                      Net         -             -       1.054     -           11        
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg[25]                SLE         EN            In      -         10.558      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 10.895 is 4.715(43.3%) logic and 6.180(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      10.558
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.895

    Number of logic level(s):                9
    Starting point:                          Murax_0.system_ram.ram_symbol2_ram_symbol2_0_0 / A_DOUT[0]
    Ending point:                            Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg[24] / EN
    The start point is clocked by            MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                   Pin           Pin               Arrival     No. of    
Name                                                                 Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
Murax_0.system_ram.ram_symbol2_ram_symbol2_0_0                       RAM1K18     A_DOUT[0]     Out     2.263     2.263       -         
ram_symbol2_ram_symbol2_0_0_NEWA[0]                                  Net         -             -       0.248     -           1         
Murax_0.system_ram.ram_symbol2_ram_symbol2_0_0_en_RNIE0SA            CFG3        B             In      -         2.511       -         
Murax_0.system_ram.ram_symbol2_ram_symbol2_0_0_en_RNIE0SA            CFG3        Y             Out     0.165     2.676       -         
system_ram_io_bus_rsp_payload_data[16]                               Net         -             -       0.497     -           2         
Murax_0._zz_19_[16]                                                  CFG3        C             In      -         3.173       -         
Murax_0._zz_19_[16]                                                  CFG3        Y             Out     0.203     3.376       -         
_zz_19_[16]                                                          Net         -             -       0.855     -           5         
Murax_0.system_cpu.IBusSimplePlugin_decompressor_raw_1[0]            CFG3        B             In      -         4.231       -         
Murax_0.system_cpu.IBusSimplePlugin_decompressor_raw_1[0]            CFG3        Y             Out     0.143     4.374       -         
IBusSimplePlugin_decompressor_raw_1[0]                               Net         -             -       0.248     -           1         
Murax_0.system_cpu.IBusSimplePlugin_decompressor_raw[0]              CFG4        D             In      -         4.623       -         
Murax_0.system_cpu.IBusSimplePlugin_decompressor_raw[0]              CFG4        Y             Out     0.317     4.940       -         
IBusSimplePlugin_decompressor_raw[0]                                 Net         -             -       1.179     -           20        
Murax_0.system_cpu.un3_IBusSimplePlugin_iBusRsp_output_ready_0_1     CFG3        A             In      -         6.119       -         
Murax_0.system_cpu.un3_IBusSimplePlugin_iBusRsp_output_ready_0_1     CFG3        Y             Out     0.100     6.219       -         
un3_IBusSimplePlugin_iBusRsp_output_ready_0_1                        Net         -             -       0.248     -           1         
Murax_0.system_cpu.un3_IBusSimplePlugin_iBusRsp_output_ready_0       CFG4        D             In      -         6.468       -         
Murax_0.system_cpu.un3_IBusSimplePlugin_iBusRsp_output_ready_0       CFG4        Y             Out     0.317     6.785       -         
IBusSimplePlugin_fetchPc_pcReg5_0_1_1_1                              Net         -             -       0.855     -           5         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0_1_1_0           CFG4        D             In      -         7.640       -         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0_1_1_0           CFG4        Y             Out     0.326     7.966       -         
IBusSimplePlugin_fetchPc_pcReg5_0_1_1_0                              Net         -             -       0.248     -           1         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0_1               CFG4        D             In      -         8.215       -         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0_1               CFG4        Y             Out     0.317     8.532       -         
IBusSimplePlugin_fetchPc_pcReg5_0_1                                  Net         -             -       0.745     -           3         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0                 CFG4        C             In      -         9.277       -         
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0                 CFG4        Y             Out     0.226     9.503       -         
IBusSimplePlugin_fetchPc_pcReg5                                      Net         -             -       1.054     -           11        
Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg[24]                SLE         EN            In      -         10.558      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 10.895 is 4.715(43.3%) logic and 6.180(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                  Arrival          
Instance                                                           Reference     Type      Pin          Net                  Time        Slack
                                                                   Clock                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[0]     UIREGInt[0]          0.000       4.388
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[3]     UIREGInt[3]          0.000       4.443
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[2]     UIREGInt[2]          0.000       4.456
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[1]     UIREGInt[1]          0.000       4.491
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[4]     UIREGInt[4]          0.000       4.495
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[6]     UIREGInt[6]          0.000       4.582
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UTDI         JTAG_0_TGT_TDI_0     0.000       4.714
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[7]     UIREGInt[7]          0.000       4.963
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[5]     UIREGInt[5]          0.000       5.011
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UDRSH        UDRSHInt             0.000       5.465
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                     Starting                                                Required          
Instance                                             Reference     Type     Pin     Net                      Time         Slack
                                                     Clock                                                                     
-------------------------------------------------------------------------------------------------------------------------------
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[3]     System        SLE      D       state_24[3]              9.745        4.388
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[1]     System        SLE      D       N_46_i                   9.745        4.610
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[4]     System        SLE      D       state_24[4]              9.745        4.701
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.count[5]     System        SLE      D       count_19[5]              9.745        4.714
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[0]     System        SLE      D       state_24[0]              9.745        4.749
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[2]     System        SLE      D       state_24_1_iv_i[2]       9.745        4.915
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.count[2]     System        SLE      D       count_19[2]              9.745        5.157
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.count[4]     System        SLE      D       count_19[4]              9.745        5.214
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.tckgo        System        SLE      D       tckgo_10                 9.745        5.496
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.tckgo        System        SLE      EN      un1_tckgo_1_sqmuxa_i     9.662        5.624
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      5.357
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 4.388

    Number of logic level(s):                7
    Starting point:                          JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst / UIREG[0]
    Ending point:                            JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[3] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                               Pin          Pin               Arrival     No. of    
Name                                                               Type      Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     UJTAG     UIREG[0]     Out     0.000     0.000       -         
UIREGInt[0]                                                        Net       -            -       0.248     -           1         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV_4              CFG4      D            In      -         0.248       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV_4              CFG4      Y            Out     0.271     0.520       -         
un2_UTDODRV_4                                                      Net       -            -       0.248     -           1         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV                CFG4      C            In      -         0.768       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV                CFG4      Y            Out     0.203     0.972       -         
un2_UTDODRV                                                        Net       -            -       0.497     -           2         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state6                     CFG2      A            In      -         1.468       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state6                     CFG2      Y            Out     0.077     1.546       -         
state6                                                             Net       -            -       0.896     -           6         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state6_RNIFEQ72            CFG4      D            In      -         2.441       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state6_RNIFEQ72            CFG4      Y            Out     0.326     2.768       -         
un1_state_0_sqmuxa_1                                               Net       -            -       0.936     -           7         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state6_RNIODMS2            CFG4      C            In      -         3.704       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state6_RNIODMS2            CFG4      Y            Out     0.223     3.927       -         
N_408                                                              Net       -            -       0.497     -           2         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_RNO[3]       CFG4      D            In      -         4.424       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_RNO[3]       CFG4      Y            Out     0.271     4.695       -         
state_24_1_iv_2[3]                                                 Net       -            -       0.248     -           1         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv[3]           CFG3      B            In      -         4.944       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv[3]           CFG3      Y            Out     0.165     5.108       -         
state_24[3]                                                        Net       -            -       0.248     -           1         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[3]                   SLE       D            In      -         5.357       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 5.612 is 1.792(31.9%) logic and 3.820(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:24s; Memory used current: 211MB peak: 262MB)


Finished timing report (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:24s; Memory used current: 211MB peak: 262MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: m2gl025vf256std
Cell usage:
CCC             1 use
CLKINT          5 uses
SYSRESET        1 use
UJTAG           1 use
CFG1           14 uses
CFG2           283 uses
CFG3           1230 uses
CFG4           1354 uses

Carry cells:
ARI1            670 uses - used for arithmetic functions
ARI1            21 uses - used for Wide-Mux implementation
Total ARI1      691 uses


Sequential Cells: 
SLE            2147 uses

DSP Blocks:    4 of 34 (11%)
 MACC:         4 Mults

I/O ports: 13
I/O primitives: 7
INBUF          2 uses
OUTBUF         5 uses


Global Clock Buffers: 5

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 32 of 31 (103%)
Total Block RAMs (RAM64x18) : 4 of 34 (11%)

Total LUTs:    3572

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 144; LUTs = 144;
RAM1K18  Interface Logic : SLEs = 1152; LUTs = 1152;
MACC     Interface Logic : SLEs = 144; LUTs = 144;

Total number of SLEs after P&R:  2147 + 144 + 1152 + 144 = 3587;
Total number of LUTs after P&R:  3572 + 144 + 1152 + 144 = 5012;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:24s; Memory used current: 56MB peak: 262MB)

Process took 0h:00m:26s realtime, 0h:00m:24s cputime
# Sun Sep 15 18:54:52 2019

###########################################################]
