# NASSCOM_SoC_Design_VSD

## Course - Physical Design Using OpenLANE/SKY130 by VSDIAT

### Author - Dikshit Singla

Welcome to the NASSCOM SoC Design VSD course repository! This README provides a navigable Table of Contents for Days 1â€“5 of our workshop.

---

### ðŸ“… Day 1

- [Day1 Introduction & Setup](./Day1.md)
  - [Overview of ASIC Physical Design Flow](./Day1.md#overview-of-asic-physical-design-flow)
  - [OpenLane & SKY130 PDK Setup](./Day1.md#openlane--sky130-pdk-setup)
  - [Running Initial Synthesis (picorv32a)](./Day1.md#running-initial-synthesis-picorv32a)

---

### ðŸ“… Day 2

- [Day2 Floorplanning & Placement](./Day2.md)
  - [Defining the Floorplan](./Day2.md#defining-the-floorplan)
  - [Core Utilization & Aspect Ratio](./Day2.md#core-utilization--aspect-ratio)
  - [LEF vs DEF Files](./Day2.md#lef-vs-def-files)
  - [Special Cell Placement](./Day2.md#special-cell-placement)

---

### ðŸ“… Day 3

- [Day3 Standard Cell Design & Characterization](./Day3.md)
  - [CMOS Inverter Design with MAGIC](./Day3.md#cmos-inverter-design-with-magic)
  - [Ngspice SPICE Simulation](./Day3.md#ngspice-spice-simulation)
  - [Timing Model Extraction](./Day3.md#timing-model-extraction)
  - [LEF Generation from MAGIC](./Day3.md#lef-generation-from-magic)

---

### ðŸ“… Day 4

- [Day4 Timing Analysis & Clock Tree Synthesis (CTS)](./Day4.md)
  - [OpenSTA Preâ€‘CTS Timing Analysis](./Day4.md#opensta-preâ€‘cts-timing-analysis)
  - [Hâ€‘Tree Clock Routing with TritonCTS](./Day4.md#hâ€‘tree-clock-routing-with-tritoncts)
  - [Signal Integrity & Buffering](./Day4.md#signal-integrity--buffering)

---

### ðŸ“… Day 5

- [Day5 RTLâ€‘toâ€‘GDS Flow & Routing](./Day5.md)
  - [Routing Algorithms Behind TritonRoute](./Day5.md#routing-algorithms-behind-tritonroute)
  - [Detail Routing & DRC Fixes](./Day5.md#detail-routing--drc-fixes)
  - [Final GDSII Export](./Day5.md#final-gdsii-export)

---

## ðŸ”— Quick Links

- [GitHub Home](https://github.com/SinglaDikshit/NASSCOM_SoC_Design_VSD)
- [Project Folder: Day1â€“Day5](./)

---
