Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May 14 19:13:43 2024
| Host         : LAPTOP-O3BSDE06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (20)
7. checking multiple_clock (354)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (354)
--------------------------------
 There are 354 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.793        0.000                      0                  707        0.017        0.000                      0                  707       15.000        0.000                       0                   360  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
sys_clk_pin                        {0.000 25.000}     50.000          20.000          
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 25.000}     50.000          20.000          
sysclk                             {0.000 25.000}     50.000          20.000          
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                         15.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       33.823        0.000                      0                  699        0.197        0.000                      0                  699       19.500        0.000                       0                   356  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   47.845        0.000                       0                     3  
sysclk                                                                                                                                                                              15.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         33.793        0.000                      0                  699        0.197        0.000                      0                  699       19.500        0.000                       0                   356  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       33.793        0.000                      0                  699        0.017        0.000                      0                  699  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         33.793        0.000                      0                  699        0.017        0.000                      0                  699  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0         37.914        0.000                      0                    8        0.626        0.000                      0                    8  
**async_default**                clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         37.914        0.000                      0                    8        0.445        0.000                      0                    8  
**async_default**                clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       37.914        0.000                      0                    8        0.445        0.000                      0                    8  
**async_default**                clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0_1       37.945        0.000                      0                    8        0.626        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clk_out1_design_1_clk_wiz_0_0                                     
(none)                           clk_out1_design_1_clk_wiz_0_0_1                                   
(none)                           clkfbout_design_1_clk_wiz_0_0                                     
(none)                           clkfbout_design_1_clk_wiz_0_0_1                                   
(none)                                                            clk_out1_design_1_clk_wiz_0_0    
(none)                                                            clk_out1_design_1_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.823ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.842ns (15.233%)  route 4.686ns (84.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          1.052     4.952    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[1]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.150    39.204    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    38.775    design_1_i/top_0/U0/display_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         38.775    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 33.823    

Slack (MET) :             33.823ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.842ns (15.233%)  route 4.686ns (84.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          1.052     4.952    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[2]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.150    39.204    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    38.775    design_1_i/top_0/U0/display_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         38.775    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 33.823    

Slack (MET) :             33.823ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[34]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.842ns (15.233%)  route 4.686ns (84.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          1.052     4.952    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[34]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[34]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.150    39.204    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    38.775    design_1_i/top_0/U0/display_buffer_reg[34]
  -------------------------------------------------------------------
                         required time                         38.775    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 33.823    

Slack (MET) :             33.823ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.842ns (15.233%)  route 4.686ns (84.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          1.052     4.952    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[5]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.150    39.204    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    38.775    design_1_i/top_0/U0/display_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         38.775    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 33.823    

Slack (MET) :             33.853ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/animation/frame_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.167ns (21.571%)  route 4.243ns (78.429%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y105       FDRE                                         r  design_1_i/top_0/U0/animation/frame_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.478    -0.100 f  design_1_i/top_0/U0/animation/frame_num_reg[4]/Q
                         net (fo=2, routed)           0.873     0.774    design_1_i/top_0/U0/animation/frame_num_reg[4]
    SLICE_X108Y105       LUT3 (Prop_lut3_I0_O)        0.334     1.108 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.957     3.065    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I3_O)        0.355     3.420 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1/O
                         net (fo=23, routed)          1.413     4.832    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/animation/clk
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[12]/C
                         clock pessimism              0.593    39.359    
                         clock uncertainty           -0.150    39.209    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524    38.685    design_1_i/top_0/U0/animation/VUT_LOGO_reg[12]
  -------------------------------------------------------------------
                         required time                         38.685    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 33.853    

Slack (MET) :             33.853ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/animation/frame_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.167ns (21.571%)  route 4.243ns (78.429%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y105       FDRE                                         r  design_1_i/top_0/U0/animation/frame_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.478    -0.100 f  design_1_i/top_0/U0/animation/frame_num_reg[4]/Q
                         net (fo=2, routed)           0.873     0.774    design_1_i/top_0/U0/animation/frame_num_reg[4]
    SLICE_X108Y105       LUT3 (Prop_lut3_I0_O)        0.334     1.108 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.957     3.065    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I3_O)        0.355     3.420 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1/O
                         net (fo=23, routed)          1.413     4.832    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/animation/clk
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[20]/C
                         clock pessimism              0.593    39.359    
                         clock uncertainty           -0.150    39.209    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524    38.685    design_1_i/top_0/U0/animation/VUT_LOGO_reg[20]
  -------------------------------------------------------------------
                         required time                         38.685    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 33.853    

Slack (MET) :             33.853ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/animation/frame_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.167ns (21.571%)  route 4.243ns (78.429%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y105       FDRE                                         r  design_1_i/top_0/U0/animation/frame_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.478    -0.100 f  design_1_i/top_0/U0/animation/frame_num_reg[4]/Q
                         net (fo=2, routed)           0.873     0.774    design_1_i/top_0/U0/animation/frame_num_reg[4]
    SLICE_X108Y105       LUT3 (Prop_lut3_I0_O)        0.334     1.108 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.957     3.065    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I3_O)        0.355     3.420 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1/O
                         net (fo=23, routed)          1.413     4.832    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/animation/clk
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[39]/C
                         clock pessimism              0.593    39.359    
                         clock uncertainty           -0.150    39.209    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524    38.685    design_1_i/top_0/U0/animation/VUT_LOGO_reg[39]
  -------------------------------------------------------------------
                         required time                         38.685    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 33.853    

Slack (MET) :             33.853ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/animation/frame_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.167ns (21.571%)  route 4.243ns (78.429%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y105       FDRE                                         r  design_1_i/top_0/U0/animation/frame_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.478    -0.100 f  design_1_i/top_0/U0/animation/frame_num_reg[4]/Q
                         net (fo=2, routed)           0.873     0.774    design_1_i/top_0/U0/animation/frame_num_reg[4]
    SLICE_X108Y105       LUT3 (Prop_lut3_I0_O)        0.334     1.108 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.957     3.065    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I3_O)        0.355     3.420 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1/O
                         net (fo=23, routed)          1.413     4.832    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/animation/clk
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/C
                         clock pessimism              0.593    39.359    
                         clock uncertainty           -0.150    39.209    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524    38.685    design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]
  -------------------------------------------------------------------
                         required time                         38.685    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 33.853    

Slack (MET) :             33.897ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[33]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.842ns (15.708%)  route 4.518ns (84.292%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          0.885     4.785    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X108Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[33]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X108Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[33]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.150    39.205    
    SLICE_X108Y108       FDSE (Setup_fdse_C_S)       -0.524    38.681    design_1_i/top_0/U0/display_buffer_reg[33]
  -------------------------------------------------------------------
                         required time                         38.681    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 33.897    

Slack (MET) :             33.897ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[35]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.842ns (15.708%)  route 4.518ns (84.292%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          0.885     4.785    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X108Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[35]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X108Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[35]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.150    39.205    
    SLICE_X108Y108       FDSE (Setup_fdse_C_S)       -0.524    38.681    design_1_i/top_0/U0/display_buffer_reg[35]
  -------------------------------------------------------------------
                         required time                         38.681    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 33.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.688    -0.494    design_1_i/top_0/U0/animation/clk
    SLICE_X105Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[57]/Q
                         net (fo=2, routed)           0.144    -0.209    design_1_i/top_0/U0/animation/VUT_LOGO[57]
    SLICE_X105Y109       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.964    -0.728    design_1_i/top_0/U0/animation/clk
    SLICE_X105Y109       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[57]/C
                         clock pessimism              0.251    -0.477    
    SLICE_X105Y109       FDRE (Hold_fdre_C_D)         0.071    -0.406    design_1_i/top_0/U0/animation/screen_buffer_reg[57]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X104Y109       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[58]/Q
                         net (fo=2, routed)           0.127    -0.202    design_1_i/top_0/U0/animation/VUT_LOGO[58]
    SLICE_X105Y109       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.964    -0.728    design_1_i/top_0/U0/animation/clk
    SLICE_X105Y109       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[58]/C
                         clock pessimism              0.248    -0.480    
    SLICE_X105Y109       FDRE (Hold_fdre_C_D)         0.076    -0.404    design_1_i/top_0/U0/animation/screen_buffer_reg[58]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X111Y107       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.337 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/Q
                         net (fo=1, routed)           0.113    -0.224    design_1_i/top_0/U0/cnt_dis/second_value[19]
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y106       FDRE (Hold_fdre_C_D)         0.022    -0.426    design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.757%)  route 0.154ns (52.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X111Y111       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/Q
                         net (fo=2, routed)           0.154    -0.171    design_1_i/top_0/U0/animation/VUT_LOGO[0]
    SLICE_X111Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.992    -0.700    design_1_i/top_0/U0/animation/clk
    SLICE_X111Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[0]/C
                         clock pessimism              0.250    -0.450    
    SLICE_X111Y110       FDRE (Hold_fdre_C_D)         0.070    -0.380    design_1_i/top_0/U0/animation/screen_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.261ns (72.465%)  route 0.099ns (27.535%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/clk
    SLICE_X111Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDSE (Prop_fdse_C_Q)         0.141    -0.324 r  design_1_i/top_0/U0/display_buffer_reg[15]/Q
                         net (fo=1, routed)           0.099    -0.225    design_1_i/top_0/U0/data6[7]
    SLICE_X112Y109       LUT6 (Prop_lut6_I1_O)        0.045    -0.180 r  design_1_i/top_0/U0/scol[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.180    design_1_i/top_0/U0/scol[7]_i_3_n_0
    SLICE_X112Y109       MUXF7 (Prop_muxf7_I1_O)      0.075    -0.105 r  design_1_i/top_0/U0/scol_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    design_1_i/top_0/U0/scol__0[7]
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/C
                         clock pessimism              0.250    -0.449    
    SLICE_X112Y109       FDSE (Hold_fdse_C_D)         0.134    -0.315    design_1_i/top_0/U0/scol_reg[7]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.336 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/Q
                         net (fo=1, routed)           0.116    -0.220    design_1_i/top_0/U0/cnt_dis/second_value[23]
    SLICE_X110Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X110Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/C
                         clock pessimism              0.247    -0.451    
    SLICE_X110Y106       FDRE (Hold_fdre_C_D)         0.019    -0.432    design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/sec_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/sec_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.527ns (75.082%)  route 0.175ns (24.918%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X112Y96        FDRE                                         r  design_1_i/top_0/U0/sec_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  design_1_i/top_0/U0/sec_cnt_reg[1]/Q
                         net (fo=2, routed)           0.174    -0.209    design_1_i/top_0/U0/sec_cnt[1]
    SLICE_X112Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.019 r  design_1_i/top_0/U0/sec_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.019    design_1_i/top_0/U0/sec_cnt0_carry_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.021 r  design_1_i/top_0/U0/sec_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.021    design_1_i/top_0/U0/sec_cnt0_carry__0_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.061 r  design_1_i/top_0/U0/sec_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.061    design_1_i/top_0/U0/sec_cnt0_carry__1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.101 r  design_1_i/top_0/U0/sec_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     0.102    design_1_i/top_0/U0/sec_cnt0_carry__2_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.155 r  design_1_i/top_0/U0/sec_cnt0_carry__3/O[0]
                         net (fo=1, routed)           0.000     0.155    design_1_i/top_0/U0/sec_cnt0_carry__3_n_7
    SLICE_X112Y100       FDRE                                         r  design_1_i/top_0/U0/sec_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.995    -0.697    design_1_i/top_0/U0/clk
    SLICE_X112Y100       FDRE                                         r  design_1_i/top_0/U0/sec_cnt_reg[17]/C
                         clock pessimism              0.504    -0.192    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.134    -0.058    design_1_i/top_0/U0/sec_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[58]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.280ns (84.311%)  route 0.052ns (15.689%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X108Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDSE (Prop_fdse_C_Q)         0.164    -0.302 r  design_1_i/top_0/U0/display_buffer_reg[58]/Q
                         net (fo=1, routed)           0.052    -0.250    design_1_i/top_0/U0/data0[2]
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.045    -0.205 r  design_1_i/top_0/U0/scol[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    design_1_i/top_0/U0/scol[2]_i_2_n_0
    SLICE_X109Y109       MUXF7 (Prop_muxf7_I0_O)      0.071    -0.134 r  design_1_i/top_0/U0/scol_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    design_1_i/top_0/U0/scol__0[2]
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C
                         clock pessimism              0.249    -0.453    
    SLICE_X109Y109       FDSE (Hold_fdse_C_D)         0.105    -0.348    design_1_i/top_0/U0/scol_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X113Y111       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/animation/screen_buffer_reg[8]/Q
                         net (fo=1, routed)           0.136    -0.189    design_1_i/top_0/U0/animation/screen_buffer[8]
    SLICE_X113Y110       LUT6 (Prop_lut6_I5_O)        0.045    -0.144 r  design_1_i/top_0/U0/animation/display_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    design_1_i/top_0/U0/animation_n_36
    SLICE_X113Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.992    -0.700    design_1_i/top_0/U0/clk
    SLICE_X113Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[8]/C
                         clock pessimism              0.250    -0.450    
    SLICE_X113Y110       FDSE (Hold_fdse_C_D)         0.091    -0.359    design_1_i/top_0/U0/display_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.349%)  route 0.138ns (42.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/animation/clk
    SLICE_X113Y107       FDSE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDSE (Prop_fdse_C_Q)         0.141    -0.324 r  design_1_i/top_0/U0/animation/screen_buffer_reg[11]/Q
                         net (fo=1, routed)           0.138    -0.186    design_1_i/top_0/U0/animation/screen_buffer[11]
    SLICE_X110Y107       LUT4 (Prop_lut4_I0_O)        0.045    -0.141 r  design_1_i/top_0/U0/animation/display_buffer[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    design_1_i/top_0/U0/animation_n_34
    SLICE_X110Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X110Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[11]/C
                         clock pessimism              0.250    -0.449    
    SLICE_X110Y107       FDRE (Hold_fdre_C_D)         0.092    -0.357    design_1_i/top_0/U0/display_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X106Y98    design_1_i/top_0/U0/anim_ctr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y101   design_1_i/top_0/U0/anim_ctr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y101   design_1_i/top_0/U0/anim_ctr_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y101   design_1_i/top_0/U0/anim_ctr_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y101   design_1_i/top_0/U0/anim_ctr_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y98    design_1_i/top_0/U0/anim_ctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y98    design_1_i/top_0/U0/anim_ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y101   design_1_i/top_0/U0/anim_ctr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y101   design_1_i/top_0/U0/anim_ctr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y98    design_1_i/top_0/U0/anim_ctr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y98    design_1_i/top_0/U0/anim_ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y101   design_1_i/top_0/U0/anim_ctr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y101   design_1_i/top_0/U0/anim_ctr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.842ns (15.233%)  route 4.686ns (84.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          1.052     4.952    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[1]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.180    39.174    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    38.745    design_1_i/top_0/U0/display_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         38.745    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.842ns (15.233%)  route 4.686ns (84.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          1.052     4.952    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[2]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.180    39.174    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    38.745    design_1_i/top_0/U0/display_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         38.745    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[34]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.842ns (15.233%)  route 4.686ns (84.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          1.052     4.952    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[34]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[34]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.180    39.174    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    38.745    design_1_i/top_0/U0/display_buffer_reg[34]
  -------------------------------------------------------------------
                         required time                         38.745    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.842ns (15.233%)  route 4.686ns (84.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          1.052     4.952    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[5]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.180    39.174    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    38.745    design_1_i/top_0/U0/display_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         38.745    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.823ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/animation/frame_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.167ns (21.571%)  route 4.243ns (78.429%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y105       FDRE                                         r  design_1_i/top_0/U0/animation/frame_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.478    -0.100 f  design_1_i/top_0/U0/animation/frame_num_reg[4]/Q
                         net (fo=2, routed)           0.873     0.774    design_1_i/top_0/U0/animation/frame_num_reg[4]
    SLICE_X108Y105       LUT3 (Prop_lut3_I0_O)        0.334     1.108 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.957     3.065    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I3_O)        0.355     3.420 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1/O
                         net (fo=23, routed)          1.413     4.832    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/animation/clk
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[12]/C
                         clock pessimism              0.593    39.359    
                         clock uncertainty           -0.180    39.179    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524    38.655    design_1_i/top_0/U0/animation/VUT_LOGO_reg[12]
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 33.823    

Slack (MET) :             33.823ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/animation/frame_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.167ns (21.571%)  route 4.243ns (78.429%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y105       FDRE                                         r  design_1_i/top_0/U0/animation/frame_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.478    -0.100 f  design_1_i/top_0/U0/animation/frame_num_reg[4]/Q
                         net (fo=2, routed)           0.873     0.774    design_1_i/top_0/U0/animation/frame_num_reg[4]
    SLICE_X108Y105       LUT3 (Prop_lut3_I0_O)        0.334     1.108 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.957     3.065    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I3_O)        0.355     3.420 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1/O
                         net (fo=23, routed)          1.413     4.832    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/animation/clk
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[20]/C
                         clock pessimism              0.593    39.359    
                         clock uncertainty           -0.180    39.179    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524    38.655    design_1_i/top_0/U0/animation/VUT_LOGO_reg[20]
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 33.823    

Slack (MET) :             33.823ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/animation/frame_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.167ns (21.571%)  route 4.243ns (78.429%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y105       FDRE                                         r  design_1_i/top_0/U0/animation/frame_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.478    -0.100 f  design_1_i/top_0/U0/animation/frame_num_reg[4]/Q
                         net (fo=2, routed)           0.873     0.774    design_1_i/top_0/U0/animation/frame_num_reg[4]
    SLICE_X108Y105       LUT3 (Prop_lut3_I0_O)        0.334     1.108 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.957     3.065    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I3_O)        0.355     3.420 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1/O
                         net (fo=23, routed)          1.413     4.832    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/animation/clk
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[39]/C
                         clock pessimism              0.593    39.359    
                         clock uncertainty           -0.180    39.179    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524    38.655    design_1_i/top_0/U0/animation/VUT_LOGO_reg[39]
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 33.823    

Slack (MET) :             33.823ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/animation/frame_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.167ns (21.571%)  route 4.243ns (78.429%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y105       FDRE                                         r  design_1_i/top_0/U0/animation/frame_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.478    -0.100 f  design_1_i/top_0/U0/animation/frame_num_reg[4]/Q
                         net (fo=2, routed)           0.873     0.774    design_1_i/top_0/U0/animation/frame_num_reg[4]
    SLICE_X108Y105       LUT3 (Prop_lut3_I0_O)        0.334     1.108 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.957     3.065    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I3_O)        0.355     3.420 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1/O
                         net (fo=23, routed)          1.413     4.832    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/animation/clk
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/C
                         clock pessimism              0.593    39.359    
                         clock uncertainty           -0.180    39.179    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524    38.655    design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 33.823    

Slack (MET) :             33.866ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[33]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.842ns (15.708%)  route 4.518ns (84.292%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          0.885     4.785    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X108Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[33]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X108Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[33]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X108Y108       FDSE (Setup_fdse_C_S)       -0.524    38.651    design_1_i/top_0/U0/display_buffer_reg[33]
  -------------------------------------------------------------------
                         required time                         38.651    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 33.866    

Slack (MET) :             33.866ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[35]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.842ns (15.708%)  route 4.518ns (84.292%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          0.885     4.785    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X108Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[35]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X108Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[35]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X108Y108       FDSE (Setup_fdse_C_S)       -0.524    38.651    design_1_i/top_0/U0/display_buffer_reg[35]
  -------------------------------------------------------------------
                         required time                         38.651    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 33.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.688    -0.494    design_1_i/top_0/U0/animation/clk
    SLICE_X105Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[57]/Q
                         net (fo=2, routed)           0.144    -0.209    design_1_i/top_0/U0/animation/VUT_LOGO[57]
    SLICE_X105Y109       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.964    -0.728    design_1_i/top_0/U0/animation/clk
    SLICE_X105Y109       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[57]/C
                         clock pessimism              0.251    -0.477    
    SLICE_X105Y109       FDRE (Hold_fdre_C_D)         0.071    -0.406    design_1_i/top_0/U0/animation/screen_buffer_reg[57]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X104Y109       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[58]/Q
                         net (fo=2, routed)           0.127    -0.202    design_1_i/top_0/U0/animation/VUT_LOGO[58]
    SLICE_X105Y109       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.964    -0.728    design_1_i/top_0/U0/animation/clk
    SLICE_X105Y109       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[58]/C
                         clock pessimism              0.248    -0.480    
    SLICE_X105Y109       FDRE (Hold_fdre_C_D)         0.076    -0.404    design_1_i/top_0/U0/animation/screen_buffer_reg[58]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X111Y107       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.337 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/Q
                         net (fo=1, routed)           0.113    -0.224    design_1_i/top_0/U0/cnt_dis/second_value[19]
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y106       FDRE (Hold_fdre_C_D)         0.022    -0.426    design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.757%)  route 0.154ns (52.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X111Y111       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/Q
                         net (fo=2, routed)           0.154    -0.171    design_1_i/top_0/U0/animation/VUT_LOGO[0]
    SLICE_X111Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.992    -0.700    design_1_i/top_0/U0/animation/clk
    SLICE_X111Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[0]/C
                         clock pessimism              0.250    -0.450    
    SLICE_X111Y110       FDRE (Hold_fdre_C_D)         0.070    -0.380    design_1_i/top_0/U0/animation/screen_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.261ns (72.465%)  route 0.099ns (27.535%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/clk
    SLICE_X111Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDSE (Prop_fdse_C_Q)         0.141    -0.324 r  design_1_i/top_0/U0/display_buffer_reg[15]/Q
                         net (fo=1, routed)           0.099    -0.225    design_1_i/top_0/U0/data6[7]
    SLICE_X112Y109       LUT6 (Prop_lut6_I1_O)        0.045    -0.180 r  design_1_i/top_0/U0/scol[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.180    design_1_i/top_0/U0/scol[7]_i_3_n_0
    SLICE_X112Y109       MUXF7 (Prop_muxf7_I1_O)      0.075    -0.105 r  design_1_i/top_0/U0/scol_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    design_1_i/top_0/U0/scol__0[7]
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/C
                         clock pessimism              0.250    -0.449    
    SLICE_X112Y109       FDSE (Hold_fdse_C_D)         0.134    -0.315    design_1_i/top_0/U0/scol_reg[7]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.336 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/Q
                         net (fo=1, routed)           0.116    -0.220    design_1_i/top_0/U0/cnt_dis/second_value[23]
    SLICE_X110Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X110Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/C
                         clock pessimism              0.247    -0.451    
    SLICE_X110Y106       FDRE (Hold_fdre_C_D)         0.019    -0.432    design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/sec_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/sec_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.527ns (75.082%)  route 0.175ns (24.918%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X112Y96        FDRE                                         r  design_1_i/top_0/U0/sec_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  design_1_i/top_0/U0/sec_cnt_reg[1]/Q
                         net (fo=2, routed)           0.174    -0.209    design_1_i/top_0/U0/sec_cnt[1]
    SLICE_X112Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.019 r  design_1_i/top_0/U0/sec_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.019    design_1_i/top_0/U0/sec_cnt0_carry_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.021 r  design_1_i/top_0/U0/sec_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.021    design_1_i/top_0/U0/sec_cnt0_carry__0_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.061 r  design_1_i/top_0/U0/sec_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.061    design_1_i/top_0/U0/sec_cnt0_carry__1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.101 r  design_1_i/top_0/U0/sec_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     0.102    design_1_i/top_0/U0/sec_cnt0_carry__2_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.155 r  design_1_i/top_0/U0/sec_cnt0_carry__3/O[0]
                         net (fo=1, routed)           0.000     0.155    design_1_i/top_0/U0/sec_cnt0_carry__3_n_7
    SLICE_X112Y100       FDRE                                         r  design_1_i/top_0/U0/sec_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.995    -0.697    design_1_i/top_0/U0/clk
    SLICE_X112Y100       FDRE                                         r  design_1_i/top_0/U0/sec_cnt_reg[17]/C
                         clock pessimism              0.504    -0.192    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.134    -0.058    design_1_i/top_0/U0/sec_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[58]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.280ns (84.311%)  route 0.052ns (15.689%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X108Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDSE (Prop_fdse_C_Q)         0.164    -0.302 r  design_1_i/top_0/U0/display_buffer_reg[58]/Q
                         net (fo=1, routed)           0.052    -0.250    design_1_i/top_0/U0/data0[2]
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.045    -0.205 r  design_1_i/top_0/U0/scol[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    design_1_i/top_0/U0/scol[2]_i_2_n_0
    SLICE_X109Y109       MUXF7 (Prop_muxf7_I0_O)      0.071    -0.134 r  design_1_i/top_0/U0/scol_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    design_1_i/top_0/U0/scol__0[2]
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C
                         clock pessimism              0.249    -0.453    
    SLICE_X109Y109       FDSE (Hold_fdse_C_D)         0.105    -0.348    design_1_i/top_0/U0/scol_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X113Y111       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/animation/screen_buffer_reg[8]/Q
                         net (fo=1, routed)           0.136    -0.189    design_1_i/top_0/U0/animation/screen_buffer[8]
    SLICE_X113Y110       LUT6 (Prop_lut6_I5_O)        0.045    -0.144 r  design_1_i/top_0/U0/animation/display_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    design_1_i/top_0/U0/animation_n_36
    SLICE_X113Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.992    -0.700    design_1_i/top_0/U0/clk
    SLICE_X113Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[8]/C
                         clock pessimism              0.250    -0.450    
    SLICE_X113Y110       FDSE (Hold_fdse_C_D)         0.091    -0.359    design_1_i/top_0/U0/display_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.349%)  route 0.138ns (42.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/animation/clk
    SLICE_X113Y107       FDSE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDSE (Prop_fdse_C_Q)         0.141    -0.324 r  design_1_i/top_0/U0/animation/screen_buffer_reg[11]/Q
                         net (fo=1, routed)           0.138    -0.186    design_1_i/top_0/U0/animation/screen_buffer[11]
    SLICE_X110Y107       LUT4 (Prop_lut4_I0_O)        0.045    -0.141 r  design_1_i/top_0/U0/animation/display_buffer[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    design_1_i/top_0/U0/animation_n_34
    SLICE_X110Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X110Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[11]/C
                         clock pessimism              0.250    -0.449    
    SLICE_X110Y107       FDRE (Hold_fdre_C_D)         0.092    -0.357    design_1_i/top_0/U0/display_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X106Y98    design_1_i/top_0/U0/anim_ctr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y101   design_1_i/top_0/U0/anim_ctr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y101   design_1_i/top_0/U0/anim_ctr_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y101   design_1_i/top_0/U0/anim_ctr_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y101   design_1_i/top_0/U0/anim_ctr_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y98    design_1_i/top_0/U0/anim_ctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y98    design_1_i/top_0/U0/anim_ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y101   design_1_i/top_0/U0/anim_ctr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y101   design_1_i/top_0/U0/anim_ctr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y98    design_1_i/top_0/U0/anim_ctr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y98    design_1_i/top_0/U0/anim_ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y100   design_1_i/top_0/U0/anim_ctr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y101   design_1_i/top_0/U0/anim_ctr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y101   design_1_i/top_0/U0/anim_ctr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.842ns (15.233%)  route 4.686ns (84.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          1.052     4.952    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[1]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.180    39.174    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    38.745    design_1_i/top_0/U0/display_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         38.745    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.842ns (15.233%)  route 4.686ns (84.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          1.052     4.952    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[2]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.180    39.174    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    38.745    design_1_i/top_0/U0/display_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         38.745    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[34]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.842ns (15.233%)  route 4.686ns (84.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          1.052     4.952    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[34]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[34]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.180    39.174    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    38.745    design_1_i/top_0/U0/display_buffer_reg[34]
  -------------------------------------------------------------------
                         required time                         38.745    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.842ns (15.233%)  route 4.686ns (84.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          1.052     4.952    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[5]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.180    39.174    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    38.745    design_1_i/top_0/U0/display_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         38.745    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.823ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/animation/frame_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.167ns (21.571%)  route 4.243ns (78.429%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y105       FDRE                                         r  design_1_i/top_0/U0/animation/frame_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.478    -0.100 f  design_1_i/top_0/U0/animation/frame_num_reg[4]/Q
                         net (fo=2, routed)           0.873     0.774    design_1_i/top_0/U0/animation/frame_num_reg[4]
    SLICE_X108Y105       LUT3 (Prop_lut3_I0_O)        0.334     1.108 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.957     3.065    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I3_O)        0.355     3.420 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1/O
                         net (fo=23, routed)          1.413     4.832    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/animation/clk
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[12]/C
                         clock pessimism              0.593    39.359    
                         clock uncertainty           -0.180    39.179    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524    38.655    design_1_i/top_0/U0/animation/VUT_LOGO_reg[12]
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 33.823    

Slack (MET) :             33.823ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/animation/frame_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.167ns (21.571%)  route 4.243ns (78.429%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y105       FDRE                                         r  design_1_i/top_0/U0/animation/frame_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.478    -0.100 f  design_1_i/top_0/U0/animation/frame_num_reg[4]/Q
                         net (fo=2, routed)           0.873     0.774    design_1_i/top_0/U0/animation/frame_num_reg[4]
    SLICE_X108Y105       LUT3 (Prop_lut3_I0_O)        0.334     1.108 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.957     3.065    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I3_O)        0.355     3.420 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1/O
                         net (fo=23, routed)          1.413     4.832    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/animation/clk
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[20]/C
                         clock pessimism              0.593    39.359    
                         clock uncertainty           -0.180    39.179    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524    38.655    design_1_i/top_0/U0/animation/VUT_LOGO_reg[20]
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 33.823    

Slack (MET) :             33.823ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/animation/frame_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.167ns (21.571%)  route 4.243ns (78.429%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y105       FDRE                                         r  design_1_i/top_0/U0/animation/frame_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.478    -0.100 f  design_1_i/top_0/U0/animation/frame_num_reg[4]/Q
                         net (fo=2, routed)           0.873     0.774    design_1_i/top_0/U0/animation/frame_num_reg[4]
    SLICE_X108Y105       LUT3 (Prop_lut3_I0_O)        0.334     1.108 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.957     3.065    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I3_O)        0.355     3.420 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1/O
                         net (fo=23, routed)          1.413     4.832    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/animation/clk
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[39]/C
                         clock pessimism              0.593    39.359    
                         clock uncertainty           -0.180    39.179    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524    38.655    design_1_i/top_0/U0/animation/VUT_LOGO_reg[39]
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 33.823    

Slack (MET) :             33.823ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/animation/frame_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.167ns (21.571%)  route 4.243ns (78.429%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y105       FDRE                                         r  design_1_i/top_0/U0/animation/frame_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.478    -0.100 f  design_1_i/top_0/U0/animation/frame_num_reg[4]/Q
                         net (fo=2, routed)           0.873     0.774    design_1_i/top_0/U0/animation/frame_num_reg[4]
    SLICE_X108Y105       LUT3 (Prop_lut3_I0_O)        0.334     1.108 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.957     3.065    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I3_O)        0.355     3.420 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1/O
                         net (fo=23, routed)          1.413     4.832    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/animation/clk
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/C
                         clock pessimism              0.593    39.359    
                         clock uncertainty           -0.180    39.179    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524    38.655    design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 33.823    

Slack (MET) :             33.866ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[33]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.842ns (15.708%)  route 4.518ns (84.292%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          0.885     4.785    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X108Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[33]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X108Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[33]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X108Y108       FDSE (Setup_fdse_C_S)       -0.524    38.651    design_1_i/top_0/U0/display_buffer_reg[33]
  -------------------------------------------------------------------
                         required time                         38.651    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 33.866    

Slack (MET) :             33.866ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[35]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.842ns (15.708%)  route 4.518ns (84.292%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          0.885     4.785    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X108Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[35]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X108Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[35]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X108Y108       FDSE (Setup_fdse_C_S)       -0.524    38.651    design_1_i/top_0/U0/display_buffer_reg[35]
  -------------------------------------------------------------------
                         required time                         38.651    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 33.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.688    -0.494    design_1_i/top_0/U0/animation/clk
    SLICE_X105Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[57]/Q
                         net (fo=2, routed)           0.144    -0.209    design_1_i/top_0/U0/animation/VUT_LOGO[57]
    SLICE_X105Y109       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.964    -0.728    design_1_i/top_0/U0/animation/clk
    SLICE_X105Y109       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[57]/C
                         clock pessimism              0.251    -0.477    
                         clock uncertainty            0.180    -0.297    
    SLICE_X105Y109       FDRE (Hold_fdre_C_D)         0.071    -0.226    design_1_i/top_0/U0/animation/screen_buffer_reg[57]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X104Y109       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[58]/Q
                         net (fo=2, routed)           0.127    -0.202    design_1_i/top_0/U0/animation/VUT_LOGO[58]
    SLICE_X105Y109       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.964    -0.728    design_1_i/top_0/U0/animation/clk
    SLICE_X105Y109       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[58]/C
                         clock pessimism              0.248    -0.480    
                         clock uncertainty            0.180    -0.300    
    SLICE_X105Y109       FDRE (Hold_fdre_C_D)         0.076    -0.224    design_1_i/top_0/U0/animation/screen_buffer_reg[58]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X111Y107       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.337 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/Q
                         net (fo=1, routed)           0.113    -0.224    design_1_i/top_0/U0/cnt_dis/second_value[19]
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y106       FDRE (Hold_fdre_C_D)         0.022    -0.246    design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.757%)  route 0.154ns (52.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X111Y111       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/Q
                         net (fo=2, routed)           0.154    -0.171    design_1_i/top_0/U0/animation/VUT_LOGO[0]
    SLICE_X111Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.992    -0.700    design_1_i/top_0/U0/animation/clk
    SLICE_X111Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[0]/C
                         clock pessimism              0.250    -0.450    
                         clock uncertainty            0.180    -0.270    
    SLICE_X111Y110       FDRE (Hold_fdre_C_D)         0.070    -0.200    design_1_i/top_0/U0/animation/screen_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.261ns (72.465%)  route 0.099ns (27.535%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/clk
    SLICE_X111Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDSE (Prop_fdse_C_Q)         0.141    -0.324 r  design_1_i/top_0/U0/display_buffer_reg[15]/Q
                         net (fo=1, routed)           0.099    -0.225    design_1_i/top_0/U0/data6[7]
    SLICE_X112Y109       LUT6 (Prop_lut6_I1_O)        0.045    -0.180 r  design_1_i/top_0/U0/scol[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.180    design_1_i/top_0/U0/scol[7]_i_3_n_0
    SLICE_X112Y109       MUXF7 (Prop_muxf7_I1_O)      0.075    -0.105 r  design_1_i/top_0/U0/scol_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    design_1_i/top_0/U0/scol__0[7]
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/C
                         clock pessimism              0.250    -0.449    
                         clock uncertainty            0.180    -0.269    
    SLICE_X112Y109       FDSE (Hold_fdse_C_D)         0.134    -0.135    design_1_i/top_0/U0/scol_reg[7]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.336 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/Q
                         net (fo=1, routed)           0.116    -0.220    design_1_i/top_0/U0/cnt_dis/second_value[23]
    SLICE_X110Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X110Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/C
                         clock pessimism              0.247    -0.451    
                         clock uncertainty            0.180    -0.271    
    SLICE_X110Y106       FDRE (Hold_fdre_C_D)         0.019    -0.252    design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/sec_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/sec_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.527ns (75.082%)  route 0.175ns (24.918%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X112Y96        FDRE                                         r  design_1_i/top_0/U0/sec_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  design_1_i/top_0/U0/sec_cnt_reg[1]/Q
                         net (fo=2, routed)           0.174    -0.209    design_1_i/top_0/U0/sec_cnt[1]
    SLICE_X112Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.019 r  design_1_i/top_0/U0/sec_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.019    design_1_i/top_0/U0/sec_cnt0_carry_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.021 r  design_1_i/top_0/U0/sec_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.021    design_1_i/top_0/U0/sec_cnt0_carry__0_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.061 r  design_1_i/top_0/U0/sec_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.061    design_1_i/top_0/U0/sec_cnt0_carry__1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.101 r  design_1_i/top_0/U0/sec_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     0.102    design_1_i/top_0/U0/sec_cnt0_carry__2_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.155 r  design_1_i/top_0/U0/sec_cnt0_carry__3/O[0]
                         net (fo=1, routed)           0.000     0.155    design_1_i/top_0/U0/sec_cnt0_carry__3_n_7
    SLICE_X112Y100       FDRE                                         r  design_1_i/top_0/U0/sec_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.995    -0.697    design_1_i/top_0/U0/clk
    SLICE_X112Y100       FDRE                                         r  design_1_i/top_0/U0/sec_cnt_reg[17]/C
                         clock pessimism              0.504    -0.192    
                         clock uncertainty            0.180    -0.012    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.134     0.122    design_1_i/top_0/U0/sec_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[58]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.280ns (84.311%)  route 0.052ns (15.689%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X108Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDSE (Prop_fdse_C_Q)         0.164    -0.302 r  design_1_i/top_0/U0/display_buffer_reg[58]/Q
                         net (fo=1, routed)           0.052    -0.250    design_1_i/top_0/U0/data0[2]
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.045    -0.205 r  design_1_i/top_0/U0/scol[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    design_1_i/top_0/U0/scol[2]_i_2_n_0
    SLICE_X109Y109       MUXF7 (Prop_muxf7_I0_O)      0.071    -0.134 r  design_1_i/top_0/U0/scol_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    design_1_i/top_0/U0/scol__0[2]
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C
                         clock pessimism              0.249    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X109Y109       FDSE (Hold_fdse_C_D)         0.105    -0.168    design_1_i/top_0/U0/scol_reg[2]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X113Y111       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/animation/screen_buffer_reg[8]/Q
                         net (fo=1, routed)           0.136    -0.189    design_1_i/top_0/U0/animation/screen_buffer[8]
    SLICE_X113Y110       LUT6 (Prop_lut6_I5_O)        0.045    -0.144 r  design_1_i/top_0/U0/animation/display_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    design_1_i/top_0/U0/animation_n_36
    SLICE_X113Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.992    -0.700    design_1_i/top_0/U0/clk
    SLICE_X113Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[8]/C
                         clock pessimism              0.250    -0.450    
                         clock uncertainty            0.180    -0.270    
    SLICE_X113Y110       FDSE (Hold_fdse_C_D)         0.091    -0.179    design_1_i/top_0/U0/display_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.349%)  route 0.138ns (42.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/animation/clk
    SLICE_X113Y107       FDSE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDSE (Prop_fdse_C_Q)         0.141    -0.324 r  design_1_i/top_0/U0/animation/screen_buffer_reg[11]/Q
                         net (fo=1, routed)           0.138    -0.186    design_1_i/top_0/U0/animation/screen_buffer[11]
    SLICE_X110Y107       LUT4 (Prop_lut4_I0_O)        0.045    -0.141 r  design_1_i/top_0/U0/animation/display_buffer[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    design_1_i/top_0/U0/animation_n_34
    SLICE_X110Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X110Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[11]/C
                         clock pessimism              0.250    -0.449    
                         clock uncertainty            0.180    -0.269    
    SLICE_X110Y107       FDRE (Hold_fdre_C_D)         0.092    -0.177    design_1_i/top_0/U0/display_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.036    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.842ns (15.233%)  route 4.686ns (84.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          1.052     4.952    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[1]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.180    39.174    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    38.745    design_1_i/top_0/U0/display_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         38.745    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.842ns (15.233%)  route 4.686ns (84.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          1.052     4.952    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[2]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.180    39.174    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    38.745    design_1_i/top_0/U0/display_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         38.745    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[34]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.842ns (15.233%)  route 4.686ns (84.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          1.052     4.952    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[34]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[34]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.180    39.174    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    38.745    design_1_i/top_0/U0/display_buffer_reg[34]
  -------------------------------------------------------------------
                         required time                         38.745    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.842ns (15.233%)  route 4.686ns (84.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          1.052     4.952    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[5]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.180    39.174    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    38.745    design_1_i/top_0/U0/display_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         38.745    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.823ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/animation/frame_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.167ns (21.571%)  route 4.243ns (78.429%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y105       FDRE                                         r  design_1_i/top_0/U0/animation/frame_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.478    -0.100 f  design_1_i/top_0/U0/animation/frame_num_reg[4]/Q
                         net (fo=2, routed)           0.873     0.774    design_1_i/top_0/U0/animation/frame_num_reg[4]
    SLICE_X108Y105       LUT3 (Prop_lut3_I0_O)        0.334     1.108 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.957     3.065    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I3_O)        0.355     3.420 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1/O
                         net (fo=23, routed)          1.413     4.832    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/animation/clk
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[12]/C
                         clock pessimism              0.593    39.359    
                         clock uncertainty           -0.180    39.179    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524    38.655    design_1_i/top_0/U0/animation/VUT_LOGO_reg[12]
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 33.823    

Slack (MET) :             33.823ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/animation/frame_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.167ns (21.571%)  route 4.243ns (78.429%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y105       FDRE                                         r  design_1_i/top_0/U0/animation/frame_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.478    -0.100 f  design_1_i/top_0/U0/animation/frame_num_reg[4]/Q
                         net (fo=2, routed)           0.873     0.774    design_1_i/top_0/U0/animation/frame_num_reg[4]
    SLICE_X108Y105       LUT3 (Prop_lut3_I0_O)        0.334     1.108 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.957     3.065    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I3_O)        0.355     3.420 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1/O
                         net (fo=23, routed)          1.413     4.832    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/animation/clk
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[20]/C
                         clock pessimism              0.593    39.359    
                         clock uncertainty           -0.180    39.179    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524    38.655    design_1_i/top_0/U0/animation/VUT_LOGO_reg[20]
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 33.823    

Slack (MET) :             33.823ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/animation/frame_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.167ns (21.571%)  route 4.243ns (78.429%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y105       FDRE                                         r  design_1_i/top_0/U0/animation/frame_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.478    -0.100 f  design_1_i/top_0/U0/animation/frame_num_reg[4]/Q
                         net (fo=2, routed)           0.873     0.774    design_1_i/top_0/U0/animation/frame_num_reg[4]
    SLICE_X108Y105       LUT3 (Prop_lut3_I0_O)        0.334     1.108 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.957     3.065    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I3_O)        0.355     3.420 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1/O
                         net (fo=23, routed)          1.413     4.832    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/animation/clk
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[39]/C
                         clock pessimism              0.593    39.359    
                         clock uncertainty           -0.180    39.179    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524    38.655    design_1_i/top_0/U0/animation/VUT_LOGO_reg[39]
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 33.823    

Slack (MET) :             33.823ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/animation/frame_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.167ns (21.571%)  route 4.243ns (78.429%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y105       FDRE                                         r  design_1_i/top_0/U0/animation/frame_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.478    -0.100 f  design_1_i/top_0/U0/animation/frame_num_reg[4]/Q
                         net (fo=2, routed)           0.873     0.774    design_1_i/top_0/U0/animation/frame_num_reg[4]
    SLICE_X108Y105       LUT3 (Prop_lut3_I0_O)        0.334     1.108 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.957     3.065    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X107Y111       LUT5 (Prop_lut5_I3_O)        0.355     3.420 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1/O
                         net (fo=23, routed)          1.413     4.832    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/animation/clk
    SLICE_X112Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/C
                         clock pessimism              0.593    39.359    
                         clock uncertainty           -0.180    39.179    
    SLICE_X112Y106       FDRE (Setup_fdre_C_R)       -0.524    38.655    design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 33.823    

Slack (MET) :             33.866ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[33]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.842ns (15.708%)  route 4.518ns (84.292%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          0.885     4.785    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X108Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[33]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X108Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[33]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X108Y108       FDSE (Setup_fdse_C_S)       -0.524    38.651    design_1_i/top_0/U0/display_buffer_reg[33]
  -------------------------------------------------------------------
                         required time                         38.651    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 33.866    

Slack (MET) :             33.866ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[35]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.842ns (15.708%)  route 4.518ns (84.292%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.419    -0.157 r  design_1_i/top_0/U0/time_from_start_reg[4]/Q
                         net (fo=54, routed)          2.788     2.632    design_1_i/top_0/U0/time_from_start[4]
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.299     2.931 r  design_1_i/top_0/U0/display_buffer[39]_i_3/O
                         net (fo=1, routed)           0.846     3.776    design_1_i/top_0/U0/display_buffer[39]_i_3_n_0
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  design_1_i/top_0/U0/display_buffer[39]_i_1/O
                         net (fo=16, routed)          0.885     4.785    design_1_i/top_0/U0/display_buffer[39]_i_1_n_0
    SLICE_X108Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[35]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X108Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[35]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X108Y108       FDSE (Setup_fdse_C_S)       -0.524    38.651    design_1_i/top_0/U0/display_buffer_reg[35]
  -------------------------------------------------------------------
                         required time                         38.651    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 33.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.688    -0.494    design_1_i/top_0/U0/animation/clk
    SLICE_X105Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[57]/Q
                         net (fo=2, routed)           0.144    -0.209    design_1_i/top_0/U0/animation/VUT_LOGO[57]
    SLICE_X105Y109       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.964    -0.728    design_1_i/top_0/U0/animation/clk
    SLICE_X105Y109       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[57]/C
                         clock pessimism              0.251    -0.477    
                         clock uncertainty            0.180    -0.297    
    SLICE_X105Y109       FDRE (Hold_fdre_C_D)         0.071    -0.226    design_1_i/top_0/U0/animation/screen_buffer_reg[57]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X104Y109       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[58]/Q
                         net (fo=2, routed)           0.127    -0.202    design_1_i/top_0/U0/animation/VUT_LOGO[58]
    SLICE_X105Y109       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.964    -0.728    design_1_i/top_0/U0/animation/clk
    SLICE_X105Y109       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[58]/C
                         clock pessimism              0.248    -0.480    
                         clock uncertainty            0.180    -0.300    
    SLICE_X105Y109       FDRE (Hold_fdre_C_D)         0.076    -0.224    design_1_i/top_0/U0/animation/screen_buffer_reg[58]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X111Y107       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.337 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/Q
                         net (fo=1, routed)           0.113    -0.224    design_1_i/top_0/U0/cnt_dis/second_value[19]
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y106       FDRE (Hold_fdre_C_D)         0.022    -0.246    design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.757%)  route 0.154ns (52.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X111Y111       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/Q
                         net (fo=2, routed)           0.154    -0.171    design_1_i/top_0/U0/animation/VUT_LOGO[0]
    SLICE_X111Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.992    -0.700    design_1_i/top_0/U0/animation/clk
    SLICE_X111Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[0]/C
                         clock pessimism              0.250    -0.450    
                         clock uncertainty            0.180    -0.270    
    SLICE_X111Y110       FDRE (Hold_fdre_C_D)         0.070    -0.200    design_1_i/top_0/U0/animation/screen_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.261ns (72.465%)  route 0.099ns (27.535%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/clk
    SLICE_X111Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDSE (Prop_fdse_C_Q)         0.141    -0.324 r  design_1_i/top_0/U0/display_buffer_reg[15]/Q
                         net (fo=1, routed)           0.099    -0.225    design_1_i/top_0/U0/data6[7]
    SLICE_X112Y109       LUT6 (Prop_lut6_I1_O)        0.045    -0.180 r  design_1_i/top_0/U0/scol[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.180    design_1_i/top_0/U0/scol[7]_i_3_n_0
    SLICE_X112Y109       MUXF7 (Prop_muxf7_I1_O)      0.075    -0.105 r  design_1_i/top_0/U0/scol_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    design_1_i/top_0/U0/scol__0[7]
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/C
                         clock pessimism              0.250    -0.449    
                         clock uncertainty            0.180    -0.269    
    SLICE_X112Y109       FDSE (Hold_fdse_C_D)         0.134    -0.135    design_1_i/top_0/U0/scol_reg[7]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.336 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/Q
                         net (fo=1, routed)           0.116    -0.220    design_1_i/top_0/U0/cnt_dis/second_value[23]
    SLICE_X110Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X110Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/C
                         clock pessimism              0.247    -0.451    
                         clock uncertainty            0.180    -0.271    
    SLICE_X110Y106       FDRE (Hold_fdre_C_D)         0.019    -0.252    design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/sec_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/sec_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.527ns (75.082%)  route 0.175ns (24.918%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X112Y96        FDRE                                         r  design_1_i/top_0/U0/sec_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  design_1_i/top_0/U0/sec_cnt_reg[1]/Q
                         net (fo=2, routed)           0.174    -0.209    design_1_i/top_0/U0/sec_cnt[1]
    SLICE_X112Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.019 r  design_1_i/top_0/U0/sec_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.019    design_1_i/top_0/U0/sec_cnt0_carry_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.021 r  design_1_i/top_0/U0/sec_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.021    design_1_i/top_0/U0/sec_cnt0_carry__0_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.061 r  design_1_i/top_0/U0/sec_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.061    design_1_i/top_0/U0/sec_cnt0_carry__1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.101 r  design_1_i/top_0/U0/sec_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     0.102    design_1_i/top_0/U0/sec_cnt0_carry__2_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.155 r  design_1_i/top_0/U0/sec_cnt0_carry__3/O[0]
                         net (fo=1, routed)           0.000     0.155    design_1_i/top_0/U0/sec_cnt0_carry__3_n_7
    SLICE_X112Y100       FDRE                                         r  design_1_i/top_0/U0/sec_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.995    -0.697    design_1_i/top_0/U0/clk
    SLICE_X112Y100       FDRE                                         r  design_1_i/top_0/U0/sec_cnt_reg[17]/C
                         clock pessimism              0.504    -0.192    
                         clock uncertainty            0.180    -0.012    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.134     0.122    design_1_i/top_0/U0/sec_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[58]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.280ns (84.311%)  route 0.052ns (15.689%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X108Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDSE (Prop_fdse_C_Q)         0.164    -0.302 r  design_1_i/top_0/U0/display_buffer_reg[58]/Q
                         net (fo=1, routed)           0.052    -0.250    design_1_i/top_0/U0/data0[2]
    SLICE_X109Y109       LUT6 (Prop_lut6_I5_O)        0.045    -0.205 r  design_1_i/top_0/U0/scol[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    design_1_i/top_0/U0/scol[2]_i_2_n_0
    SLICE_X109Y109       MUXF7 (Prop_muxf7_I0_O)      0.071    -0.134 r  design_1_i/top_0/U0/scol_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    design_1_i/top_0/U0/scol__0[2]
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C
                         clock pessimism              0.249    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X109Y109       FDSE (Hold_fdse_C_D)         0.105    -0.168    design_1_i/top_0/U0/scol_reg[2]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X113Y111       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/animation/screen_buffer_reg[8]/Q
                         net (fo=1, routed)           0.136    -0.189    design_1_i/top_0/U0/animation/screen_buffer[8]
    SLICE_X113Y110       LUT6 (Prop_lut6_I5_O)        0.045    -0.144 r  design_1_i/top_0/U0/animation/display_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    design_1_i/top_0/U0/animation_n_36
    SLICE_X113Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.992    -0.700    design_1_i/top_0/U0/clk
    SLICE_X113Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[8]/C
                         clock pessimism              0.250    -0.450    
                         clock uncertainty            0.180    -0.270    
    SLICE_X113Y110       FDSE (Hold_fdse_C_D)         0.091    -0.179    design_1_i/top_0/U0/display_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.349%)  route 0.138ns (42.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/animation/clk
    SLICE_X113Y107       FDSE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDSE (Prop_fdse_C_Q)         0.141    -0.324 r  design_1_i/top_0/U0/animation/screen_buffer_reg[11]/Q
                         net (fo=1, routed)           0.138    -0.186    design_1_i/top_0/U0/animation/screen_buffer[11]
    SLICE_X110Y107       LUT4 (Prop_lut4_I0_O)        0.045    -0.141 r  design_1_i/top_0/U0/animation/display_buffer[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    design_1_i/top_0/U0/animation_n_34
    SLICE_X110Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X110Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[11]/C
                         clock pessimism              0.250    -0.449    
                         clock uncertainty            0.180    -0.269    
    SLICE_X110Y107       FDRE (Hold_fdre_C_D)         0.092    -0.177    design_1_i/top_0/U0/display_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.036    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       37.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.626ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.914ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.518ns (35.116%)  route 0.957ns (64.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.957     0.899    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y104       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 37.914    

Slack (MET) :             37.914ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.518ns (35.116%)  route 0.957ns (64.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.957     0.899    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y104       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 37.914    

Slack (MET) :             37.914ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.518ns (35.116%)  route 0.957ns (64.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.957     0.899    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y104       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 37.914    

Slack (MET) :             37.914ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.518ns (35.116%)  route 0.957ns (64.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.957     0.899    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y104       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 37.914    

Slack (MET) :             38.062ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (39.014%)  route 0.810ns (60.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.810     0.752    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 38.062    

Slack (MET) :             38.062ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (39.014%)  route 0.810ns (60.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.810     0.752    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 38.062    

Slack (MET) :             38.062ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (39.014%)  route 0.810ns (60.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.810     0.752    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 38.062    

Slack (MET) :             38.062ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (39.014%)  route 0.810ns (60.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.810     0.752    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 38.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.834%)  route 0.386ns (70.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.386     0.085    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.834%)  route 0.386ns (70.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.386     0.085    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.834%)  route 0.386ns (70.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.386     0.085    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.834%)  route 0.386ns (70.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.386     0.085    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.147%)  route 0.440ns (72.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.440     0.140    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y104       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.147%)  route 0.440ns (72.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.440     0.140    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y104       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.147%)  route 0.440ns (72.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.440     0.140    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y104       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.147%)  route 0.440ns (72.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.440     0.140    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y104       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.680    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       37.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.914ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.518ns (35.116%)  route 0.957ns (64.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.957     0.899    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y104       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 37.914    

Slack (MET) :             37.914ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.518ns (35.116%)  route 0.957ns (64.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.957     0.899    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y104       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 37.914    

Slack (MET) :             37.914ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.518ns (35.116%)  route 0.957ns (64.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.957     0.899    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y104       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 37.914    

Slack (MET) :             37.914ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.518ns (35.116%)  route 0.957ns (64.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.957     0.899    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y104       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 37.914    

Slack (MET) :             38.062ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (39.014%)  route 0.810ns (60.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.810     0.752    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 38.062    

Slack (MET) :             38.062ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (39.014%)  route 0.810ns (60.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.810     0.752    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 38.062    

Slack (MET) :             38.062ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (39.014%)  route 0.810ns (60.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.810     0.752    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 38.062    

Slack (MET) :             38.062ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (39.014%)  route 0.810ns (60.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.810     0.752    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 38.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.834%)  route 0.386ns (70.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.386     0.085    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.834%)  route 0.386ns (70.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.386     0.085    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.834%)  route 0.386ns (70.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.386     0.085    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.834%)  route 0.386ns (70.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.386     0.085    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.147%)  route 0.440ns (72.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.440     0.140    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y104       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.147%)  route 0.440ns (72.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.440     0.140    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y104       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.147%)  route 0.440ns (72.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.440     0.140    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y104       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.147%)  route 0.440ns (72.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.440     0.140    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y104       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.500    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.914ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.518ns (35.116%)  route 0.957ns (64.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.957     0.899    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y104       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 37.914    

Slack (MET) :             37.914ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.518ns (35.116%)  route 0.957ns (64.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.957     0.899    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y104       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 37.914    

Slack (MET) :             37.914ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.518ns (35.116%)  route 0.957ns (64.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.957     0.899    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y104       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 37.914    

Slack (MET) :             37.914ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.518ns (35.116%)  route 0.957ns (64.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.957     0.899    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y104       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 37.914    

Slack (MET) :             38.062ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (39.014%)  route 0.810ns (60.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.810     0.752    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 38.062    

Slack (MET) :             38.062ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (39.014%)  route 0.810ns (60.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.810     0.752    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 38.062    

Slack (MET) :             38.062ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (39.014%)  route 0.810ns (60.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.810     0.752    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 38.062    

Slack (MET) :             38.062ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (39.014%)  route 0.810ns (60.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.810     0.752    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 38.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.834%)  route 0.386ns (70.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.386     0.085    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.834%)  route 0.386ns (70.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.386     0.085    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.834%)  route 0.386ns (70.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.386     0.085    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.834%)  route 0.386ns (70.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.386     0.085    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.147%)  route 0.440ns (72.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.440     0.140    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y104       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.147%)  route 0.440ns (72.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.440     0.140    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y104       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.147%)  route 0.440ns (72.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.440     0.140    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y104       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.147%)  route 0.440ns (72.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.440     0.140    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y104       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.500    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.626ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.945ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.518ns (35.116%)  route 0.957ns (64.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.957     0.899    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.150    39.249    
    SLICE_X111Y104       FDCE (Recov_fdce_C_CLR)     -0.405    38.844    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 37.945    

Slack (MET) :             37.945ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.518ns (35.116%)  route 0.957ns (64.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.957     0.899    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.150    39.249    
    SLICE_X111Y104       FDCE (Recov_fdce_C_CLR)     -0.405    38.844    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 37.945    

Slack (MET) :             37.945ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.518ns (35.116%)  route 0.957ns (64.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.957     0.899    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.150    39.249    
    SLICE_X111Y104       FDCE (Recov_fdce_C_CLR)     -0.405    38.844    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 37.945    

Slack (MET) :             37.945ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.518ns (35.116%)  route 0.957ns (64.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.957     0.899    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.150    39.249    
    SLICE_X111Y104       FDCE (Recov_fdce_C_CLR)     -0.405    38.844    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 37.945    

Slack (MET) :             38.092ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (39.014%)  route 0.810ns (60.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.810     0.752    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.150    39.249    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.844    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 38.092    

Slack (MET) :             38.092ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (39.014%)  route 0.810ns (60.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.810     0.752    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.150    39.249    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.844    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 38.092    

Slack (MET) :             38.092ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (39.014%)  route 0.810ns (60.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.810     0.752    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.150    39.249    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.844    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 38.092    

Slack (MET) :             38.092ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (39.014%)  route 0.810ns (60.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    -0.058 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.810     0.752    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.150    39.249    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.844    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 38.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.834%)  route 0.386ns (70.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.386     0.085    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.834%)  route 0.386ns (70.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.386     0.085    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.834%)  route 0.386ns (70.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.386     0.085    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.834%)  route 0.386ns (70.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.386     0.085    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.147%)  route 0.440ns (72.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.440     0.140    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y104       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.147%)  route 0.440ns (72.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.440     0.140    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y104       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.147%)  route 0.440ns (72.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.440     0.140    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y104       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.147%)  route 0.440ns (72.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.300 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.440     0.140    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y104       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y104       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.680    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.740ns  (logic 4.039ns (34.408%)  route 7.701ns (65.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y107       FDSE (Prop_fdse_C_Q)         0.456    -0.123 r  design_1_i/top_0/U0/scol_reg[6]/Q
                         net (fo=1, routed)           7.701     7.578    col_OBUF[6]
    Y8                   OBUF (Prop_obuf_I_O)         3.583    11.161 r  col_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.161    col[6]
    Y8                                                                r  col[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.562ns  (logic 4.146ns (35.860%)  route 7.416ns (64.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X108Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y107       FDSE (Prop_fdse_C_Q)         0.518    -0.061 r  design_1_i/top_0/U0/scol_reg[4]/Q
                         net (fo=1, routed)           7.416     7.355    col_OBUF[4]
    U7                   OBUF (Prop_obuf_I_O)         3.628    10.984 r  col_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.984    col[4]
    U7                                                                r  col[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.501ns  (logic 3.976ns (34.574%)  route 7.525ns (65.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X111Y95        FDRE                                         r  design_1_i/top_0/U0/srow_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           7.525     7.213    lopt
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.733 r  row_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.733    row[0]
    V6                                                                r  row[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.076ns  (logic 4.009ns (36.199%)  route 7.067ns (63.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X110Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           7.067     6.755    lopt_3
    Y6                   OBUF (Prop_obuf_I_O)         3.553    10.308 r  row_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.308    row[3]
    Y6                                                                r  row[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.870ns  (logic 4.027ns (37.046%)  route 6.843ns (62.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y107       FDSE (Prop_fdse_C_Q)         0.456    -0.123 r  design_1_i/top_0/U0/scol_reg[5]/Q
                         net (fo=1, routed)           6.843     6.720    col_OBUF[5]
    W9                   OBUF (Prop_obuf_I_O)         3.571    10.291 r  col_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.291    col[5]
    W9                                                                r  col[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.576ns  (logic 4.077ns (38.549%)  route 6.499ns (61.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.053    -0.580    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDSE (Prop_fdse_C_Q)         0.456    -0.124 r  design_1_i/top_0/U0/scol_reg[1]/Q
                         net (fo=1, routed)           6.499     6.375    col_OBUF[1]
    V7                   OBUF (Prop_obuf_I_O)         3.621     9.996 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.996    col[1]
    V7                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.516ns  (logic 4.118ns (39.163%)  route 6.397ns (60.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X108Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y107       FDSE (Prop_fdse_C_Q)         0.518    -0.061 r  design_1_i/top_0/U0/scol_reg[3]/Q
                         net (fo=1, routed)           6.397     6.337    col_OBUF[3]
    Y9                   OBUF (Prop_obuf_I_O)         3.600     9.937 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.937    col[3]
    Y9                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.937ns  (logic 4.042ns (58.267%)  route 2.895ns (41.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDSE (Prop_fdse_C_Q)         0.518    -0.060 r  design_1_i/top_0/U0/scol_reg[7]/Q
                         net (fo=1, routed)           2.895     2.835    col_OBUF[7]
    B19                  OBUF (Prop_obuf_I_O)         3.524     6.359 r  col_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.359    col[7]
    B19                                                               r  col[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 3.998ns (56.154%)  route 3.121ns (43.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X111Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.121     2.810    lopt_2
    W19                  OBUF (Prop_obuf_I_O)         3.542     6.351 r  row_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.351    row[2]
    W19                                                               r  row[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.923ns  (logic 3.983ns (57.534%)  route 2.940ns (42.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.053    -0.580    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDSE (Prop_fdse_C_Q)         0.456    -0.124 r  design_1_i/top_0/U0/scol_reg[2]/Q
                         net (fo=1, routed)           2.940     2.816    col_OBUF[2]
    C20                  OBUF (Prop_obuf_I_O)         3.527     6.343 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.343    col[2]
    C20                                                               r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.463ns (81.057%)  route 0.342ns (18.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.128    -0.336 r  design_1_i/top_0/U0/pre_leds_reg[3]/Q
                         net (fo=2, routed)           0.342     0.006    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.335     1.341 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.341    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.465ns (76.682%)  route 0.445ns (23.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y95        FDRE                                         r  design_1_i/top_0/U0/srow_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.445     0.040    lopt_6
    Y16                  OBUF (Prop_obuf_I_O)         1.324     1.364 r  row_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.364    row[6]
    Y16                                                               r  row[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.414ns (76.906%)  route 0.425ns (23.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  design_1_i/top_0/U0/pre_leds_reg[2]/Q
                         net (fo=3, routed)           0.425     0.101    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     1.374 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.374    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.463ns (74.793%)  route 0.493ns (25.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.493     0.087    lopt_4
    Y17                  OBUF (Prop_obuf_I_O)         1.322     1.409 r  row_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.409    row[4]
    Y17                                                               r  row[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.372ns (72.642%)  route 0.517ns (27.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.719    -0.463    design_1_i/top_0/U0/clk
    SLICE_X113Y100       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  design_1_i/top_0/U0/pre_leds_reg[0]/Q
                         net (fo=5, routed)           0.517     0.194    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     1.425 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.425    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.440ns (72.574%)  route 0.544ns (27.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.719    -0.463    design_1_i/top_0/U0/clk
    SLICE_X113Y100       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDRE (Prop_fdre_C_Q)         0.128    -0.335 r  design_1_i/top_0/U0/pre_leds_reg[1]/Q
                         net (fo=4, routed)           0.544     0.209    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.312     1.521 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.521    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.387ns (64.735%)  route 0.756ns (35.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y94        FDRE                                         r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.756     0.350    lopt_5
    W18                  OBUF (Prop_obuf_I_O)         1.246     1.596 r  row_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.596    row[5]
    W18                                                               r  row[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.397ns (66.076%)  route 0.717ns (33.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDSE (Prop_fdse_C_Q)         0.164    -0.301 r  design_1_i/top_0/U0/scol_reg[0]/Q
                         net (fo=1, routed)           0.717     0.416    col_OBUF[0]
    A20                  OBUF (Prop_obuf_I_O)         1.233     1.649 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.649    col[0]
    A20                                                               r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.421ns (64.691%)  route 0.776ns (35.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X111Y95        FDRE                                         r  design_1_i/top_0/U0/srow_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.776     0.370    lopt_1
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.650 r  row_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.650    row[1]
    Y18                                                               r  row[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.415ns (61.950%)  route 0.869ns (38.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y95        FDRE                                         r  design_1_i/top_0/U0/srow_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.869     0.463    lopt_7
    Y19                  OBUF (Prop_obuf_I_O)         1.274     1.737 r  row_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.737    row[7]
    Y19                                                               r  row[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.740ns  (logic 4.039ns (34.408%)  route 7.701ns (65.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y107       FDSE (Prop_fdse_C_Q)         0.456    -0.123 r  design_1_i/top_0/U0/scol_reg[6]/Q
                         net (fo=1, routed)           7.701     7.578    col_OBUF[6]
    Y8                   OBUF (Prop_obuf_I_O)         3.583    11.161 r  col_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.161    col[6]
    Y8                                                                r  col[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.562ns  (logic 4.146ns (35.860%)  route 7.416ns (64.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X108Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y107       FDSE (Prop_fdse_C_Q)         0.518    -0.061 r  design_1_i/top_0/U0/scol_reg[4]/Q
                         net (fo=1, routed)           7.416     7.355    col_OBUF[4]
    U7                   OBUF (Prop_obuf_I_O)         3.628    10.984 r  col_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.984    col[4]
    U7                                                                r  col[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.501ns  (logic 3.976ns (34.574%)  route 7.525ns (65.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X111Y95        FDRE                                         r  design_1_i/top_0/U0/srow_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           7.525     7.213    lopt
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.733 r  row_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.733    row[0]
    V6                                                                r  row[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.076ns  (logic 4.009ns (36.199%)  route 7.067ns (63.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X110Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           7.067     6.755    lopt_3
    Y6                   OBUF (Prop_obuf_I_O)         3.553    10.308 r  row_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.308    row[3]
    Y6                                                                r  row[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.870ns  (logic 4.027ns (37.046%)  route 6.843ns (62.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y107       FDSE (Prop_fdse_C_Q)         0.456    -0.123 r  design_1_i/top_0/U0/scol_reg[5]/Q
                         net (fo=1, routed)           6.843     6.720    col_OBUF[5]
    W9                   OBUF (Prop_obuf_I_O)         3.571    10.291 r  col_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.291    col[5]
    W9                                                                r  col[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.576ns  (logic 4.077ns (38.549%)  route 6.499ns (61.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.053    -0.580    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDSE (Prop_fdse_C_Q)         0.456    -0.124 r  design_1_i/top_0/U0/scol_reg[1]/Q
                         net (fo=1, routed)           6.499     6.375    col_OBUF[1]
    V7                   OBUF (Prop_obuf_I_O)         3.621     9.996 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.996    col[1]
    V7                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.516ns  (logic 4.118ns (39.163%)  route 6.397ns (60.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X108Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y107       FDSE (Prop_fdse_C_Q)         0.518    -0.061 r  design_1_i/top_0/U0/scol_reg[3]/Q
                         net (fo=1, routed)           6.397     6.337    col_OBUF[3]
    Y9                   OBUF (Prop_obuf_I_O)         3.600     9.937 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.937    col[3]
    Y9                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.937ns  (logic 4.042ns (58.267%)  route 2.895ns (41.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDSE (Prop_fdse_C_Q)         0.518    -0.060 r  design_1_i/top_0/U0/scol_reg[7]/Q
                         net (fo=1, routed)           2.895     2.835    col_OBUF[7]
    B19                  OBUF (Prop_obuf_I_O)         3.524     6.359 r  col_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.359    col[7]
    B19                                                               r  col[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 3.998ns (56.154%)  route 3.121ns (43.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X111Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.121     2.810    lopt_2
    W19                  OBUF (Prop_obuf_I_O)         3.542     6.351 r  row_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.351    row[2]
    W19                                                               r  row[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.923ns  (logic 3.983ns (57.534%)  route 2.940ns (42.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.053    -0.580    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDSE (Prop_fdse_C_Q)         0.456    -0.124 r  design_1_i/top_0/U0/scol_reg[2]/Q
                         net (fo=1, routed)           2.940     2.816    col_OBUF[2]
    C20                  OBUF (Prop_obuf_I_O)         3.527     6.343 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.343    col[2]
    C20                                                               r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.463ns (81.057%)  route 0.342ns (18.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.128    -0.336 r  design_1_i/top_0/U0/pre_leds_reg[3]/Q
                         net (fo=2, routed)           0.342     0.006    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.335     1.341 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.341    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.465ns (76.682%)  route 0.445ns (23.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y95        FDRE                                         r  design_1_i/top_0/U0/srow_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.445     0.040    lopt_6
    Y16                  OBUF (Prop_obuf_I_O)         1.324     1.364 r  row_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.364    row[6]
    Y16                                                               r  row[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.414ns (76.906%)  route 0.425ns (23.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  design_1_i/top_0/U0/pre_leds_reg[2]/Q
                         net (fo=3, routed)           0.425     0.101    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     1.374 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.374    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.463ns (74.793%)  route 0.493ns (25.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.493     0.087    lopt_4
    Y17                  OBUF (Prop_obuf_I_O)         1.322     1.409 r  row_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.409    row[4]
    Y17                                                               r  row[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.372ns (72.642%)  route 0.517ns (27.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.719    -0.463    design_1_i/top_0/U0/clk
    SLICE_X113Y100       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  design_1_i/top_0/U0/pre_leds_reg[0]/Q
                         net (fo=5, routed)           0.517     0.194    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     1.425 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.425    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.440ns (72.574%)  route 0.544ns (27.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.719    -0.463    design_1_i/top_0/U0/clk
    SLICE_X113Y100       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDRE (Prop_fdre_C_Q)         0.128    -0.335 r  design_1_i/top_0/U0/pre_leds_reg[1]/Q
                         net (fo=4, routed)           0.544     0.209    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.312     1.521 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.521    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.387ns (64.735%)  route 0.756ns (35.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y94        FDRE                                         r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.756     0.350    lopt_5
    W18                  OBUF (Prop_obuf_I_O)         1.246     1.596 r  row_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.596    row[5]
    W18                                                               r  row[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.397ns (66.076%)  route 0.717ns (33.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDSE (Prop_fdse_C_Q)         0.164    -0.301 r  design_1_i/top_0/U0/scol_reg[0]/Q
                         net (fo=1, routed)           0.717     0.416    col_OBUF[0]
    A20                  OBUF (Prop_obuf_I_O)         1.233     1.649 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.649    col[0]
    A20                                                               r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.421ns (64.691%)  route 0.776ns (35.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X111Y95        FDRE                                         r  design_1_i/top_0/U0/srow_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.776     0.370    lopt_1
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.650 r  row_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.650    row[1]
    Y18                                                               r  row[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.415ns (61.950%)  route 0.869ns (38.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y95        FDRE                                         r  design_1_i/top_0/U0/srow_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.869     0.463    lopt_7
    Y19                  OBUF (Prop_obuf_I_O)         1.274     1.737 r  row_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.737    row[7]
    Y19                                                               r  row[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.464ns  (logic 0.029ns (1.981%)  route 1.435ns (98.019%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    U18                                               0.000    25.000 f  sysclk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454    25.454 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.231    22.703 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.576    23.279    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.308 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.859    24.167    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.412ns  (logic 0.091ns (2.667%)  route 3.321ns (97.333%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.596    -1.498    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.464ns  (logic 0.029ns (1.981%)  route 1.435ns (98.019%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 fall edge)
                                                     25.000    25.000 f  
    U18                                               0.000    25.000 f  sysclk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454    25.454 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.231    22.703 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.576    23.279    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.308 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.859    24.167    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.412ns  (logic 0.091ns (2.667%)  route 3.321ns (97.333%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.596    -1.498    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.979ns  (logic 1.587ns (31.883%)  route 3.391ns (68.117%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I0_O)        0.124     3.052 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           1.927     4.979    design_1_i/top_0/U0/scol_n_0
    SLICE_X108Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    -1.238    design_1_i/top_0/U0/clk
    SLICE_X108Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.979ns  (logic 1.587ns (31.883%)  route 3.391ns (68.117%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I0_O)        0.124     3.052 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           1.927     4.979    design_1_i/top_0/U0/scol_n_0
    SLICE_X108Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    -1.238    design_1_i/top_0/U0/clk
    SLICE_X108Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.979ns  (logic 1.587ns (31.883%)  route 3.391ns (68.117%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I0_O)        0.124     3.052 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           1.927     4.979    design_1_i/top_0/U0/scol_n_0
    SLICE_X109Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    -1.238    design_1_i/top_0/U0/clk
    SLICE_X109Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.979ns  (logic 1.587ns (31.883%)  route 3.391ns (68.117%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I0_O)        0.124     3.052 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           1.927     4.979    design_1_i/top_0/U0/scol_n_0
    SLICE_X109Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    -1.238    design_1_i/top_0/U0/clk
    SLICE_X109Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.678ns  (logic 1.587ns (33.934%)  route 3.090ns (66.066%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I0_O)        0.124     3.052 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           1.626     4.678    design_1_i/top_0/U0/scol_n_0
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    -1.239    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.678ns  (logic 1.587ns (33.934%)  route 3.090ns (66.066%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I0_O)        0.124     3.052 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           1.626     4.678    design_1_i/top_0/U0/scol_n_0
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    -1.239    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.490ns  (logic 1.587ns (35.356%)  route 2.902ns (64.644%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I0_O)        0.124     3.052 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           1.438     4.490    design_1_i/top_0/U0/scol_n_0
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    -1.236    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.490ns  (logic 1.587ns (35.356%)  route 2.902ns (64.644%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I0_O)        0.124     3.052 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           1.438     4.490    design_1_i/top_0/U0/scol_n_0
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    -1.236    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.320ns (25.950%)  route 0.914ns (74.050%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           0.592     1.234    design_1_i/top_0/U0/scol_n_0
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[0]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.320ns (25.950%)  route 0.914ns (74.050%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           0.592     1.234    design_1_i/top_0/U0/scol_n_0
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.320ns (25.113%)  route 0.955ns (74.887%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           0.633     1.275    design_1_i/top_0/U0/scol_n_0
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.320ns (25.113%)  route 0.955ns (74.887%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           0.633     1.275    design_1_i/top_0/U0/scol_n_0
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.320ns (22.519%)  route 1.102ns (77.481%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           0.780     1.422    design_1_i/top_0/U0/scol_n_0
    SLICE_X108Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X108Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[3]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.320ns (22.519%)  route 1.102ns (77.481%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           0.780     1.422    design_1_i/top_0/U0/scol_n_0
    SLICE_X108Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X108Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.320ns (22.519%)  route 1.102ns (77.481%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           0.780     1.422    design_1_i/top_0/U0/scol_n_0
    SLICE_X109Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X109Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.320ns (22.519%)  route 1.102ns (77.481%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           0.780     1.422    design_1_i/top_0/U0/scol_n_0
    SLICE_X109Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X109Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.979ns  (logic 1.587ns (31.883%)  route 3.391ns (68.117%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I0_O)        0.124     3.052 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           1.927     4.979    design_1_i/top_0/U0/scol_n_0
    SLICE_X108Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    -1.238    design_1_i/top_0/U0/clk
    SLICE_X108Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.979ns  (logic 1.587ns (31.883%)  route 3.391ns (68.117%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I0_O)        0.124     3.052 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           1.927     4.979    design_1_i/top_0/U0/scol_n_0
    SLICE_X108Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    -1.238    design_1_i/top_0/U0/clk
    SLICE_X108Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.979ns  (logic 1.587ns (31.883%)  route 3.391ns (68.117%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I0_O)        0.124     3.052 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           1.927     4.979    design_1_i/top_0/U0/scol_n_0
    SLICE_X109Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    -1.238    design_1_i/top_0/U0/clk
    SLICE_X109Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.979ns  (logic 1.587ns (31.883%)  route 3.391ns (68.117%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I0_O)        0.124     3.052 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           1.927     4.979    design_1_i/top_0/U0/scol_n_0
    SLICE_X109Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    -1.238    design_1_i/top_0/U0/clk
    SLICE_X109Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.678ns  (logic 1.587ns (33.934%)  route 3.090ns (66.066%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I0_O)        0.124     3.052 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           1.626     4.678    design_1_i/top_0/U0/scol_n_0
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    -1.239    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.678ns  (logic 1.587ns (33.934%)  route 3.090ns (66.066%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I0_O)        0.124     3.052 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           1.626     4.678    design_1_i/top_0/U0/scol_n_0
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    -1.239    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.490ns  (logic 1.587ns (35.356%)  route 2.902ns (64.644%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I0_O)        0.124     3.052 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           1.438     4.490    design_1_i/top_0/U0/scol_n_0
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    -1.236    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.490ns  (logic 1.587ns (35.356%)  route 2.902ns (64.644%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I0_O)        0.124     3.052 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           1.438     4.490    design_1_i/top_0/U0/scol_n_0
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    -1.236    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.320ns (25.950%)  route 0.914ns (74.050%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           0.592     1.234    design_1_i/top_0/U0/scol_n_0
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[0]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.320ns (25.950%)  route 0.914ns (74.050%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           0.592     1.234    design_1_i/top_0/U0/scol_n_0
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.320ns (25.113%)  route 0.955ns (74.887%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           0.633     1.275    design_1_i/top_0/U0/scol_n_0
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.320ns (25.113%)  route 0.955ns (74.887%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           0.633     1.275    design_1_i/top_0/U0/scol_n_0
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.320ns (22.519%)  route 1.102ns (77.481%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           0.780     1.422    design_1_i/top_0/U0/scol_n_0
    SLICE_X108Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X108Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[3]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.320ns (22.519%)  route 1.102ns (77.481%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           0.780     1.422    design_1_i/top_0/U0/scol_n_0
    SLICE_X108Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X108Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.320ns (22.519%)  route 1.102ns (77.481%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           0.780     1.422    design_1_i/top_0/U0/scol_n_0
    SLICE_X109Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X109Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.320ns (22.519%)  route 1.102ns (77.481%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/scol/O
                         net (fo=8, routed)           0.780     1.422    design_1_i/top_0/U0/scol_n_0
    SLICE_X109Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X109Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[6]/C





