Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 12 14:29:55 2021
| Host         : LVCS-Air14Plus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_wrapper_timing_summary_routed.rpt -rpx TOP_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.372        0.000                      0                10133        0.077        0.000                      0                10133        8.870        0.000                       0                  3512  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 10.000}       20.000          50.000          
clk_fpga_1  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         14.372        0.000                      0                 5451        0.077        0.000                      0                 5451        8.870        0.000                       0                  2061  
clk_fpga_1        966.164        0.000                      0                 4682        0.123        0.000                      0                 4682      499.500        0.000                       0                  1451  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.372ns  (required time - arrival time)
  Source:                 TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 1.347ns (26.265%)  route 3.781ns (73.735%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 22.372 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        1.431     2.510    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X28Y95         FDRE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.379     2.889 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/Q
                         net (fo=46, routed)          0.665     3.554    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X28Y92         LUT2 (Prop_lut2_I0_O)        0.105     3.659 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=7, routed)           0.348     4.007    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.108     4.115 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           1.027     5.142    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.270     5.412 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr[0]_i_2__0/O
                         net (fo=14, routed)          0.593     6.005    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr_reg[0]
    SLICE_X40Y99         LUT6 (Prop_lut6_I0_O)        0.275     6.280 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_5/O
                         net (fo=1, routed)           0.223     6.503    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_5_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I0_O)        0.105     6.608 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_4/O
                         net (fo=5, routed)           0.430     7.038    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_4_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I5_O)        0.105     7.143 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_1/O
                         net (fo=5, routed)           0.496     7.638    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice_n_7
    SLICE_X41Y100        FDSE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        1.390    22.372    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X41Y100        FDSE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[0]/C
                         clock pessimism              0.109    22.481    
                         clock uncertainty           -0.302    22.179    
    SLICE_X41Y100        FDSE (Setup_fdse_C_CE)      -0.168    22.011    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[0]
  -------------------------------------------------------------------
                         required time                         22.011    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                 14.372    

Slack (MET) :             14.372ns  (required time - arrival time)
  Source:                 TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 1.347ns (26.265%)  route 3.781ns (73.735%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 22.372 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        1.431     2.510    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X28Y95         FDRE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.379     2.889 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/Q
                         net (fo=46, routed)          0.665     3.554    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X28Y92         LUT2 (Prop_lut2_I0_O)        0.105     3.659 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=7, routed)           0.348     4.007    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.108     4.115 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           1.027     5.142    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.270     5.412 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr[0]_i_2__0/O
                         net (fo=14, routed)          0.593     6.005    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr_reg[0]
    SLICE_X40Y99         LUT6 (Prop_lut6_I0_O)        0.275     6.280 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_5/O
                         net (fo=1, routed)           0.223     6.503    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_5_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I0_O)        0.105     6.608 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_4/O
                         net (fo=5, routed)           0.430     7.038    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_4_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I5_O)        0.105     7.143 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_1/O
                         net (fo=5, routed)           0.496     7.638    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice_n_7
    SLICE_X41Y100        FDSE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        1.390    22.372    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X41Y100        FDSE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[1]/C
                         clock pessimism              0.109    22.481    
                         clock uncertainty           -0.302    22.179    
    SLICE_X41Y100        FDSE (Setup_fdse_C_CE)      -0.168    22.011    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[1]
  -------------------------------------------------------------------
                         required time                         22.011    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                 14.372    

Slack (MET) :             14.410ns  (required time - arrival time)
  Source:                 TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.347ns (26.834%)  route 3.673ns (73.166%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        1.431     2.510    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X28Y95         FDRE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.379     2.889 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/Q
                         net (fo=46, routed)          0.665     3.554    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X28Y92         LUT2 (Prop_lut2_I0_O)        0.105     3.659 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=7, routed)           0.348     4.007    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.108     4.115 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           1.027     5.142    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.270     5.412 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr[0]_i_2__0/O
                         net (fo=14, routed)          0.593     6.005    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr_reg[0]
    SLICE_X40Y99         LUT6 (Prop_lut6_I0_O)        0.275     6.280 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_5/O
                         net (fo=1, routed)           0.223     6.503    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_5_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I0_O)        0.105     6.608 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_4/O
                         net (fo=5, routed)           0.430     7.038    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_4_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I5_O)        0.105     7.143 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_1/O
                         net (fo=5, routed)           0.387     7.530    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice_n_7
    SLICE_X41Y99         FDSE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        1.235    22.218    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X41Y99         FDSE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[2]/C
                         clock pessimism              0.192    22.410    
                         clock uncertainty           -0.302    22.108    
    SLICE_X41Y99         FDSE (Setup_fdse_C_CE)      -0.168    21.940    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[2]
  -------------------------------------------------------------------
                         required time                         21.940    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                 14.410    

Slack (MET) :             14.410ns  (required time - arrival time)
  Source:                 TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.347ns (26.834%)  route 3.673ns (73.166%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        1.431     2.510    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X28Y95         FDRE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.379     2.889 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/Q
                         net (fo=46, routed)          0.665     3.554    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X28Y92         LUT2 (Prop_lut2_I0_O)        0.105     3.659 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=7, routed)           0.348     4.007    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.108     4.115 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           1.027     5.142    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.270     5.412 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr[0]_i_2__0/O
                         net (fo=14, routed)          0.593     6.005    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr_reg[0]
    SLICE_X40Y99         LUT6 (Prop_lut6_I0_O)        0.275     6.280 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_5/O
                         net (fo=1, routed)           0.223     6.503    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_5_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I0_O)        0.105     6.608 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_4/O
                         net (fo=5, routed)           0.430     7.038    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_4_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I5_O)        0.105     7.143 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_1/O
                         net (fo=5, routed)           0.387     7.530    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice_n_7
    SLICE_X41Y99         FDSE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        1.235    22.218    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X41Y99         FDSE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[3]/C
                         clock pessimism              0.192    22.410    
                         clock uncertainty           -0.302    22.108    
    SLICE_X41Y99         FDSE (Setup_fdse_C_CE)      -0.168    21.940    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[3]
  -------------------------------------------------------------------
                         required time                         21.940    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                 14.410    

Slack (MET) :             14.410ns  (required time - arrival time)
  Source:                 TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.347ns (26.834%)  route 3.673ns (73.166%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        1.431     2.510    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X28Y95         FDRE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.379     2.889 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/Q
                         net (fo=46, routed)          0.665     3.554    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X28Y92         LUT2 (Prop_lut2_I0_O)        0.105     3.659 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=7, routed)           0.348     4.007    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.108     4.115 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           1.027     5.142    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.270     5.412 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr[0]_i_2__0/O
                         net (fo=14, routed)          0.593     6.005    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr_reg[0]
    SLICE_X40Y99         LUT6 (Prop_lut6_I0_O)        0.275     6.280 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_5/O
                         net (fo=1, routed)           0.223     6.503    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_5_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I0_O)        0.105     6.608 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_4/O
                         net (fo=5, routed)           0.430     7.038    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_4_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I5_O)        0.105     7.143 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_1/O
                         net (fo=5, routed)           0.387     7.530    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice_n_7
    SLICE_X41Y99         FDSE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        1.235    22.218    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X41Y99         FDSE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[4]/C
                         clock pessimism              0.192    22.410    
                         clock uncertainty           -0.302    22.108    
    SLICE_X41Y99         FDSE (Setup_fdse_C_CE)      -0.168    21.940    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[4]
  -------------------------------------------------------------------
                         required time                         21.940    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                 14.410    

Slack (MET) :             14.816ns  (required time - arrival time)
  Source:                 TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 1.242ns (26.219%)  route 3.495ns (73.781%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 22.217 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        1.431     2.510    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X28Y95         FDRE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.379     2.889 f  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/Q
                         net (fo=46, routed)          0.665     3.554    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X28Y92         LUT2 (Prop_lut2_I0_O)        0.105     3.659 f  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=7, routed)           0.348     4.007    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.108     4.115 f  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           1.027     5.142    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.270     5.412 f  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr[0]_i_2__0/O
                         net (fo=14, routed)          0.538     5.949    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/state_reg[s_ready_i]
    SLICE_X45Y99         LUT5 (Prop_lut5_I4_O)        0.275     6.224 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[4]_i_4__1/O
                         net (fo=4, routed)           0.489     6.714    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[4]_i_4__1_n_0
    SLICE_X44Y98         LUT5 (Prop_lut5_I2_O)        0.105     6.819 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[2]_i_1__2/O
                         net (fo=1, routed)           0.428     7.247    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[2]_i_1__2_n_0
    SLICE_X44Y98         FDSE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        1.234    22.217    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X44Y98         FDSE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/C
                         clock pessimism              0.192    22.409    
                         clock uncertainty           -0.302    22.107    
    SLICE_X44Y98         FDSE (Setup_fdse_C_D)       -0.044    22.063    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.063    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                 14.816    

Slack (MET) :             14.825ns  (required time - arrival time)
  Source:                 TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.347ns (27.624%)  route 3.529ns (72.376%))
  Logic Levels:           6  (LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 22.372 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        1.431     2.510    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X28Y95         FDRE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.379     2.889 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/Q
                         net (fo=46, routed)          0.665     3.554    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X28Y92         LUT2 (Prop_lut2_I0_O)        0.105     3.659 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=7, routed)           0.348     4.007    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.108     4.115 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           1.027     5.142    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.270     5.412 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr[0]_i_2__0/O
                         net (fo=14, routed)          0.593     6.005    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr_reg[0]
    SLICE_X40Y99         LUT6 (Prop_lut6_I0_O)        0.275     6.280 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_5/O
                         net (fo=1, routed)           0.223     6.503    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_5_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I0_O)        0.105     6.608 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_4/O
                         net (fo=5, routed)           0.673     7.281    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_4_n_0
    SLICE_X41Y100        LUT3 (Prop_lut3_I1_O)        0.105     7.386 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[1]_i_1/O
                         net (fo=1, routed)           0.000     7.386    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice_n_5
    SLICE_X41Y100        FDSE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        1.390    22.372    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X41Y100        FDSE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[1]/C
                         clock pessimism              0.109    22.481    
                         clock uncertainty           -0.302    22.179    
    SLICE_X41Y100        FDSE (Setup_fdse_C_D)        0.032    22.211    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[1]
  -------------------------------------------------------------------
                         required time                         22.211    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                 14.825    

Slack (MET) :             15.005ns  (required time - arrival time)
  Source:                 TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[182]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.989ns (21.896%)  route 3.528ns (78.104%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 22.371 - 20.000 ) 
    Source Clock Delay      (SCD):    2.462ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        1.383     2.462    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X32Y84         FDRE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.433     2.895 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1126]/Q
                         net (fo=16, routed)          2.484     5.379    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1144]_0[28]
    SLICE_X43Y101        LUT4 (Prop_lut4_I0_O)        0.105     5.484 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[184]_i_4__0/O
                         net (fo=1, routed)           0.000     5.484    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[184]_i_4__0_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     5.671 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[184]_i_1__0/O[1]
                         net (fo=2, routed)           0.660     6.331    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/conv_aruser_i[cascade][last_offset][3]
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.264     6.595 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i_/m_vector_i[182]_i_1/O
                         net (fo=1, routed)           0.384     6.979    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i_/m_vector_i[182]_i_1_n_0
    SLICE_X45Y101        FDRE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[182]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        1.389    22.371    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X45Y101        FDRE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[182]/C
                         clock pessimism              0.109    22.480    
                         clock uncertainty           -0.302    22.178    
    SLICE_X45Y101        FDRE (Setup_fdre_C_D)       -0.194    21.984    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[182]
  -------------------------------------------------------------------
                         required time                         21.984    
                         arrival time                          -6.979    
  -------------------------------------------------------------------
                         slack                                 15.005    

Slack (MET) :             15.049ns  (required time - arrival time)
  Source:                 TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.347ns (29.418%)  route 3.232ns (70.582%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        1.431     2.510    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X28Y95         FDRE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.379     2.889 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/Q
                         net (fo=46, routed)          0.665     3.554    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X28Y92         LUT2 (Prop_lut2_I0_O)        0.105     3.659 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=7, routed)           0.348     4.007    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.108     4.115 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           1.027     5.142    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.270     5.412 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr[0]_i_2__0/O
                         net (fo=14, routed)          0.593     6.005    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr_reg[0]
    SLICE_X40Y99         LUT6 (Prop_lut6_I0_O)        0.275     6.280 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_5/O
                         net (fo=1, routed)           0.223     6.503    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_5_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I0_O)        0.105     6.608 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_4/O
                         net (fo=5, routed)           0.376     6.984    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_4_n_0
    SLICE_X41Y99         LUT4 (Prop_lut4_I0_O)        0.105     7.089 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[2]_i_1/O
                         net (fo=1, routed)           0.000     7.089    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice_n_4
    SLICE_X41Y99         FDSE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        1.235    22.218    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X41Y99         FDSE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[2]/C
                         clock pessimism              0.192    22.410    
                         clock uncertainty           -0.302    22.108    
    SLICE_X41Y99         FDSE (Setup_fdse_C_D)        0.030    22.138    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[2]
  -------------------------------------------------------------------
                         required time                         22.138    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                 15.049    

Slack (MET) :             15.085ns  (required time - arrival time)
  Source:                 TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 1.350ns (29.464%)  route 3.232ns (70.536%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        1.431     2.510    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X28Y95         FDRE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.379     2.889 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/Q
                         net (fo=46, routed)          0.665     3.554    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X28Y92         LUT2 (Prop_lut2_I0_O)        0.105     3.659 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=7, routed)           0.348     4.007    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.108     4.115 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           1.027     5.142    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.270     5.412 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr[0]_i_2__0/O
                         net (fo=14, routed)          0.593     6.005    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr_reg[0]
    SLICE_X40Y99         LUT6 (Prop_lut6_I0_O)        0.275     6.280 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_5/O
                         net (fo=1, routed)           0.223     6.503    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_5_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I0_O)        0.105     6.608 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_4/O
                         net (fo=5, routed)           0.376     6.984    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[4]_i_4_n_0
    SLICE_X41Y99         LUT5 (Prop_lut5_I1_O)        0.108     7.092 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[3]_i_1/O
                         net (fo=1, routed)           0.000     7.092    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice_n_3
    SLICE_X41Y99         FDSE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        1.235    22.218    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X41Y99         FDSE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[3]/C
                         clock pessimism              0.192    22.410    
                         clock uncertainty           -0.302    22.108    
    SLICE_X41Y99         FDSE (Setup_fdse_C_D)        0.069    22.177    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[3]
  -------------------------------------------------------------------
                         required time                         22.177    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                 15.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1069]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TOP_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        0.639     0.975    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X41Y102        FDRE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1069]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1069]/Q
                         net (fo=1, routed)           0.098     1.214    TOP_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X42Y103        RAMD32                                       r  TOP_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        0.910     1.276    TOP_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X42Y103        RAMD32                                       r  TOP_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.286     0.990    
    SLICE_X42Y103        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.137    TOP_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.888%)  route 0.332ns (64.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        0.557     0.893    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X45Y99         FDRE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[0]/Q
                         net (fo=14, routed)          0.332     1.366    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg_n_0_[0]
    SLICE_X45Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.411 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.411    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[1]_i_1__1_n_0
    SLICE_X45Y100        FDSE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        0.911     1.277    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X45Y100        FDSE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDSE (Hold_fdse_C_D)         0.091     1.333    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1063]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[182]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.315ns (59.429%)  route 0.215ns (40.571%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        0.557     0.893    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X36Y98         FDRE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1063]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1063]/Q
                         net (fo=7, routed)           0.215     1.272    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_araddr[2]
    SLICE_X43Y101        LUT4 (Prop_lut4_I3_O)        0.045     1.317 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[184]_i_5__0/O
                         net (fo=1, routed)           0.000     1.317    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[184]_i_5__0_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.423 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[184]_i_1__0/O[1]
                         net (fo=2, routed)           0.000     1.423    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/conv_aruser_i[cascade][last_offset][3]
    SLICE_X43Y101        FDRE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[182]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        0.911     1.277    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X43Y101        FDRE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[182]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y101        FDRE (Hold_fdre_C_D)         0.102     1.344    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[182]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.682%)  route 0.335ns (64.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        0.557     0.893    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X45Y99         FDRE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[0]/Q
                         net (fo=14, routed)          0.335     1.369    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg_n_0_[0]
    SLICE_X45Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.414 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.414    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[2]_i_1__0_n_0
    SLICE_X45Y100        FDRE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        0.911     1.277    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X45Y100        FDRE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.092     1.334    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 TOP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1060]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TOP_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.598%)  route 0.122ns (46.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        0.554     0.890    TOP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X48Y90         FDRE                                         r  TOP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1060]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  TOP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1060]/Q
                         net (fo=1, routed)           0.122     1.153    TOP_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIB0
    SLICE_X46Y90         RAMD32                                       r  TOP_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        0.823     1.189    TOP_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X46Y90         RAMD32                                       r  TOP_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X46Y90         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.071    TOP_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1061]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TOP_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.973%)  route 0.120ns (46.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        0.639     0.975    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X44Y101        FDRE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1061]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1061]/Q
                         net (fo=1, routed)           0.120     1.236    TOP_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIC0
    SLICE_X42Y102        RAMD32                                       r  TOP_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        0.911     1.277    TOP_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X42Y102        RAMD32                                       r  TOP_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/CLK
                         clock pessimism             -0.268     1.009    
    SLICE_X42Y102        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.153    TOP_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[97].srl_nx1/shift_reg_reg[0]_srl1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.788%)  route 0.211ns (56.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        0.641     0.977    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X32Y100        FDRE                                         r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][25]/Q
                         net (fo=2, routed)           0.211     1.352    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[97].srl_nx1/w_accum_mesg[0]
    SLICE_X34Y98         SRLC32E                                      r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[97].srl_nx1/shift_reg_reg[0]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        0.826     1.192    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[97].srl_nx1/aclk
    SLICE_X34Y98         SRLC32E                                      r  TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[97].srl_nx1/shift_reg_reg[0]_srl1/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.266    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[97].srl_nx1/shift_reg_reg[0]_srl1
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.623%)  route 0.259ns (55.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        0.637     0.973    TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_reg/Q
                         net (fo=30, routed)          0.259     1.396    TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_0_out
    SLICE_X50Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.441 r  TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.441    TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[5]_i_1_n_0
    SLICE_X50Y106        FDRE                                         r  TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        0.906     1.272    TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X50Y106        FDRE                                         r  TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_reg[5]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y106        FDRE (Hold_fdre_C_D)         0.120     1.353    TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.818%)  route 0.204ns (59.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        0.635     0.971    TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y112        FDRE                                         r  TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=36, routed)          0.204     1.316    TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD3
    SLICE_X36Y112        RAMD32                                       r  TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        0.906     1.272    TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X36Y112        RAMD32                                       r  TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.286     0.986    
    SLICE_X36Y112        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.226    TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.818%)  route 0.204ns (59.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        0.635     0.971    TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y112        FDRE                                         r  TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=36, routed)          0.204     1.316    TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD3
    SLICE_X36Y112        RAMD32                                       r  TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2061, routed)        0.906     1.272    TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X36Y112        RAMD32                                       r  TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/CLK
                         clock pessimism             -0.286     0.986    
    SLICE_X36Y112        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.226    TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y17    TOP_i/IO_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y18    TOP_i/IO_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  TOP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y84    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1034]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y84    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1035]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y87    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1036]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y85    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1037]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y85    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1038]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y85    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1039]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y87    TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1040]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y110   TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y110   TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y110   TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y110   TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y110   TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y110   TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y110   TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y110   TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y93    TOP_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y93    TOP_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X36Y112   TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X36Y112   TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X36Y112   TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y110   TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y110   TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y110   TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y110   TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y110   TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y110   TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y110   TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      966.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             966.164ns  (required time - arrival time)
  Source:                 TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TOP_i/CPU_0/inst/DC2EXE6/out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        18.853ns  (logic 3.695ns (19.599%)  route 15.158ns (80.401%))
  Logic Levels:           21  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 1002.262 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        1.432     2.511    TOP_i/CPU_0/inst/DC2EXE1/CLK
    SLICE_X60Y69         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.379     2.890 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/Q
                         net (fo=16, routed)          1.357     4.247    TOP_i/CPU_0/inst/DC2EXE2/DC2EXE_OP0_reg[1]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.105     4.352 r  TOP_i/CPU_0/inst/DC2EXE2/out[3]_i_15__1/O
                         net (fo=1, routed)           0.000     4.352    TOP_i/CPU_0/inst/DC2EXE1/S[1]
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.796 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[3]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     4.796    TOP_i/CPU_0/inst/DC2EXE1/out_reg[3]_i_6__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.896 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[7]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     4.896    TOP_i/CPU_0/inst/DC2EXE1/out_reg[7]_i_6__1_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.996 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[11]_i_6__1/CO[3]
                         net (fo=1, routed)           0.008     5.004    TOP_i/CPU_0/inst/DC2EXE1/out_reg[11]_i_6__1_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.104 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[15]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.104    TOP_i/CPU_0/inst/DC2EXE1/out_reg[15]_i_6__1_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.204 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[19]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.204    TOP_i/CPU_0/inst/DC2EXE1/out_reg[19]_i_6__1_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.304 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[23]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.304    TOP_i/CPU_0/inst/DC2EXE1/out_reg[23]_i_6__1_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.404 r  TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.404    TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_10_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.666 r  TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_4/O[3]
                         net (fo=4, routed)           1.046     6.712    TOP_i/CPU_0/inst/DC2EXE0/O[0]
    SLICE_X61Y78         LUT5 (Prop_lut5_I2_O)        0.250     6.962 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_5/O
                         net (fo=1, routed)           0.546     7.508    TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_5_n_0
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.105     7.613 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.613    TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_1_n_0
    SLICE_X61Y78         MUXF7 (Prop_muxf7_I0_O)      0.178     7.791 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0/O
                         net (fo=208, routed)         2.628    10.419    TOP_i/mem_control_0/inst/J_sig
    SLICE_X54Y67         LUT3 (Prop_lut3_I2_O)        0.252    10.671 r  TOP_i/mem_control_0/inst/INST[0]_INST_0/O
                         net (fo=4, routed)           0.783    11.455    TOP_i/CPU_0/inst/DC2EXE1/INST[0]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.105    11.560 f  TOP_i/CPU_0/inst/DC2EXE1/out[31]_i_4/O
                         net (fo=3, routed)           0.670    12.229    TOP_i/CPU_0/inst/DC2EXE0/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_4
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.105    12.334 r  TOP_i/CPU_0/inst/DC2EXE0/out[10]_i_6/O
                         net (fo=8, routed)           0.867    13.201    TOP_i/CPU_0/inst/DC2EXE0/out_reg[10]_2
    SLICE_X57Y70         LUT6 (Prop_lut6_I5_O)        0.105    13.306 r  TOP_i/CPU_0/inst/DC2EXE0/out[31]_i_12/O
                         net (fo=3, routed)           0.415    13.721    TOP_i/CPU_0/inst/DC2EXE1/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_2
    SLICE_X56Y70         LUT5 (Prop_lut5_I3_O)        0.105    13.826 f  TOP_i/CPU_0/inst/DC2EXE1/out[31]_i_6/O
                         net (fo=34, routed)          0.730    14.556    TOP_i/CPU_0/inst/DC2EXE6/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_2
    SLICE_X60Y73         LUT4 (Prop_lut4_I2_O)        0.105    14.661 r  TOP_i/CPU_0/inst/DC2EXE6/out[31]_i_13/O
                         net (fo=128, routed)         5.259    19.920    TOP_i/CPU_0/inst/REG_FILE/DC2REG_idx0[2]
    SLICE_X57Y85         MUXF7 (Prop_muxf7_S_O)       0.246    20.166 r  TOP_i/CPU_0/inst/REG_FILE/out_reg[29]_i_5/O
                         net (fo=1, routed)           0.000    20.166    TOP_i/CPU_0/inst/REG_FILE/out_reg[29]_i_5_n_0
    SLICE_X57Y85         MUXF8 (Prop_muxf8_I0_O)      0.085    20.251 r  TOP_i/CPU_0/inst/REG_FILE/out_reg[29]_i_3/O
                         net (fo=2, routed)           0.849    21.100    TOP_i/CPU_0/inst/REG_FILE/out_reg[29]_i_3_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I3_O)        0.264    21.364 r  TOP_i/CPU_0/inst/REG_FILE/out[29]_i_1__1/O
                         net (fo=1, routed)           0.000    21.364    TOP_i/CPU_0/inst/DC2EXE6/out_reg[0]_2
    SLICE_X62Y82         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE6/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905  1000.906    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077  1000.983 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        1.279  1002.262    TOP_i/CPU_0/inst/DC2EXE6/CLK
    SLICE_X62Y82         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE6/out_reg[29]/C
                         clock pessimism              0.192  1002.454    
                         clock uncertainty          -15.000   987.454    
    SLICE_X62Y82         FDCE (Setup_fdce_C_D)        0.074   987.528    TOP_i/CPU_0/inst/DC2EXE6/out_reg[29]
  -------------------------------------------------------------------
                         required time                        987.528    
                         arrival time                         -21.364    
  -------------------------------------------------------------------
                         slack                                966.164    

Slack (MET) :             966.170ns  (required time - arrival time)
  Source:                 TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TOP_i/CPU_0/inst/DC2EXE1/out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        18.805ns  (logic 3.695ns (19.649%)  route 15.110ns (80.351%))
  Logic Levels:           21  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.261ns = ( 1002.261 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        1.432     2.511    TOP_i/CPU_0/inst/DC2EXE1/CLK
    SLICE_X60Y69         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.379     2.890 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/Q
                         net (fo=16, routed)          1.357     4.247    TOP_i/CPU_0/inst/DC2EXE2/DC2EXE_OP0_reg[1]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.105     4.352 r  TOP_i/CPU_0/inst/DC2EXE2/out[3]_i_15__1/O
                         net (fo=1, routed)           0.000     4.352    TOP_i/CPU_0/inst/DC2EXE1/S[1]
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.796 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[3]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     4.796    TOP_i/CPU_0/inst/DC2EXE1/out_reg[3]_i_6__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.896 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[7]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     4.896    TOP_i/CPU_0/inst/DC2EXE1/out_reg[7]_i_6__1_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.996 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[11]_i_6__1/CO[3]
                         net (fo=1, routed)           0.008     5.004    TOP_i/CPU_0/inst/DC2EXE1/out_reg[11]_i_6__1_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.104 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[15]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.104    TOP_i/CPU_0/inst/DC2EXE1/out_reg[15]_i_6__1_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.204 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[19]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.204    TOP_i/CPU_0/inst/DC2EXE1/out_reg[19]_i_6__1_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.304 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[23]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.304    TOP_i/CPU_0/inst/DC2EXE1/out_reg[23]_i_6__1_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.404 r  TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.404    TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_10_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.666 r  TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_4/O[3]
                         net (fo=4, routed)           1.046     6.712    TOP_i/CPU_0/inst/DC2EXE0/O[0]
    SLICE_X61Y78         LUT5 (Prop_lut5_I2_O)        0.250     6.962 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_5/O
                         net (fo=1, routed)           0.546     7.508    TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_5_n_0
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.105     7.613 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.613    TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_1_n_0
    SLICE_X61Y78         MUXF7 (Prop_muxf7_I0_O)      0.178     7.791 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0/O
                         net (fo=208, routed)         2.628    10.419    TOP_i/mem_control_0/inst/J_sig
    SLICE_X54Y67         LUT3 (Prop_lut3_I2_O)        0.252    10.671 r  TOP_i/mem_control_0/inst/INST[0]_INST_0/O
                         net (fo=4, routed)           0.783    11.455    TOP_i/CPU_0/inst/DC2EXE1/INST[0]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.105    11.560 f  TOP_i/CPU_0/inst/DC2EXE1/out[31]_i_4/O
                         net (fo=3, routed)           0.670    12.229    TOP_i/CPU_0/inst/DC2EXE0/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_4
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.105    12.334 r  TOP_i/CPU_0/inst/DC2EXE0/out[10]_i_6/O
                         net (fo=8, routed)           0.867    13.201    TOP_i/CPU_0/inst/DC2EXE0/out_reg[10]_2
    SLICE_X57Y70         LUT6 (Prop_lut6_I5_O)        0.105    13.306 r  TOP_i/CPU_0/inst/DC2EXE0/out[31]_i_12/O
                         net (fo=3, routed)           0.415    13.721    TOP_i/CPU_0/inst/DC2EXE1/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_2
    SLICE_X56Y70         LUT5 (Prop_lut5_I3_O)        0.105    13.826 f  TOP_i/CPU_0/inst/DC2EXE1/out[31]_i_6/O
                         net (fo=34, routed)          0.730    14.556    TOP_i/CPU_0/inst/DC2EXE6/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_2
    SLICE_X60Y73         LUT4 (Prop_lut4_I2_O)        0.105    14.661 r  TOP_i/CPU_0/inst/DC2EXE6/out[31]_i_13/O
                         net (fo=128, routed)         5.259    19.920    TOP_i/CPU_0/inst/REG_FILE/DC2REG_idx0[2]
    SLICE_X57Y85         MUXF7 (Prop_muxf7_S_O)       0.246    20.166 r  TOP_i/CPU_0/inst/REG_FILE/out_reg[29]_i_5/O
                         net (fo=1, routed)           0.000    20.166    TOP_i/CPU_0/inst/REG_FILE/out_reg[29]_i_5_n_0
    SLICE_X57Y85         MUXF8 (Prop_muxf8_I0_O)      0.085    20.251 r  TOP_i/CPU_0/inst/REG_FILE/out_reg[29]_i_3/O
                         net (fo=2, routed)           0.801    21.052    TOP_i/CPU_0/inst/REG_FILE/out_reg[29]_i_3_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I1_O)        0.264    21.316 r  TOP_i/CPU_0/inst/REG_FILE/out[29]_i_1__0/O
                         net (fo=1, routed)           0.000    21.316    TOP_i/CPU_0/inst/DC2EXE1/PC_reg[29]
    SLICE_X63Y81         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905  1000.906    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077  1000.983 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        1.278  1002.261    TOP_i/CPU_0/inst/DC2EXE1/CLK
    SLICE_X63Y81         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[29]/C
                         clock pessimism              0.192  1002.453    
                         clock uncertainty          -15.000   987.453    
    SLICE_X63Y81         FDCE (Setup_fdce_C_D)        0.033   987.486    TOP_i/CPU_0/inst/DC2EXE1/out_reg[29]
  -------------------------------------------------------------------
                         required time                        987.486    
                         arrival time                         -21.316    
  -------------------------------------------------------------------
                         slack                                966.170    

Slack (MET) :             966.253ns  (required time - arrival time)
  Source:                 TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TOP_i/CPU_0/inst/DC2EXE1/out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        18.721ns  (logic 3.700ns (19.764%)  route 15.021ns (80.236%))
  Logic Levels:           21  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.261ns = ( 1002.261 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        1.432     2.511    TOP_i/CPU_0/inst/DC2EXE1/CLK
    SLICE_X60Y69         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.379     2.890 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/Q
                         net (fo=16, routed)          1.357     4.247    TOP_i/CPU_0/inst/DC2EXE2/DC2EXE_OP0_reg[1]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.105     4.352 r  TOP_i/CPU_0/inst/DC2EXE2/out[3]_i_15__1/O
                         net (fo=1, routed)           0.000     4.352    TOP_i/CPU_0/inst/DC2EXE1/S[1]
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.796 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[3]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     4.796    TOP_i/CPU_0/inst/DC2EXE1/out_reg[3]_i_6__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.896 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[7]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     4.896    TOP_i/CPU_0/inst/DC2EXE1/out_reg[7]_i_6__1_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.996 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[11]_i_6__1/CO[3]
                         net (fo=1, routed)           0.008     5.004    TOP_i/CPU_0/inst/DC2EXE1/out_reg[11]_i_6__1_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.104 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[15]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.104    TOP_i/CPU_0/inst/DC2EXE1/out_reg[15]_i_6__1_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.204 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[19]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.204    TOP_i/CPU_0/inst/DC2EXE1/out_reg[19]_i_6__1_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.304 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[23]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.304    TOP_i/CPU_0/inst/DC2EXE1/out_reg[23]_i_6__1_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.404 r  TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.404    TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_10_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.666 r  TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_4/O[3]
                         net (fo=4, routed)           1.046     6.712    TOP_i/CPU_0/inst/DC2EXE0/O[0]
    SLICE_X61Y78         LUT5 (Prop_lut5_I2_O)        0.250     6.962 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_5/O
                         net (fo=1, routed)           0.546     7.508    TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_5_n_0
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.105     7.613 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.613    TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_1_n_0
    SLICE_X61Y78         MUXF7 (Prop_muxf7_I0_O)      0.178     7.791 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0/O
                         net (fo=208, routed)         2.628    10.419    TOP_i/mem_control_0/inst/J_sig
    SLICE_X54Y67         LUT3 (Prop_lut3_I2_O)        0.252    10.671 r  TOP_i/mem_control_0/inst/INST[0]_INST_0/O
                         net (fo=4, routed)           0.783    11.455    TOP_i/CPU_0/inst/DC2EXE1/INST[0]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.105    11.560 f  TOP_i/CPU_0/inst/DC2EXE1/out[31]_i_4/O
                         net (fo=3, routed)           0.670    12.229    TOP_i/CPU_0/inst/DC2EXE0/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_4
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.105    12.334 r  TOP_i/CPU_0/inst/DC2EXE0/out[10]_i_6/O
                         net (fo=8, routed)           0.867    13.201    TOP_i/CPU_0/inst/DC2EXE0/out_reg[10]_2
    SLICE_X57Y70         LUT6 (Prop_lut6_I5_O)        0.105    13.306 r  TOP_i/CPU_0/inst/DC2EXE0/out[31]_i_12/O
                         net (fo=3, routed)           0.415    13.721    TOP_i/CPU_0/inst/DC2EXE1/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_2
    SLICE_X56Y70         LUT5 (Prop_lut5_I3_O)        0.105    13.826 f  TOP_i/CPU_0/inst/DC2EXE1/out[31]_i_6/O
                         net (fo=34, routed)          0.730    14.556    TOP_i/CPU_0/inst/DC2EXE6/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_2
    SLICE_X60Y73         LUT4 (Prop_lut4_I2_O)        0.105    14.661 r  TOP_i/CPU_0/inst/DC2EXE6/out[31]_i_13/O
                         net (fo=128, routed)         4.913    19.574    TOP_i/CPU_0/inst/REG_FILE/DC2REG_idx0[2]
    SLICE_X58Y84         MUXF7 (Prop_muxf7_S_O)       0.259    19.833 r  TOP_i/CPU_0/inst/REG_FILE/out_reg[27]_i_5/O
                         net (fo=1, routed)           0.000    19.833    TOP_i/CPU_0/inst/REG_FILE/out_reg[27]_i_5_n_0
    SLICE_X58Y84         MUXF8 (Prop_muxf8_I0_O)      0.082    19.915 r  TOP_i/CPU_0/inst/REG_FILE/out_reg[27]_i_3/O
                         net (fo=2, routed)           1.058    20.973    TOP_i/CPU_0/inst/REG_FILE/out_reg[27]_i_3_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I1_O)        0.259    21.232 r  TOP_i/CPU_0/inst/REG_FILE/out[27]_i_1__0/O
                         net (fo=1, routed)           0.000    21.232    TOP_i/CPU_0/inst/DC2EXE1/PC_reg[27]
    SLICE_X63Y81         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905  1000.906    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077  1000.983 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        1.278  1002.261    TOP_i/CPU_0/inst/DC2EXE1/CLK
    SLICE_X63Y81         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[27]/C
                         clock pessimism              0.192  1002.453    
                         clock uncertainty          -15.000   987.453    
    SLICE_X63Y81         FDCE (Setup_fdce_C_D)        0.032   987.485    TOP_i/CPU_0/inst/DC2EXE1/out_reg[27]
  -------------------------------------------------------------------
                         required time                        987.485    
                         arrival time                         -21.232    
  -------------------------------------------------------------------
                         slack                                966.253    

Slack (MET) :             966.290ns  (required time - arrival time)
  Source:                 TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TOP_i/CPU_0/inst/DC2EXE1/out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        18.682ns  (logic 3.670ns (19.644%)  route 15.012ns (80.356%))
  Logic Levels:           21  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.261ns = ( 1002.261 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        1.432     2.511    TOP_i/CPU_0/inst/DC2EXE1/CLK
    SLICE_X60Y69         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.379     2.890 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/Q
                         net (fo=16, routed)          1.357     4.247    TOP_i/CPU_0/inst/DC2EXE2/DC2EXE_OP0_reg[1]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.105     4.352 r  TOP_i/CPU_0/inst/DC2EXE2/out[3]_i_15__1/O
                         net (fo=1, routed)           0.000     4.352    TOP_i/CPU_0/inst/DC2EXE1/S[1]
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.796 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[3]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     4.796    TOP_i/CPU_0/inst/DC2EXE1/out_reg[3]_i_6__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.896 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[7]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     4.896    TOP_i/CPU_0/inst/DC2EXE1/out_reg[7]_i_6__1_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.996 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[11]_i_6__1/CO[3]
                         net (fo=1, routed)           0.008     5.004    TOP_i/CPU_0/inst/DC2EXE1/out_reg[11]_i_6__1_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.104 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[15]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.104    TOP_i/CPU_0/inst/DC2EXE1/out_reg[15]_i_6__1_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.204 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[19]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.204    TOP_i/CPU_0/inst/DC2EXE1/out_reg[19]_i_6__1_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.304 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[23]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.304    TOP_i/CPU_0/inst/DC2EXE1/out_reg[23]_i_6__1_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.404 r  TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.404    TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_10_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.666 r  TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_4/O[3]
                         net (fo=4, routed)           1.046     6.712    TOP_i/CPU_0/inst/DC2EXE0/O[0]
    SLICE_X61Y78         LUT5 (Prop_lut5_I2_O)        0.250     6.962 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_5/O
                         net (fo=1, routed)           0.546     7.508    TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_5_n_0
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.105     7.613 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.613    TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_1_n_0
    SLICE_X61Y78         MUXF7 (Prop_muxf7_I0_O)      0.178     7.791 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0/O
                         net (fo=208, routed)         2.628    10.419    TOP_i/mem_control_0/inst/J_sig
    SLICE_X54Y67         LUT3 (Prop_lut3_I2_O)        0.252    10.671 r  TOP_i/mem_control_0/inst/INST[0]_INST_0/O
                         net (fo=4, routed)           0.783    11.455    TOP_i/CPU_0/inst/DC2EXE1/INST[0]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.105    11.560 f  TOP_i/CPU_0/inst/DC2EXE1/out[31]_i_4/O
                         net (fo=3, routed)           0.670    12.229    TOP_i/CPU_0/inst/DC2EXE0/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_4
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.105    12.334 r  TOP_i/CPU_0/inst/DC2EXE0/out[10]_i_6/O
                         net (fo=8, routed)           0.867    13.201    TOP_i/CPU_0/inst/DC2EXE0/out_reg[10]_2
    SLICE_X57Y70         LUT6 (Prop_lut6_I5_O)        0.105    13.306 r  TOP_i/CPU_0/inst/DC2EXE0/out[31]_i_12/O
                         net (fo=3, routed)           0.415    13.721    TOP_i/CPU_0/inst/DC2EXE1/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_2
    SLICE_X56Y70         LUT5 (Prop_lut5_I3_O)        0.105    13.826 f  TOP_i/CPU_0/inst/DC2EXE1/out[31]_i_6/O
                         net (fo=34, routed)          0.730    14.556    TOP_i/CPU_0/inst/DC2EXE6/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_2
    SLICE_X60Y73         LUT4 (Prop_lut4_I2_O)        0.105    14.661 r  TOP_i/CPU_0/inst/DC2EXE6/out[31]_i_13/O
                         net (fo=128, routed)         5.174    19.834    TOP_i/CPU_0/inst/REG_FILE/DC2REG_idx0[2]
    SLICE_X61Y83         MUXF7 (Prop_muxf7_S_O)       0.227    20.061 r  TOP_i/CPU_0/inst/REG_FILE/out_reg[26]_i_6/O
                         net (fo=1, routed)           0.000    20.061    TOP_i/CPU_0/inst/REG_FILE/out_reg[26]_i_6_n_0
    SLICE_X61Y83         MUXF8 (Prop_muxf8_I1_O)      0.079    20.140 r  TOP_i/CPU_0/inst/REG_FILE/out_reg[26]_i_3/O
                         net (fo=2, routed)           0.789    20.929    TOP_i/CPU_0/inst/REG_FILE/out_reg[26]_i_3_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I1_O)        0.264    21.193 r  TOP_i/CPU_0/inst/REG_FILE/out[26]_i_1__0/O
                         net (fo=1, routed)           0.000    21.193    TOP_i/CPU_0/inst/DC2EXE1/PC_reg[26]
    SLICE_X63Y81         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905  1000.906    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077  1000.983 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        1.278  1002.261    TOP_i/CPU_0/inst/DC2EXE1/CLK
    SLICE_X63Y81         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[26]/C
                         clock pessimism              0.192  1002.453    
                         clock uncertainty          -15.000   987.453    
    SLICE_X63Y81         FDCE (Setup_fdce_C_D)        0.030   987.483    TOP_i/CPU_0/inst/DC2EXE1/out_reg[26]
  -------------------------------------------------------------------
                         required time                        987.483    
                         arrival time                         -21.193    
  -------------------------------------------------------------------
                         slack                                966.290    

Slack (MET) :             966.309ns  (required time - arrival time)
  Source:                 TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TOP_i/CPU_0/inst/DC2EXE6/out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        18.662ns  (logic 3.588ns (19.226%)  route 15.074ns (80.774%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.258ns = ( 1002.258 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        1.432     2.511    TOP_i/CPU_0/inst/DC2EXE1/CLK
    SLICE_X60Y69         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.379     2.890 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/Q
                         net (fo=16, routed)          1.357     4.247    TOP_i/CPU_0/inst/DC2EXE2/DC2EXE_OP0_reg[1]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.105     4.352 r  TOP_i/CPU_0/inst/DC2EXE2/out[3]_i_15__1/O
                         net (fo=1, routed)           0.000     4.352    TOP_i/CPU_0/inst/DC2EXE1/S[1]
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.796 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[3]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     4.796    TOP_i/CPU_0/inst/DC2EXE1/out_reg[3]_i_6__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.896 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[7]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     4.896    TOP_i/CPU_0/inst/DC2EXE1/out_reg[7]_i_6__1_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.996 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[11]_i_6__1/CO[3]
                         net (fo=1, routed)           0.008     5.004    TOP_i/CPU_0/inst/DC2EXE1/out_reg[11]_i_6__1_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.104 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[15]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.104    TOP_i/CPU_0/inst/DC2EXE1/out_reg[15]_i_6__1_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.204 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[19]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.204    TOP_i/CPU_0/inst/DC2EXE1/out_reg[19]_i_6__1_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.304 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[23]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.304    TOP_i/CPU_0/inst/DC2EXE1/out_reg[23]_i_6__1_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.404 r  TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.404    TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_10_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.666 r  TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_4/O[3]
                         net (fo=4, routed)           1.046     6.712    TOP_i/CPU_0/inst/DC2EXE0/O[0]
    SLICE_X61Y78         LUT5 (Prop_lut5_I2_O)        0.250     6.962 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_5/O
                         net (fo=1, routed)           0.546     7.508    TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_5_n_0
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.105     7.613 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.613    TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_1_n_0
    SLICE_X61Y78         MUXF7 (Prop_muxf7_I0_O)      0.178     7.791 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0/O
                         net (fo=208, routed)         2.628    10.419    TOP_i/mem_control_0/inst/J_sig
    SLICE_X54Y67         LUT3 (Prop_lut3_I2_O)        0.252    10.671 r  TOP_i/mem_control_0/inst/INST[0]_INST_0/O
                         net (fo=4, routed)           0.783    11.455    TOP_i/CPU_0/inst/DC2EXE1/INST[0]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.105    11.560 f  TOP_i/CPU_0/inst/DC2EXE1/out[31]_i_4/O
                         net (fo=3, routed)           0.670    12.229    TOP_i/CPU_0/inst/DC2EXE0/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_4
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.105    12.334 r  TOP_i/CPU_0/inst/DC2EXE0/out[10]_i_6/O
                         net (fo=8, routed)           0.867    13.201    TOP_i/CPU_0/inst/DC2EXE0/out_reg[10]_2
    SLICE_X57Y70         LUT6 (Prop_lut6_I5_O)        0.105    13.306 r  TOP_i/CPU_0/inst/DC2EXE0/out[31]_i_12/O
                         net (fo=3, routed)           0.415    13.721    TOP_i/CPU_0/inst/DC2EXE1/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_2
    SLICE_X56Y70         LUT5 (Prop_lut5_I3_O)        0.105    13.826 f  TOP_i/CPU_0/inst/DC2EXE1/out[31]_i_6/O
                         net (fo=34, routed)          1.135    14.961    TOP_i/CPU_0/inst/DC2EXE6/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_2
    SLICE_X58Y73         LUT4 (Prop_lut4_I2_O)        0.105    15.066 r  TOP_i/CPU_0/inst/DC2EXE6/out[31]_i_7/O
                         net (fo=64, routed)          4.307    19.373    TOP_i/CPU_0/inst/REG_FILE/DC2REG_idx0[1]
    SLICE_X41Y83         MUXF8 (Prop_muxf8_S_O)       0.224    19.597 r  TOP_i/CPU_0/inst/REG_FILE/out_reg[22]_i_3/O
                         net (fo=2, routed)           1.313    20.909    TOP_i/CPU_0/inst/REG_FILE/out_reg[22]_i_3_n_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I3_O)        0.264    21.173 r  TOP_i/CPU_0/inst/REG_FILE/out[22]_i_1__1/O
                         net (fo=1, routed)           0.000    21.173    TOP_i/CPU_0/inst/DC2EXE6/out_reg[0]_9
    SLICE_X57Y79         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE6/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905  1000.906    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077  1000.983 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        1.275  1002.258    TOP_i/CPU_0/inst/DC2EXE6/CLK
    SLICE_X57Y79         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE6/out_reg[22]/C
                         clock pessimism              0.192  1002.450    
                         clock uncertainty          -15.000   987.450    
    SLICE_X57Y79         FDCE (Setup_fdce_C_D)        0.033   987.483    TOP_i/CPU_0/inst/DC2EXE6/out_reg[22]
  -------------------------------------------------------------------
                         required time                        987.483    
                         arrival time                         -21.173    
  -------------------------------------------------------------------
                         slack                                966.309    

Slack (MET) :             966.312ns  (required time - arrival time)
  Source:                 TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TOP_i/CPU_0/inst/DC2EXE1/out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        18.658ns  (logic 3.588ns (19.230%)  route 15.070ns (80.770%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.258ns = ( 1002.258 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        1.432     2.511    TOP_i/CPU_0/inst/DC2EXE1/CLK
    SLICE_X60Y69         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.379     2.890 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/Q
                         net (fo=16, routed)          1.357     4.247    TOP_i/CPU_0/inst/DC2EXE2/DC2EXE_OP0_reg[1]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.105     4.352 r  TOP_i/CPU_0/inst/DC2EXE2/out[3]_i_15__1/O
                         net (fo=1, routed)           0.000     4.352    TOP_i/CPU_0/inst/DC2EXE1/S[1]
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.796 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[3]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     4.796    TOP_i/CPU_0/inst/DC2EXE1/out_reg[3]_i_6__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.896 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[7]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     4.896    TOP_i/CPU_0/inst/DC2EXE1/out_reg[7]_i_6__1_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.996 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[11]_i_6__1/CO[3]
                         net (fo=1, routed)           0.008     5.004    TOP_i/CPU_0/inst/DC2EXE1/out_reg[11]_i_6__1_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.104 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[15]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.104    TOP_i/CPU_0/inst/DC2EXE1/out_reg[15]_i_6__1_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.204 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[19]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.204    TOP_i/CPU_0/inst/DC2EXE1/out_reg[19]_i_6__1_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.304 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[23]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.304    TOP_i/CPU_0/inst/DC2EXE1/out_reg[23]_i_6__1_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.404 r  TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.404    TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_10_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.666 r  TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_4/O[3]
                         net (fo=4, routed)           1.046     6.712    TOP_i/CPU_0/inst/DC2EXE0/O[0]
    SLICE_X61Y78         LUT5 (Prop_lut5_I2_O)        0.250     6.962 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_5/O
                         net (fo=1, routed)           0.546     7.508    TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_5_n_0
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.105     7.613 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.613    TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_1_n_0
    SLICE_X61Y78         MUXF7 (Prop_muxf7_I0_O)      0.178     7.791 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0/O
                         net (fo=208, routed)         2.628    10.419    TOP_i/mem_control_0/inst/J_sig
    SLICE_X54Y67         LUT3 (Prop_lut3_I2_O)        0.252    10.671 r  TOP_i/mem_control_0/inst/INST[0]_INST_0/O
                         net (fo=4, routed)           0.783    11.455    TOP_i/CPU_0/inst/DC2EXE1/INST[0]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.105    11.560 f  TOP_i/CPU_0/inst/DC2EXE1/out[31]_i_4/O
                         net (fo=3, routed)           0.670    12.229    TOP_i/CPU_0/inst/DC2EXE0/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_4
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.105    12.334 r  TOP_i/CPU_0/inst/DC2EXE0/out[10]_i_6/O
                         net (fo=8, routed)           0.867    13.201    TOP_i/CPU_0/inst/DC2EXE0/out_reg[10]_2
    SLICE_X57Y70         LUT6 (Prop_lut6_I5_O)        0.105    13.306 r  TOP_i/CPU_0/inst/DC2EXE0/out[31]_i_12/O
                         net (fo=3, routed)           0.415    13.721    TOP_i/CPU_0/inst/DC2EXE1/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_2
    SLICE_X56Y70         LUT5 (Prop_lut5_I3_O)        0.105    13.826 f  TOP_i/CPU_0/inst/DC2EXE1/out[31]_i_6/O
                         net (fo=34, routed)          1.135    14.961    TOP_i/CPU_0/inst/DC2EXE6/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_2
    SLICE_X58Y73         LUT4 (Prop_lut4_I2_O)        0.105    15.066 r  TOP_i/CPU_0/inst/DC2EXE6/out[31]_i_7/O
                         net (fo=64, routed)          4.307    19.373    TOP_i/CPU_0/inst/REG_FILE/DC2REG_idx0[1]
    SLICE_X41Y83         MUXF8 (Prop_muxf8_S_O)       0.224    19.597 r  TOP_i/CPU_0/inst/REG_FILE/out_reg[22]_i_3/O
                         net (fo=2, routed)           1.309    20.905    TOP_i/CPU_0/inst/REG_FILE/out_reg[22]_i_3_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.264    21.169 r  TOP_i/CPU_0/inst/REG_FILE/out[22]_i_1__0/O
                         net (fo=1, routed)           0.000    21.169    TOP_i/CPU_0/inst/DC2EXE1/PC_reg[22]
    SLICE_X57Y79         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905  1000.906    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077  1000.983 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        1.275  1002.258    TOP_i/CPU_0/inst/DC2EXE1/CLK
    SLICE_X57Y79         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[22]/C
                         clock pessimism              0.192  1002.450    
                         clock uncertainty          -15.000   987.450    
    SLICE_X57Y79         FDCE (Setup_fdce_C_D)        0.032   987.482    TOP_i/CPU_0/inst/DC2EXE1/out_reg[22]
  -------------------------------------------------------------------
                         required time                        987.482    
                         arrival time                         -21.169    
  -------------------------------------------------------------------
                         slack                                966.312    

Slack (MET) :             966.464ns  (required time - arrival time)
  Source:                 TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TOP_i/CPU_0/inst/DC2EXE6/out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        18.443ns  (logic 3.588ns (19.454%)  route 14.855ns (80.546%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 1002.196 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        1.432     2.511    TOP_i/CPU_0/inst/DC2EXE1/CLK
    SLICE_X60Y69         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.379     2.890 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/Q
                         net (fo=16, routed)          1.357     4.247    TOP_i/CPU_0/inst/DC2EXE2/DC2EXE_OP0_reg[1]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.105     4.352 r  TOP_i/CPU_0/inst/DC2EXE2/out[3]_i_15__1/O
                         net (fo=1, routed)           0.000     4.352    TOP_i/CPU_0/inst/DC2EXE1/S[1]
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.796 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[3]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     4.796    TOP_i/CPU_0/inst/DC2EXE1/out_reg[3]_i_6__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.896 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[7]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     4.896    TOP_i/CPU_0/inst/DC2EXE1/out_reg[7]_i_6__1_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.996 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[11]_i_6__1/CO[3]
                         net (fo=1, routed)           0.008     5.004    TOP_i/CPU_0/inst/DC2EXE1/out_reg[11]_i_6__1_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.104 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[15]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.104    TOP_i/CPU_0/inst/DC2EXE1/out_reg[15]_i_6__1_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.204 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[19]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.204    TOP_i/CPU_0/inst/DC2EXE1/out_reg[19]_i_6__1_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.304 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[23]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.304    TOP_i/CPU_0/inst/DC2EXE1/out_reg[23]_i_6__1_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.404 r  TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.404    TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_10_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.666 r  TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_4/O[3]
                         net (fo=4, routed)           1.046     6.712    TOP_i/CPU_0/inst/DC2EXE0/O[0]
    SLICE_X61Y78         LUT5 (Prop_lut5_I2_O)        0.250     6.962 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_5/O
                         net (fo=1, routed)           0.546     7.508    TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_5_n_0
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.105     7.613 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.613    TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_1_n_0
    SLICE_X61Y78         MUXF7 (Prop_muxf7_I0_O)      0.178     7.791 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0/O
                         net (fo=208, routed)         2.628    10.419    TOP_i/mem_control_0/inst/J_sig
    SLICE_X54Y67         LUT3 (Prop_lut3_I2_O)        0.252    10.671 r  TOP_i/mem_control_0/inst/INST[0]_INST_0/O
                         net (fo=4, routed)           0.783    11.455    TOP_i/CPU_0/inst/DC2EXE1/INST[0]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.105    11.560 f  TOP_i/CPU_0/inst/DC2EXE1/out[31]_i_4/O
                         net (fo=3, routed)           0.670    12.229    TOP_i/CPU_0/inst/DC2EXE0/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_4
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.105    12.334 r  TOP_i/CPU_0/inst/DC2EXE0/out[10]_i_6/O
                         net (fo=8, routed)           0.867    13.201    TOP_i/CPU_0/inst/DC2EXE0/out_reg[10]_2
    SLICE_X57Y70         LUT6 (Prop_lut6_I5_O)        0.105    13.306 r  TOP_i/CPU_0/inst/DC2EXE0/out[31]_i_12/O
                         net (fo=3, routed)           0.415    13.721    TOP_i/CPU_0/inst/DC2EXE1/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_2
    SLICE_X56Y70         LUT5 (Prop_lut5_I3_O)        0.105    13.826 f  TOP_i/CPU_0/inst/DC2EXE1/out[31]_i_6/O
                         net (fo=34, routed)          1.135    14.961    TOP_i/CPU_0/inst/DC2EXE6/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_2
    SLICE_X58Y73         LUT4 (Prop_lut4_I2_O)        0.105    15.066 r  TOP_i/CPU_0/inst/DC2EXE6/out[31]_i_7/O
                         net (fo=64, routed)          4.182    19.247    TOP_i/CPU_0/inst/REG_FILE/DC2REG_idx0[1]
    SLICE_X40Y84         MUXF8 (Prop_muxf8_S_O)       0.224    19.471 r  TOP_i/CPU_0/inst/REG_FILE/out_reg[24]_i_4/O
                         net (fo=2, routed)           1.219    20.690    TOP_i/CPU_0/inst/REG_FILE/out_reg[24]_i_4_n_0
    SLICE_X52Y77         LUT5 (Prop_lut5_I1_O)        0.264    20.954 r  TOP_i/CPU_0/inst/REG_FILE/out[24]_i_1__1/O
                         net (fo=1, routed)           0.000    20.954    TOP_i/CPU_0/inst/DC2EXE6/out_reg[0]_7
    SLICE_X52Y77         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE6/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905  1000.906    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077  1000.983 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        1.213  1002.196    TOP_i/CPU_0/inst/DC2EXE6/CLK
    SLICE_X52Y77         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE6/out_reg[24]/C
                         clock pessimism              0.192  1002.388    
                         clock uncertainty          -15.000   987.388    
    SLICE_X52Y77         FDCE (Setup_fdce_C_D)        0.030   987.418    TOP_i/CPU_0/inst/DC2EXE6/out_reg[24]
  -------------------------------------------------------------------
                         required time                        987.418    
                         arrival time                         -20.954    
  -------------------------------------------------------------------
                         slack                                966.464    

Slack (MET) :             966.557ns  (required time - arrival time)
  Source:                 TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TOP_i/CPU_0/inst/DC2EXE6/out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        18.462ns  (logic 3.700ns (20.042%)  route 14.762ns (79.958%))
  Logic Levels:           21  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 1002.262 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        1.432     2.511    TOP_i/CPU_0/inst/DC2EXE1/CLK
    SLICE_X60Y69         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.379     2.890 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/Q
                         net (fo=16, routed)          1.357     4.247    TOP_i/CPU_0/inst/DC2EXE2/DC2EXE_OP0_reg[1]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.105     4.352 r  TOP_i/CPU_0/inst/DC2EXE2/out[3]_i_15__1/O
                         net (fo=1, routed)           0.000     4.352    TOP_i/CPU_0/inst/DC2EXE1/S[1]
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.796 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[3]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     4.796    TOP_i/CPU_0/inst/DC2EXE1/out_reg[3]_i_6__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.896 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[7]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     4.896    TOP_i/CPU_0/inst/DC2EXE1/out_reg[7]_i_6__1_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.996 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[11]_i_6__1/CO[3]
                         net (fo=1, routed)           0.008     5.004    TOP_i/CPU_0/inst/DC2EXE1/out_reg[11]_i_6__1_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.104 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[15]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.104    TOP_i/CPU_0/inst/DC2EXE1/out_reg[15]_i_6__1_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.204 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[19]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.204    TOP_i/CPU_0/inst/DC2EXE1/out_reg[19]_i_6__1_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.304 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[23]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.304    TOP_i/CPU_0/inst/DC2EXE1/out_reg[23]_i_6__1_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.404 r  TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.404    TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_10_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.666 r  TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_4/O[3]
                         net (fo=4, routed)           1.046     6.712    TOP_i/CPU_0/inst/DC2EXE0/O[0]
    SLICE_X61Y78         LUT5 (Prop_lut5_I2_O)        0.250     6.962 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_5/O
                         net (fo=1, routed)           0.546     7.508    TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_5_n_0
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.105     7.613 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.613    TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_1_n_0
    SLICE_X61Y78         MUXF7 (Prop_muxf7_I0_O)      0.178     7.791 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0/O
                         net (fo=208, routed)         2.628    10.419    TOP_i/mem_control_0/inst/J_sig
    SLICE_X54Y67         LUT3 (Prop_lut3_I2_O)        0.252    10.671 r  TOP_i/mem_control_0/inst/INST[0]_INST_0/O
                         net (fo=4, routed)           0.783    11.455    TOP_i/CPU_0/inst/DC2EXE1/INST[0]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.105    11.560 f  TOP_i/CPU_0/inst/DC2EXE1/out[31]_i_4/O
                         net (fo=3, routed)           0.670    12.229    TOP_i/CPU_0/inst/DC2EXE0/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_4
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.105    12.334 r  TOP_i/CPU_0/inst/DC2EXE0/out[10]_i_6/O
                         net (fo=8, routed)           0.867    13.201    TOP_i/CPU_0/inst/DC2EXE0/out_reg[10]_2
    SLICE_X57Y70         LUT6 (Prop_lut6_I5_O)        0.105    13.306 r  TOP_i/CPU_0/inst/DC2EXE0/out[31]_i_12/O
                         net (fo=3, routed)           0.415    13.721    TOP_i/CPU_0/inst/DC2EXE1/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_2
    SLICE_X56Y70         LUT5 (Prop_lut5_I3_O)        0.105    13.826 f  TOP_i/CPU_0/inst/DC2EXE1/out[31]_i_6/O
                         net (fo=34, routed)          0.730    14.556    TOP_i/CPU_0/inst/DC2EXE6/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_2
    SLICE_X60Y73         LUT4 (Prop_lut4_I2_O)        0.105    14.661 r  TOP_i/CPU_0/inst/DC2EXE6/out[31]_i_13/O
                         net (fo=128, routed)         4.913    19.574    TOP_i/CPU_0/inst/REG_FILE/DC2REG_idx0[2]
    SLICE_X58Y84         MUXF7 (Prop_muxf7_S_O)       0.259    19.833 r  TOP_i/CPU_0/inst/REG_FILE/out_reg[27]_i_5/O
                         net (fo=1, routed)           0.000    19.833    TOP_i/CPU_0/inst/REG_FILE/out_reg[27]_i_5_n_0
    SLICE_X58Y84         MUXF8 (Prop_muxf8_I0_O)      0.082    19.915 r  TOP_i/CPU_0/inst/REG_FILE/out_reg[27]_i_3/O
                         net (fo=2, routed)           0.799    20.714    TOP_i/CPU_0/inst/REG_FILE/out_reg[27]_i_3_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I3_O)        0.259    20.973 r  TOP_i/CPU_0/inst/REG_FILE/out[27]_i_1__1/O
                         net (fo=1, routed)           0.000    20.973    TOP_i/CPU_0/inst/DC2EXE6/out_reg[0]_4
    SLICE_X62Y82         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE6/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905  1000.906    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077  1000.983 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        1.279  1002.262    TOP_i/CPU_0/inst/DC2EXE6/CLK
    SLICE_X62Y82         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE6/out_reg[27]/C
                         clock pessimism              0.192  1002.454    
                         clock uncertainty          -15.000   987.454    
    SLICE_X62Y82         FDCE (Setup_fdce_C_D)        0.076   987.530    TOP_i/CPU_0/inst/DC2EXE6/out_reg[27]
  -------------------------------------------------------------------
                         required time                        987.530    
                         arrival time                         -20.973    
  -------------------------------------------------------------------
                         slack                                966.557    

Slack (MET) :             966.585ns  (required time - arrival time)
  Source:                 TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TOP_i/CPU_0/inst/DC2EXE6/out_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        18.386ns  (logic 3.591ns (19.531%)  route 14.795ns (80.469%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 1002.260 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        1.432     2.511    TOP_i/CPU_0/inst/DC2EXE1/CLK
    SLICE_X60Y69         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.379     2.890 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/Q
                         net (fo=16, routed)          1.357     4.247    TOP_i/CPU_0/inst/DC2EXE2/DC2EXE_OP0_reg[1]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.105     4.352 r  TOP_i/CPU_0/inst/DC2EXE2/out[3]_i_15__1/O
                         net (fo=1, routed)           0.000     4.352    TOP_i/CPU_0/inst/DC2EXE1/S[1]
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.796 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[3]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     4.796    TOP_i/CPU_0/inst/DC2EXE1/out_reg[3]_i_6__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.896 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[7]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     4.896    TOP_i/CPU_0/inst/DC2EXE1/out_reg[7]_i_6__1_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.996 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[11]_i_6__1/CO[3]
                         net (fo=1, routed)           0.008     5.004    TOP_i/CPU_0/inst/DC2EXE1/out_reg[11]_i_6__1_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.104 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[15]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.104    TOP_i/CPU_0/inst/DC2EXE1/out_reg[15]_i_6__1_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.204 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[19]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.204    TOP_i/CPU_0/inst/DC2EXE1/out_reg[19]_i_6__1_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.304 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[23]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.304    TOP_i/CPU_0/inst/DC2EXE1/out_reg[23]_i_6__1_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.404 r  TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.404    TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_10_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.666 r  TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_4/O[3]
                         net (fo=4, routed)           1.046     6.712    TOP_i/CPU_0/inst/DC2EXE0/O[0]
    SLICE_X61Y78         LUT5 (Prop_lut5_I2_O)        0.250     6.962 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_5/O
                         net (fo=1, routed)           0.546     7.508    TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_5_n_0
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.105     7.613 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.613    TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_1_n_0
    SLICE_X61Y78         MUXF7 (Prop_muxf7_I0_O)      0.178     7.791 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0/O
                         net (fo=208, routed)         2.628    10.419    TOP_i/mem_control_0/inst/J_sig
    SLICE_X54Y67         LUT3 (Prop_lut3_I2_O)        0.252    10.671 r  TOP_i/mem_control_0/inst/INST[0]_INST_0/O
                         net (fo=4, routed)           0.783    11.455    TOP_i/CPU_0/inst/DC2EXE1/INST[0]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.105    11.560 f  TOP_i/CPU_0/inst/DC2EXE1/out[31]_i_4/O
                         net (fo=3, routed)           0.670    12.229    TOP_i/CPU_0/inst/DC2EXE0/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_4
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.105    12.334 r  TOP_i/CPU_0/inst/DC2EXE0/out[10]_i_6/O
                         net (fo=8, routed)           0.867    13.201    TOP_i/CPU_0/inst/DC2EXE0/out_reg[10]_2
    SLICE_X57Y70         LUT6 (Prop_lut6_I5_O)        0.105    13.306 r  TOP_i/CPU_0/inst/DC2EXE0/out[31]_i_12/O
                         net (fo=3, routed)           0.415    13.721    TOP_i/CPU_0/inst/DC2EXE1/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_2
    SLICE_X56Y70         LUT5 (Prop_lut5_I3_O)        0.105    13.826 f  TOP_i/CPU_0/inst/DC2EXE1/out[31]_i_6/O
                         net (fo=34, routed)          1.135    14.961    TOP_i/CPU_0/inst/DC2EXE6/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_2
    SLICE_X58Y73         LUT4 (Prop_lut4_I2_O)        0.105    15.066 r  TOP_i/CPU_0/inst/DC2EXE6/out[31]_i_7/O
                         net (fo=64, routed)          4.673    19.739    TOP_i/CPU_0/inst/REG_FILE/DC2REG_idx0[1]
    SLICE_X62Y81         MUXF8 (Prop_muxf8_S_O)       0.232    19.971 r  TOP_i/CPU_0/inst/REG_FILE/out_reg[16]_i_3/O
                         net (fo=2, routed)           0.667    20.638    TOP_i/CPU_0/inst/REG_FILE/out_reg[16]_i_3_n_0
    SLICE_X63Y80         LUT5 (Prop_lut5_I3_O)        0.259    20.897 r  TOP_i/CPU_0/inst/REG_FILE/out[16]_i_1__1/O
                         net (fo=1, routed)           0.000    20.897    TOP_i/CPU_0/inst/DC2EXE6/out_reg[0]_15
    SLICE_X63Y80         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE6/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905  1000.906    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077  1000.983 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        1.277  1002.260    TOP_i/CPU_0/inst/DC2EXE6/CLK
    SLICE_X63Y80         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE6/out_reg[16]/C
                         clock pessimism              0.192  1002.452    
                         clock uncertainty          -15.000   987.452    
    SLICE_X63Y80         FDCE (Setup_fdce_C_D)        0.030   987.482    TOP_i/CPU_0/inst/DC2EXE6/out_reg[16]
  -------------------------------------------------------------------
                         required time                        987.482    
                         arrival time                         -20.897    
  -------------------------------------------------------------------
                         slack                                966.585    

Slack (MET) :             966.608ns  (required time - arrival time)
  Source:                 TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TOP_i/CPU_0/inst/DC2EXE6/out_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        18.359ns  (logic 3.670ns (19.990%)  route 14.689ns (80.010%))
  Logic Levels:           21  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 1002.254 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        1.432     2.511    TOP_i/CPU_0/inst/DC2EXE1/CLK
    SLICE_X60Y69         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.379     2.890 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[1]/Q
                         net (fo=16, routed)          1.357     4.247    TOP_i/CPU_0/inst/DC2EXE2/DC2EXE_OP0_reg[1]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.105     4.352 r  TOP_i/CPU_0/inst/DC2EXE2/out[3]_i_15__1/O
                         net (fo=1, routed)           0.000     4.352    TOP_i/CPU_0/inst/DC2EXE1/S[1]
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.796 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[3]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     4.796    TOP_i/CPU_0/inst/DC2EXE1/out_reg[3]_i_6__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.896 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[7]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     4.896    TOP_i/CPU_0/inst/DC2EXE1/out_reg[7]_i_6__1_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.996 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[11]_i_6__1/CO[3]
                         net (fo=1, routed)           0.008     5.004    TOP_i/CPU_0/inst/DC2EXE1/out_reg[11]_i_6__1_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.104 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[15]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.104    TOP_i/CPU_0/inst/DC2EXE1/out_reg[15]_i_6__1_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.204 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[19]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.204    TOP_i/CPU_0/inst/DC2EXE1/out_reg[19]_i_6__1_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.304 r  TOP_i/CPU_0/inst/DC2EXE1/out_reg[23]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.304    TOP_i/CPU_0/inst/DC2EXE1/out_reg[23]_i_6__1_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.404 r  TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.404    TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_10_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.666 r  TOP_i/CPU_0/inst/DC2EXE1/J_sig_o_INST_0_i_4/O[3]
                         net (fo=4, routed)           1.046     6.712    TOP_i/CPU_0/inst/DC2EXE0/O[0]
    SLICE_X61Y78         LUT5 (Prop_lut5_I2_O)        0.250     6.962 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_5/O
                         net (fo=1, routed)           0.546     7.508    TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_5_n_0
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.105     7.613 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.613    TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0_i_1_n_0
    SLICE_X61Y78         MUXF7 (Prop_muxf7_I0_O)      0.178     7.791 f  TOP_i/CPU_0/inst/DC2EXE0/J_sig_o_INST_0/O
                         net (fo=208, routed)         2.628    10.419    TOP_i/mem_control_0/inst/J_sig
    SLICE_X54Y67         LUT3 (Prop_lut3_I2_O)        0.252    10.671 r  TOP_i/mem_control_0/inst/INST[0]_INST_0/O
                         net (fo=4, routed)           0.783    11.455    TOP_i/CPU_0/inst/DC2EXE1/INST[0]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.105    11.560 f  TOP_i/CPU_0/inst/DC2EXE1/out[31]_i_4/O
                         net (fo=3, routed)           0.670    12.229    TOP_i/CPU_0/inst/DC2EXE0/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_4
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.105    12.334 r  TOP_i/CPU_0/inst/DC2EXE0/out[10]_i_6/O
                         net (fo=8, routed)           0.867    13.201    TOP_i/CPU_0/inst/DC2EXE0/out_reg[10]_2
    SLICE_X57Y70         LUT6 (Prop_lut6_I5_O)        0.105    13.306 r  TOP_i/CPU_0/inst/DC2EXE0/out[31]_i_12/O
                         net (fo=3, routed)           0.415    13.721    TOP_i/CPU_0/inst/DC2EXE1/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_2
    SLICE_X56Y70         LUT5 (Prop_lut5_I3_O)        0.105    13.826 f  TOP_i/CPU_0/inst/DC2EXE1/out[31]_i_6/O
                         net (fo=34, routed)          0.730    14.556    TOP_i/CPU_0/inst/DC2EXE6/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_2
    SLICE_X60Y73         LUT4 (Prop_lut4_I2_O)        0.105    14.661 r  TOP_i/CPU_0/inst/DC2EXE6/out[31]_i_13/O
                         net (fo=128, routed)         5.027    19.688    TOP_i/CPU_0/inst/REG_FILE/DC2REG_idx0[2]
    SLICE_X59Y79         MUXF7 (Prop_muxf7_S_O)       0.227    19.915 r  TOP_i/CPU_0/inst/REG_FILE/out_reg[17]_i_6/O
                         net (fo=1, routed)           0.000    19.915    TOP_i/CPU_0/inst/REG_FILE/out_reg[17]_i_6_n_0
    SLICE_X59Y79         MUXF8 (Prop_muxf8_I1_O)      0.079    19.994 r  TOP_i/CPU_0/inst/REG_FILE/out_reg[17]_i_3/O
                         net (fo=2, routed)           0.612    20.606    TOP_i/CPU_0/inst/REG_FILE/out_reg[17]_i_3_n_0
    SLICE_X60Y75         LUT5 (Prop_lut5_I3_O)        0.264    20.870 r  TOP_i/CPU_0/inst/REG_FILE/out[17]_i_1__1/O
                         net (fo=1, routed)           0.000    20.870    TOP_i/CPU_0/inst/DC2EXE6/out_reg[0]_14
    SLICE_X60Y75         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE6/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905  1000.906    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077  1000.983 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        1.271  1002.254    TOP_i/CPU_0/inst/DC2EXE6/CLK
    SLICE_X60Y75         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE6/out_reg[17]/C
                         clock pessimism              0.192  1002.446    
                         clock uncertainty          -15.000   987.446    
    SLICE_X60Y75         FDCE (Setup_fdce_C_D)        0.032   987.478    TOP_i/CPU_0/inst/DC2EXE6/out_reg[17]
  -------------------------------------------------------------------
                         required time                        987.478    
                         arrival time                         -20.870    
  -------------------------------------------------------------------
                         slack                                966.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 TOP_i/CPU_0/inst/EXE2MEM3/out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TOP_i/CPU_0/inst/MEM2WB2/out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        0.567     0.903    TOP_i/CPU_0/inst/EXE2MEM3/CLK
    SLICE_X56Y71         FDCE                                         r  TOP_i/CPU_0/inst/EXE2MEM3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  TOP_i/CPU_0/inst/EXE2MEM3/out_reg[1]/Q
                         net (fo=1, routed)           0.058     1.102    TOP_i/CPU_0/inst/MEM2WB2/EXE2MEM_result_idx_reg[1]
    SLICE_X56Y71         FDCE                                         r  TOP_i/CPU_0/inst/MEM2WB2/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        0.835     1.201    TOP_i/CPU_0/inst/MEM2WB2/CLK
    SLICE_X56Y71         FDCE                                         r  TOP_i/CPU_0/inst/MEM2WB2/out_reg[1]/C
                         clock pessimism             -0.298     0.903    
    SLICE_X56Y71         FDCE (Hold_fdce_C_D)         0.076     0.979    TOP_i/CPU_0/inst/MEM2WB2/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 TOP_i/CPU_0/inst/EXE2MEM1/out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TOP_i/CPU_0/inst/MEM2WB1/out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.288%)  route 0.310ns (68.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        0.564     0.900    TOP_i/CPU_0/inst/EXE2MEM1/CLK
    SLICE_X57Y74         FDCE                                         r  TOP_i/CPU_0/inst/EXE2MEM1/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  TOP_i/CPU_0/inst/EXE2MEM1/out_reg[11]/Q
                         net (fo=3, routed)           0.310     1.350    TOP_i/CPU_0/inst/MEM2WB1/MEM2DR_addr[11]
    SLICE_X48Y73         FDCE                                         r  TOP_i/CPU_0/inst/MEM2WB1/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        0.809     1.175    TOP_i/CPU_0/inst/MEM2WB1/CLK
    SLICE_X48Y73         FDCE                                         r  TOP_i/CPU_0/inst/MEM2WB1/out_reg[11]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X48Y73         FDCE (Hold_fdce_C_D)         0.066     1.206    TOP_i/CPU_0/inst/MEM2WB1/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 TOP_i/CPU_0/inst/PCREG/PC_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TOP_i/CPU_0/inst/RI2DC_PC/PC_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.942%)  route 0.102ns (35.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        0.570     0.906    TOP_i/CPU_0/inst/PCREG/CLK
    SLICE_X67Y79         FDCE                                         r  TOP_i/CPU_0/inst/PCREG/PC_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDCE (Prop_fdce_C_Q)         0.141     1.047 r  TOP_i/CPU_0/inst/PCREG/PC_reg[31]/Q
                         net (fo=2, routed)           0.102     1.149    TOP_i/CPU_0/inst/PCREG/PC[31]
    SLICE_X66Y79         LUT2 (Prop_lut2_I0_O)        0.048     1.197 r  TOP_i/CPU_0/inst/PCREG/PC_o[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.197    TOP_i/CPU_0/inst/RI2DC_PC/PC_o[31]
    SLICE_X66Y79         FDCE                                         r  TOP_i/CPU_0/inst/RI2DC_PC/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        0.837     1.203    TOP_i/CPU_0/inst/RI2DC_PC/CLK
    SLICE_X66Y79         FDCE                                         r  TOP_i/CPU_0/inst/RI2DC_PC/PC_reg[31]/C
                         clock pessimism             -0.284     0.919    
    SLICE_X66Y79         FDCE (Hold_fdce_C_D)         0.131     1.050    TOP_i/CPU_0/inst/RI2DC_PC/PC_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 TOP_i/CPU_0/inst/RI2DC_PC/PC_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TOP_i/CPU_0/inst/DC2EXE4/out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.749%)  route 0.097ns (34.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        0.567     0.903    TOP_i/CPU_0/inst/RI2DC_PC/CLK
    SLICE_X67Y73         FDCE                                         r  TOP_i/CPU_0/inst/RI2DC_PC/PC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  TOP_i/CPU_0/inst/RI2DC_PC/PC_reg[13]/Q
                         net (fo=2, routed)           0.097     1.140    TOP_i/CPU_0/inst/DC2EXE0/Q[13]
    SLICE_X66Y73         LUT3 (Prop_lut3_I1_O)        0.045     1.185 r  TOP_i/CPU_0/inst/DC2EXE0/out[13]_i_1__4/O
                         net (fo=1, routed)           0.000     1.185    TOP_i/CPU_0/inst/DC2EXE4/PC_reg[13]
    SLICE_X66Y73         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE4/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        0.833     1.199    TOP_i/CPU_0/inst/DC2EXE4/CLK
    SLICE_X66Y73         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE4/out_reg[13]/C
                         clock pessimism             -0.283     0.916    
    SLICE_X66Y73         FDCE (Hold_fdce_C_D)         0.120     1.036    TOP_i/CPU_0/inst/DC2EXE4/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 TOP_i/CPU_0/inst/RI2DC_PC/PC_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TOP_i/CPU_0/inst/DC2EXE4/out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.558%)  route 0.102ns (35.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        0.567     0.903    TOP_i/CPU_0/inst/RI2DC_PC/CLK
    SLICE_X67Y76         FDCE                                         r  TOP_i/CPU_0/inst/RI2DC_PC/PC_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  TOP_i/CPU_0/inst/RI2DC_PC/PC_reg[22]/Q
                         net (fo=2, routed)           0.102     1.146    TOP_i/CPU_0/inst/DC2EXE0/Q[22]
    SLICE_X66Y76         LUT3 (Prop_lut3_I1_O)        0.045     1.191 r  TOP_i/CPU_0/inst/DC2EXE0/out[22]_i_1__2/O
                         net (fo=1, routed)           0.000     1.191    TOP_i/CPU_0/inst/DC2EXE4/PC_reg[22]
    SLICE_X66Y76         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE4/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        0.833     1.199    TOP_i/CPU_0/inst/DC2EXE4/CLK
    SLICE_X66Y76         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE4/out_reg[22]/C
                         clock pessimism             -0.283     0.916    
    SLICE_X66Y76         FDCE (Hold_fdce_C_D)         0.121     1.037    TOP_i/CPU_0/inst/DC2EXE4/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 TOP_i/CPU_0/inst/EXE2MEM1/out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TOP_i/CPU_0/inst/MEM2WB1/out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.961%)  route 0.330ns (70.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        0.565     0.901    TOP_i/CPU_0/inst/EXE2MEM1/CLK
    SLICE_X56Y73         FDCE                                         r  TOP_i/CPU_0/inst/EXE2MEM1/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_fdce_C_Q)         0.141     1.042 r  TOP_i/CPU_0/inst/EXE2MEM1/out_reg[13]/Q
                         net (fo=2, routed)           0.330     1.371    TOP_i/CPU_0/inst/MEM2WB1/MEM2DR_addr[13]
    SLICE_X48Y72         FDCE                                         r  TOP_i/CPU_0/inst/MEM2WB1/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        0.811     1.177    TOP_i/CPU_0/inst/MEM2WB1/CLK
    SLICE_X48Y72         FDCE                                         r  TOP_i/CPU_0/inst/MEM2WB1/out_reg[13]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X48Y72         FDCE (Hold_fdce_C_D)         0.066     1.208    TOP_i/CPU_0/inst/MEM2WB1/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 TOP_i/CPU_0/inst/EXE2MEM1/out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TOP_i/CPU_0/inst/MEM2WB1/out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.889%)  route 0.365ns (72.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        0.539     0.875    TOP_i/CPU_0/inst/EXE2MEM1/CLK
    SLICE_X52Y74         FDCE                                         r  TOP_i/CPU_0/inst/EXE2MEM1/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.141     1.016 r  TOP_i/CPU_0/inst/EXE2MEM1/out_reg[6]/Q
                         net (fo=3, routed)           0.365     1.380    TOP_i/CPU_0/inst/MEM2WB1/MEM2DR_addr[6]
    SLICE_X34Y72         FDCE                                         r  TOP_i/CPU_0/inst/MEM2WB1/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        0.812     1.178    TOP_i/CPU_0/inst/MEM2WB1/CLK
    SLICE_X34Y72         FDCE                                         r  TOP_i/CPU_0/inst/MEM2WB1/out_reg[6]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X34Y72         FDCE (Hold_fdce_C_D)         0.063     1.206    TOP_i/CPU_0/inst/MEM2WB1/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 TOP_i/CPU_0/inst/EXE2MEM3/out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TOP_i/CPU_0/inst/MEM2WB2/out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        0.542     0.878    TOP_i/CPU_0/inst/EXE2MEM3/CLK
    SLICE_X51Y72         FDCE                                         r  TOP_i/CPU_0/inst/EXE2MEM3/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDCE (Prop_fdce_C_Q)         0.141     1.019 r  TOP_i/CPU_0/inst/EXE2MEM3/out_reg[4]/Q
                         net (fo=1, routed)           0.108     1.127    TOP_i/CPU_0/inst/MEM2WB2/EXE2MEM_result_idx_reg[4]
    SLICE_X51Y72         FDCE                                         r  TOP_i/CPU_0/inst/MEM2WB2/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        0.807     1.173    TOP_i/CPU_0/inst/MEM2WB2/CLK
    SLICE_X51Y72         FDCE                                         r  TOP_i/CPU_0/inst/MEM2WB2/out_reg[4]/C
                         clock pessimism             -0.295     0.878    
    SLICE_X51Y72         FDCE (Hold_fdce_C_D)         0.072     0.950    TOP_i/CPU_0/inst/MEM2WB2/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 TOP_i/CPU_0/inst/EXE2MEM1/out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TOP_i/CPU_0/inst/MEM2WB1/out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.950%)  route 0.382ns (73.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        0.540     0.876    TOP_i/CPU_0/inst/EXE2MEM1/CLK
    SLICE_X51Y73         FDCE                                         r  TOP_i/CPU_0/inst/EXE2MEM1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDCE (Prop_fdce_C_Q)         0.141     1.017 r  TOP_i/CPU_0/inst/EXE2MEM1/out_reg[0]/Q
                         net (fo=1, routed)           0.382     1.399    TOP_i/CPU_0/inst/MEM2WB1/MEM2DR_addr[0]
    SLICE_X33Y72         FDCE                                         r  TOP_i/CPU_0/inst/MEM2WB1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        0.812     1.178    TOP_i/CPU_0/inst/MEM2WB1/CLK
    SLICE_X33Y72         FDCE                                         r  TOP_i/CPU_0/inst/MEM2WB1/out_reg[0]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X33Y72         FDCE (Hold_fdce_C_D)         0.070     1.213    TOP_i/CPU_0/inst/MEM2WB1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 TOP_i/CPU_0/inst/DC2EXE3/out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TOP_i/CPU_0/inst/EXE2MEM2/out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.533%)  route 0.371ns (72.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        0.540     0.876    TOP_i/CPU_0/inst/DC2EXE3/CLK
    SLICE_X53Y73         FDCE                                         r  TOP_i/CPU_0/inst/DC2EXE3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDCE (Prop_fdce_C_Q)         0.141     1.017 r  TOP_i/CPU_0/inst/DC2EXE3/out_reg[0]/Q
                         net (fo=1, routed)           0.371     1.388    TOP_i/CPU_0/inst/EXE2MEM2/DC2EXE_store_data_reg[0]
    SLICE_X34Y74         FDCE                                         r  TOP_i/CPU_0/inst/EXE2MEM2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TOP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1450, routed)        0.809     1.175    TOP_i/CPU_0/inst/EXE2MEM2/CLK
    SLICE_X34Y74         FDCE                                         r  TOP_i/CPU_0/inst/EXE2MEM2/out_reg[0]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X34Y74         FDCE (Hold_fdce_C_D)         0.059     1.199    TOP_i/CPU_0/inst/EXE2MEM2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { TOP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         1000.000    997.830    RAMB36_X2Y12  TOP_i/ID_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         1000.000    997.830    RAMB36_X2Y12  TOP_i/ID_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         1000.000    997.830    RAMB36_X5Y11  TOP_i/ID_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         1000.000    997.830    RAMB36_X5Y11  TOP_i/ID_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         1000.000    997.830    RAMB36_X4Y8   TOP_i/ID_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         1000.000    997.830    RAMB36_X4Y8   TOP_i/ID_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         1000.000    997.830    RAMB36_X4Y12  TOP_i/ID_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         1000.000    997.830    RAMB36_X4Y12  TOP_i/ID_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         1000.000    997.830    RAMB36_X2Y23  TOP_i/ID_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         1000.000    997.830    RAMB36_X2Y23  TOP_i/ID_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X37Y82  TOP_i/CPU_0/inst/REG_FILE/regfile_reg[16][25]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X58Y82  TOP_i/CPU_0/inst/REG_FILE/regfile_reg[16][26]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X58Y82  TOP_i/CPU_0/inst/REG_FILE/regfile_reg[16][27]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X58Y82  TOP_i/CPU_0/inst/REG_FILE/regfile_reg[16][28]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X58Y82  TOP_i/CPU_0/inst/REG_FILE/regfile_reg[16][29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X37Y64  TOP_i/CPU_0/inst/REG_FILE/regfile_reg[16][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X37Y64  TOP_i/CPU_0/inst/REG_FILE/regfile_reg[16][2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X58Y82  TOP_i/CPU_0/inst/REG_FILE/regfile_reg[16][31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X50Y65  TOP_i/CPU_0/inst/REG_FILE/regfile_reg[16][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X50Y65  TOP_i/CPU_0/inst/REG_FILE/regfile_reg[16][3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X44Y82  TOP_i/CPU_0/inst/REG_FILE/regfile_reg[16][23]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X44Y82  TOP_i/CPU_0/inst/REG_FILE/regfile_reg[16][23]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X44Y82  TOP_i/CPU_0/inst/REG_FILE/regfile_reg[16][24]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X44Y82  TOP_i/CPU_0/inst/REG_FILE/regfile_reg[16][24]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X37Y82  TOP_i/CPU_0/inst/REG_FILE/regfile_reg[16][25]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X37Y82  TOP_i/CPU_0/inst/REG_FILE/regfile_reg[16][25]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X58Y82  TOP_i/CPU_0/inst/REG_FILE/regfile_reg[16][26]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X58Y82  TOP_i/CPU_0/inst/REG_FILE/regfile_reg[16][26]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X58Y82  TOP_i/CPU_0/inst/REG_FILE/regfile_reg[16][27]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X58Y82  TOP_i/CPU_0/inst/REG_FILE/regfile_reg[16][27]/C



