autoidx 25
attribute \cells_not_processed 1
attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:7.1-54.10"
module \clk_div_45
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:30.1-39.4"
  wire width 4 $0\counter1[3:0]
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:41.1-50.4"
  wire width 4 $0\counter2[3:0]
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:30.1-39.4"
  wire $0\toggle1[0:0]
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:41.1-50.4"
  wire $0\toggle2[0:0]
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:38.16-38.28"
  wire width 32 $add$asicworld/verilog/code_hdl_models_clk_div_45.v:38$10_Y
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:49.15-49.27"
  wire width 32 $add$asicworld/verilog/code_hdl_models_clk_div_45.v:49$20_Y
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:52.19-52.57"
  wire $and$asicworld/verilog/code_hdl_models_clk_div_45.v:52$24_Y
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:31.5-31.19"
  wire $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:31$2_Y
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:34.15-34.28"
  wire $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:34$3_Y
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:34.57-34.70"
  wire $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:34$6_Y
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:42.5-42.19"
  wire $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:42$12_Y
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:45.15-45.28"
  wire $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:45$13_Y
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:45.57-45.70"
  wire $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:45$16_Y
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:34.15-34.39"
  wire $logic_and$asicworld/verilog/code_hdl_models_clk_div_45.v:34$4_Y
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:34.45-34.70"
  wire $logic_and$asicworld/verilog/code_hdl_models_clk_div_45.v:34$7_Y
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:45.15-45.40"
  wire $logic_and$asicworld/verilog/code_hdl_models_clk_div_45.v:45$15_Y
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:45.46-45.70"
  wire $logic_and$asicworld/verilog/code_hdl_models_clk_div_45.v:45$17_Y
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:52.20-52.47"
  wire $logic_and$asicworld/verilog/code_hdl_models_clk_div_45.v:52$23_Y
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:34.14-34.71"
  wire $logic_or$asicworld/verilog/code_hdl_models_clk_div_45.v:34$8_Y
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:45.14-45.71"
  wire $logic_or$asicworld/verilog/code_hdl_models_clk_div_45.v:45$18_Y
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:52.20-52.31"
  wire $lt$asicworld/verilog/code_hdl_models_clk_div_45.v:52$21_Y
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:52.35-52.47"
  wire $lt$asicworld/verilog/code_hdl_models_clk_div_45.v:52$22_Y
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:34.45-34.53"
  wire $not$asicworld/verilog/code_hdl_models_clk_div_45.v:34$5_Y
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:36.16-36.24"
  wire $not$asicworld/verilog/code_hdl_models_clk_div_45.v:36$9_Y
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:45.32-45.40"
  wire $not$asicworld/verilog/code_hdl_models_clk_div_45.v:45$14_Y
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:47.15-47.23"
  wire $not$asicworld/verilog/code_hdl_models_clk_div_45.v:47$19_Y
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:14.12-14.18"
  wire input 1 \clk_in
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:16.12-16.19"
  wire output 3 \clk_out
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:24.13-24.21"
  wire width 4 \counter1
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:25.13-25.21"
  wire width 4 \counter2
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:15.12-15.18"
  wire input 2 \enable
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:26.13-26.20"
  wire \toggle1
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:27.13-27.20"
  wire \toggle2
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:38.16-38.28"
  cell $add $add$asicworld/verilog/code_hdl_models_clk_div_45.v:38$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \counter1
    connect \B 1
    connect \Y $add$asicworld/verilog/code_hdl_models_clk_div_45.v:38$10_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:49.15-49.27"
  cell $add $add$asicworld/verilog/code_hdl_models_clk_div_45.v:49$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \counter2
    connect \B 1
    connect \Y $add$asicworld/verilog/code_hdl_models_clk_div_45.v:49$20_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:52.19-52.57"
  cell $and $and$asicworld/verilog/code_hdl_models_clk_div_45.v:52$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$asicworld/verilog/code_hdl_models_clk_div_45.v:52$23_Y
    connect \B \enable
    connect \Y $and$asicworld/verilog/code_hdl_models_clk_div_45.v:52$24_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:31.5-31.19"
  cell $eq $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:31$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enable
    connect \B 1'0
    connect \Y $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:31$2_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:34.15-34.28"
  cell $eq $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:34$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \counter1
    connect \B 3
    connect \Y $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:34$3_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:34.57-34.70"
  cell $eq $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:34$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \counter1
    connect \B 4
    connect \Y $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:34$6_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:42.5-42.19"
  cell $eq $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:42$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enable
    connect \B 1'0
    connect \Y $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:42$12_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:45.15-45.28"
  cell $eq $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:45$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \counter2
    connect \B 3
    connect \Y $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:45$13_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:45.57-45.70"
  cell $eq $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:45$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \counter2
    connect \B 4
    connect \Y $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:45$16_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:34.15-34.39"
  cell $logic_and $logic_and$asicworld/verilog/code_hdl_models_clk_div_45.v:34$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:34$3_Y
    connect \B \toggle2
    connect \Y $logic_and$asicworld/verilog/code_hdl_models_clk_div_45.v:34$4_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:34.45-34.70"
  cell $logic_and $logic_and$asicworld/verilog/code_hdl_models_clk_div_45.v:34$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$asicworld/verilog/code_hdl_models_clk_div_45.v:34$5_Y
    connect \B $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:34$6_Y
    connect \Y $logic_and$asicworld/verilog/code_hdl_models_clk_div_45.v:34$7_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:45.15-45.40"
  cell $logic_and $logic_and$asicworld/verilog/code_hdl_models_clk_div_45.v:45$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:45$13_Y
    connect \B $not$asicworld/verilog/code_hdl_models_clk_div_45.v:45$14_Y
    connect \Y $logic_and$asicworld/verilog/code_hdl_models_clk_div_45.v:45$15_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:45.46-45.70"
  cell $logic_and $logic_and$asicworld/verilog/code_hdl_models_clk_div_45.v:45$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \toggle2
    connect \B $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:45$16_Y
    connect \Y $logic_and$asicworld/verilog/code_hdl_models_clk_div_45.v:45$17_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:52.20-52.47"
  cell $logic_and $logic_and$asicworld/verilog/code_hdl_models_clk_div_45.v:52$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$asicworld/verilog/code_hdl_models_clk_div_45.v:52$21_Y
    connect \B $lt$asicworld/verilog/code_hdl_models_clk_div_45.v:52$22_Y
    connect \Y $logic_and$asicworld/verilog/code_hdl_models_clk_div_45.v:52$23_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:34.14-34.71"
  cell $logic_or $logic_or$asicworld/verilog/code_hdl_models_clk_div_45.v:34$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$asicworld/verilog/code_hdl_models_clk_div_45.v:34$4_Y
    connect \B $logic_and$asicworld/verilog/code_hdl_models_clk_div_45.v:34$7_Y
    connect \Y $logic_or$asicworld/verilog/code_hdl_models_clk_div_45.v:34$8_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:45.14-45.71"
  cell $logic_or $logic_or$asicworld/verilog/code_hdl_models_clk_div_45.v:45$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$asicworld/verilog/code_hdl_models_clk_div_45.v:45$15_Y
    connect \B $logic_and$asicworld/verilog/code_hdl_models_clk_div_45.v:45$17_Y
    connect \Y $logic_or$asicworld/verilog/code_hdl_models_clk_div_45.v:45$18_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:52.20-52.31"
  cell $lt $lt$asicworld/verilog/code_hdl_models_clk_div_45.v:52$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \counter1
    connect \B 3
    connect \Y $lt$asicworld/verilog/code_hdl_models_clk_div_45.v:52$21_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:52.35-52.47"
  cell $lt $lt$asicworld/verilog/code_hdl_models_clk_div_45.v:52$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \counter2
    connect \B 3
    connect \Y $lt$asicworld/verilog/code_hdl_models_clk_div_45.v:52$22_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:34.45-34.53"
  cell $not $not$asicworld/verilog/code_hdl_models_clk_div_45.v:34$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \toggle1
    connect \Y $not$asicworld/verilog/code_hdl_models_clk_div_45.v:34$5_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:36.16-36.24"
  cell $not $not$asicworld/verilog/code_hdl_models_clk_div_45.v:36$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \toggle1
    connect \Y $not$asicworld/verilog/code_hdl_models_clk_div_45.v:36$9_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:45.32-45.40"
  cell $not $not$asicworld/verilog/code_hdl_models_clk_div_45.v:45$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \toggle2
    connect \Y $not$asicworld/verilog/code_hdl_models_clk_div_45.v:45$14_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:47.15-47.23"
  cell $not $not$asicworld/verilog/code_hdl_models_clk_div_45.v:47$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \toggle2
    connect \Y $not$asicworld/verilog/code_hdl_models_clk_div_45.v:47$19_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:30.1-39.4"
  process $proc$asicworld/verilog/code_hdl_models_clk_div_45.v:30$1
    assign $0\counter1[3:0] \counter1
    assign $0\toggle1[0:0] \toggle1
    attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:31.1-39.4"
    switch $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:31$2_Y
      attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:31.5-31.19"
      case 1'1
        assign $0\counter1[3:0] 4'0000
        assign $0\toggle1[0:0] 1'0
      attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:34.5-34.9"
      case 
        attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:34.10-39.4"
        switch $logic_or$asicworld/verilog/code_hdl_models_clk_div_45.v:34$8_Y
          attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:34.14-34.71"
          case 1'1
            assign $0\counter1[3:0] 4'0000
            assign $0\toggle1[0:0] $not$asicworld/verilog/code_hdl_models_clk_div_45.v:36$9_Y
          attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:37.5-37.9"
          case 
            assign $0\counter1[3:0] $add$asicworld/verilog/code_hdl_models_clk_div_45.v:38$10_Y [3:0]
        end
    end
    sync posedge \clk_in
      update \counter1 $0\counter1[3:0]
      update \toggle1 $0\toggle1[0:0]
  end
  attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:41.1-50.4"
  process $proc$asicworld/verilog/code_hdl_models_clk_div_45.v:41$11
    assign $0\counter2[3:0] \counter2
    assign $0\toggle2[0:0] \toggle2
    attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:42.1-50.4"
    switch $eq$asicworld/verilog/code_hdl_models_clk_div_45.v:42$12_Y
      attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:42.5-42.19"
      case 1'1
        assign $0\counter2[3:0] 4'0000
        assign $0\toggle2[0:0] 1'0
      attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:45.5-45.9"
      case 
        attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:45.10-50.4"
        switch $logic_or$asicworld/verilog/code_hdl_models_clk_div_45.v:45$18_Y
          attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:45.14-45.71"
          case 1'1
            assign $0\counter2[3:0] 4'0000
            assign $0\toggle2[0:0] $not$asicworld/verilog/code_hdl_models_clk_div_45.v:47$19_Y
          attribute \src "asicworld/verilog/code_hdl_models_clk_div_45.v:48.6-48.10"
          case 
            assign $0\counter2[3:0] $add$asicworld/verilog/code_hdl_models_clk_div_45.v:49$20_Y [3:0]
        end
    end
    sync negedge \clk_in
      update \counter2 $0\counter2[3:0]
      update \toggle2 $0\toggle2[0:0]
  end
  connect \clk_out $and$asicworld/verilog/code_hdl_models_clk_div_45.v:52$24_Y
end
