Info: Generated by version: 22.3 build 104
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/yuzong/Desktop/Research/BrAMAC/Quartus/DSP_Test/dsp_mac_8bit_stratix.ip --block-symbol-file --output-directory=/home/yuzong/Desktop/Research/BrAMAC/Quartus/DSP_Test/dsp_mac_8bit_stratix --family="Stratix 10" --part=1SG280HH1F55I1VG
Info: dsp_mac_8bit_stratix.s10_native_fixed_point_dsp_0: If the control signal (sub,negate,accumulate, loadconst) is tied to a constant value, the corresponding control signal input register must not be used.
Info: dsp_mac_8bit_stratix.s10_native_fixed_point_dsp_0: Info: If the control signal (sub,negate,accumulate,loadconst) is tied to constant value, the corresponding control signal pipeline register must not be used 
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/yuzong/Desktop/Research/BrAMAC/Quartus/DSP_Test/dsp_mac_8bit_stratix.ip --synthesis=VERILOG --output-directory=/home/yuzong/Desktop/Research/BrAMAC/Quartus/DSP_Test/dsp_mac_8bit_stratix --family="Stratix 10" --part=1SG280HH1F55I1VG
Info: dsp_mac_8bit_stratix.s10_native_fixed_point_dsp_0: If the control signal (sub,negate,accumulate, loadconst) is tied to a constant value, the corresponding control signal input register must not be used.
Info: dsp_mac_8bit_stratix.s10_native_fixed_point_dsp_0: Info: If the control signal (sub,negate,accumulate,loadconst) is tied to constant value, the corresponding control signal pipeline register must not be used 
Info: dsp_mac_8bit_stratix: "Transforming system: dsp_mac_8bit_stratix"
Info: dsp_mac_8bit_stratix: "Naming system components in system: dsp_mac_8bit_stratix"
Info: dsp_mac_8bit_stratix: "Processing generation queue"
Info: dsp_mac_8bit_stratix: "Generating: dsp_mac_8bit_stratix"
Info: dsp_mac_8bit_stratix: "Generating: dsp_mac_8bit_stratix_altera_s10_native_fixed_point_dsp_1910_n6pop3q"
Info: dsp_mac_8bit_stratix: Done "dsp_mac_8bit_stratix" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
