# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab3_ALU_NishiokaGuevara.srcs/sources_1/new/ALU.vhd" \
"../../../../Lab3_ALU_NishiokaGuevara.srcs/sim_1/new/ALUtb.vhd" \

# Do not sort compile order
nosort
