// Seed: 835124558
module module_0 (
    output wor id_0,
    input tri id_1,
    input supply0 id_2,
    input wor id_3,
    input wand id_4,
    input wand id_5,
    output supply1 id_6,
    output uwire id_7,
    input supply0 id_8,
    input supply0 id_9,
    output supply1 id_10
);
  wire id_12;
  assign id_7  = 1'b0;
  assign id_10 = 1;
  assign id_7  = id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output wand id_2,
    input supply1 id_3,
    output wire id_4,
    input wor id_5,
    output supply0 id_6,
    output supply0 id_7,
    output wor id_8,
    input tri1 id_9,
    output supply0 id_10,
    output tri0 id_11,
    input wire id_12,
    input wire id_13,
    input wire id_14,
    input wire id_15,
    input tri0 id_16,
    input wor id_17
);
  wire id_19;
  module_0(
      id_4, id_13, id_12, id_5, id_1, id_3, id_4, id_11, id_15, id_3, id_8
  );
endmodule
