cd /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c;                                                                \
questa-2023.4 vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a"                               \
+INST_HEX=stim_instr.txt                                                                    \
+DATA_HEX=stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC010000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log   +log_file_16=./core_16_traces.log   +log_file_17=./core_17_traces.log   +log_file_18=./core_18_traces.log   +log_file_19=./core_19_traces.log   +log_file_20=./core_20_traces.log   +log_file_21=./core_21_traces.log   +log_file_22=./core_22_traces.log   +log_file_23=./core_23_traces.log   +log_file_24=./core_24_traces.log   +log_file_25=./core_25_traces.log   +log_file_26=./core_26_traces.log   +log_file_27=./core_27_traces.log   +log_file_28=./core_28_traces.log   +log_file_29=./core_29_traces.log   +log_file_30=./core_30_traces.log   +log_file_31=./core_31_traces.log   +log_file_32=./core_32_traces.log   +log_file_33=./core_33_traces.log   +log_file_34=./core_34_traces.log   +log_file_35=./core_35_traces.log   +log_file_36=./core_36_traces.log   +log_file_37=./core_37_traces.log   +log_file_38=./core_38_traces.log   +log_file_39=./core_39_traces.log   +log_file_40=./core_40_traces.log   +log_file_41=./core_41_traces.log   +log_file_42=./core_42_traces.log   +log_file_43=./core_43_traces.log   +log_file_44=./core_44_traces.log   +log_file_45=./core_45_traces.log   +log_file_46=./core_46_traces.log   +log_file_47=./core_47_traces.log   +log_file_48=./core_48_traces.log   +log_file_49=./core_49_traces.log   +log_file_50=./core_50_traces.log   +log_file_51=./core_51_traces.log   +log_file_52=./core_52_traces.log   +log_file_53=./core_53_traces.log   +log_file_54=./core_54_traces.log   +log_file_55=./core_55_traces.log   +log_file_56=./core_56_traces.log   +log_file_57=./core_57_traces.log   +log_file_58=./core_58_traces.log   +log_file_59=./core_59_traces.log   +log_file_60=./core_60_traces.log   +log_file_61=./core_61_traces.log   +log_file_62=./core_62_traces.log   +log_file_63=./core_63_traces.log   +log_file_64=./core_64_traces.log   +log_file_65=./core_65_traces.log   +log_file_66=./core_66_traces.log   +log_file_67=./core_67_traces.log   +log_file_68=./core_68_traces.log   +log_file_69=./core_69_traces.log   +log_file_70=./core_70_traces.log   +log_file_71=./core_71_traces.log   +log_file_72=./core_72_traces.log   +log_file_73=./core_73_traces.log   +log_file_74=./core_74_traces.log   +log_file_75=./core_75_traces.log   +log_file_76=./core_76_traces.log   +log_file_77=./core_77_traces.log   +log_file_78=./core_78_traces.log   +log_file_79=./core_79_traces.log   +log_file_80=./core_80_traces.log   +log_file_81=./core_81_traces.log   +log_file_82=./core_82_traces.log   +log_file_83=./core_83_traces.log   +log_file_84=./core_84_traces.log   +log_file_85=./core_85_traces.log   +log_file_86=./core_86_traces.log   +log_file_87=./core_87_traces.log   +log_file_88=./core_88_traces.log   +log_file_89=./core_89_traces.log   +log_file_90=./core_90_traces.log   +log_file_91=./core_91_traces.log   +log_file_92=./core_92_traces.log   +log_file_93=./core_93_traces.log   +log_file_94=./core_94_traces.log   +log_file_95=./core_95_traces.log   +log_file_96=./core_96_traces.log   +log_file_97=./core_97_traces.log   +log_file_98=./core_98_traces.log   +log_file_99=./core_99_traces.log   +log_file_100=./core_100_traces.log   +log_file_101=./core_101_traces.log   +log_file_102=./core_102_traces.log   +log_file_103=./core_103_traces.log   +log_file_104=./core_104_traces.log   +log_file_105=./core_105_traces.log   +log_file_106=./core_106_traces.log   +log_file_107=./core_107_traces.log   +log_file_108=./core_108_traces.log   +log_file_109=./core_109_traces.log   +log_file_110=./core_110_traces.log   +log_file_111=./core_111_traces.log   +log_file_112=./core_112_traces.log   +log_file_113=./core_113_traces.log   +log_file_114=./core_114_traces.log   +log_file_115=./core_115_traces.log   +log_file_116=./core_116_traces.log   +log_file_117=./core_117_traces.log   +log_file_118=./core_118_traces.log   +log_file_119=./core_119_traces.log   +log_file_120=./core_120_traces.log   +log_file_121=./core_121_traces.log   +log_file_122=./core_122_traces.log   +log_file_123=./core_123_traces.log   +log_file_124=./core_124_traces.log   +log_file_125=./core_125_traces.log   +log_file_126=./core_126_traces.log   +log_file_127=./core_127_traces.log   +log_file_128=./core_128_traces.log   +log_file_129=./core_129_traces.log   +log_file_130=./core_130_traces.log   +log_file_131=./core_131_traces.log   +log_file_132=./core_132_traces.log   +log_file_133=./core_133_traces.log   +log_file_134=./core_134_traces.log   +log_file_135=./core_135_traces.log   +log_file_136=./core_136_traces.log   +log_file_137=./core_137_traces.log   +log_file_138=./core_138_traces.log   +log_file_139=./core_139_traces.log   +log_file_140=./core_140_traces.log   +log_file_141=./core_141_traces.log   +log_file_142=./core_142_traces.log   +log_file_143=./core_143_traces.log   +log_file_144=./core_144_traces.log   +log_file_145=./core_145_traces.log   +log_file_146=./core_146_traces.log   +log_file_147=./core_147_traces.log   +log_file_148=./core_148_traces.log   +log_file_149=./core_149_traces.log   +log_file_150=./core_150_traces.log   +log_file_151=./core_151_traces.log   +log_file_152=./core_152_traces.log   +log_file_153=./core_153_traces.log   +log_file_154=./core_154_traces.log   +log_file_155=./core_155_traces.log   +log_file_156=./core_156_traces.log   +log_file_157=./core_157_traces.log   +log_file_158=./core_158_traces.log   +log_file_159=./core_159_traces.log   +log_file_160=./core_160_traces.log   +log_file_161=./core_161_traces.log   +log_file_162=./core_162_traces.log   +log_file_163=./core_163_traces.log   +log_file_164=./core_164_traces.log   +log_file_165=./core_165_traces.log   +log_file_166=./core_166_traces.log   +log_file_167=./core_167_traces.log   +log_file_168=./core_168_traces.log   +log_file_169=./core_169_traces.log   +log_file_170=./core_170_traces.log   +log_file_171=./core_171_traces.log   +log_file_172=./core_172_traces.log   +log_file_173=./core_173_traces.log   +log_file_174=./core_174_traces.log   +log_file_175=./core_175_traces.log   +log_file_176=./core_176_traces.log   +log_file_177=./core_177_traces.log   +log_file_178=./core_178_traces.log   +log_file_179=./core_179_traces.log   +log_file_180=./core_180_traces.log   +log_file_181=./core_181_traces.log   +log_file_182=./core_182_traces.log   +log_file_183=./core_183_traces.log   +log_file_184=./core_184_traces.log   +log_file_185=./core_185_traces.log   +log_file_186=./core_186_traces.log   +log_file_187=./core_187_traces.log   +log_file_188=./core_188_traces.log   +log_file_189=./core_189_traces.log   +log_file_190=./core_190_traces.log   +log_file_191=./core_191_traces.log   +log_file_192=./core_192_traces.log   +log_file_193=./core_193_traces.log   +log_file_194=./core_194_traces.log   +log_file_195=./core_195_traces.log   +log_file_196=./core_196_traces.log   +log_file_197=./core_197_traces.log   +log_file_198=./core_198_traces.log   +log_file_199=./core_199_traces.log   +log_file_200=./core_200_traces.log   +log_file_201=./core_201_traces.log   +log_file_202=./core_202_traces.log   +log_file_203=./core_203_traces.log   +log_file_204=./core_204_traces.log   +log_file_205=./core_205_traces.log   +log_file_206=./core_206_traces.log   +log_file_207=./core_207_traces.log   +log_file_208=./core_208_traces.log   +log_file_209=./core_209_traces.log   +log_file_210=./core_210_traces.log   +log_file_211=./core_211_traces.log   +log_file_212=./core_212_traces.log   +log_file_213=./core_213_traces.log   +log_file_214=./core_214_traces.log   +log_file_215=./core_215_traces.log   +log_file_216=./core_216_traces.log   +log_file_217=./core_217_traces.log   +log_file_218=./core_218_traces.log   +log_file_219=./core_219_traces.log   +log_file_220=./core_220_traces.log   +log_file_221=./core_221_traces.log   +log_file_222=./core_222_traces.log   +log_file_223=./core_223_traces.log   +log_file_224=./core_224_traces.log   +log_file_225=./core_225_traces.log   +log_file_226=./core_226_traces.log   +log_file_227=./core_227_traces.log   +log_file_228=./core_228_traces.log   +log_file_229=./core_229_traces.log   +log_file_230=./core_230_traces.log   +log_file_231=./core_231_traces.log   +log_file_232=./core_232_traces.log   +log_file_233=./core_233_traces.log   +log_file_234=./core_234_traces.log   +log_file_235=./core_235_traces.log   +log_file_236=./core_236_traces.log   +log_file_237=./core_237_traces.log   +log_file_238=./core_238_traces.log   +log_file_239=./core_239_traces.log   +log_file_240=./core_240_traces.log   +log_file_241=./core_241_traces.log   +log_file_242=./core_242_traces.log   +log_file_243=./core_243_traces.log   +log_file_244=./core_244_traces.log   +log_file_245=./core_245_traces.log   +log_file_246=./core_246_traces.log   +log_file_247=./core_247_traces.log   +log_file_248=./core_248_traces.log   +log_file_249=./core_249_traces.log   +log_file_250=./core_250_traces.log   +log_file_251=./core_251_traces.log   +log_file_252=./core_252_traces.log   +log_file_253=./core_253_traces.log   +log_file_254=./core_254_traces.log   +log_file_255=./core_255_traces.log                                                                                             \
+itb_file=/scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
Reading pref.tcl

# 2023.4

# vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a" "+INST_HEX=stim_instr.txt" "+DATA_HEX=stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC010000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+log_file_16=./core_16_traces.log" "+log_file_17=./core_17_traces.log" "+log_file_18=./core_18_traces.log" "+log_file_19=./core_19_traces.log" "+log_file_20=./core_20_traces.log" "+log_file_21=./core_21_traces.log" "+log_file_22=./core_22_traces.log" "+log_file_23=./core_23_traces.log" "+log_file_24=./core_24_traces.log" "+log_file_25=./core_25_traces.log" "+log_file_26=./core_26_traces.log" "+log_file_27=./core_27_traces.log" "+log_file_28=./core_28_traces.log" "+log_file_29=./core_29_traces.log" "+log_file_30=./core_30_traces.log" "+log_file_31=./core_31_traces.log" "+log_file_32=./core_32_traces.log" "+log_file_33=./core_33_traces.log" "+log_file_34=./core_34_traces.log" "+log_file_35=./core_35_traces.log" "+log_file_36=./core_36_traces.log" "+log_file_37=./core_37_traces.log" "+log_file_38=./core_38_traces.log" "+log_file_39=./core_39_traces.log" "+log_file_40=./core_40_traces.log" "+log_file_41=./core_41_traces.log" "+log_file_42=./core_42_traces.log" "+log_file_43=./core_43_traces.log" "+log_file_44=./core_44_traces.log" "+log_file_45=./core_45_traces.log" "+log_file_46=./core_46_traces.log" "+log_file_47=./core_47_traces.log" "+log_file_48=./core_48_traces.log" "+log_file_49=./core_49_traces.log" "+log_file_50=./core_50_traces.log" "+log_file_51=./core_51_traces.log" "+log_file_52=./core_52_traces.log" "+log_file_53=./core_53_traces.log" "+log_file_54=./core_54_traces.log" "+log_file_55=./core_55_traces.log" "+log_file_56=./core_56_traces.log" "+log_file_57=./core_57_traces.log" "+log_file_58=./core_58_traces.log" "+log_file_59=./core_59_traces.log" "+log_file_60=./core_60_traces.log" "+log_file_61=./core_61_traces.log" "+log_file_62=./core_62_traces.log" "+log_file_63=./core_63_traces.log" "+log_file_64=./core_64_traces.log" "+log_file_65=./core_65_traces.log" "+log_file_66=./core_66_traces.log" "+log_file_67=./core_67_traces.log" "+log_file_68=./core_68_traces.log" "+log_file_69=./core_69_traces.log" "+log_file_70=./core_70_traces.log" "+log_file_71=./core_71_traces.log" "+log_file_72=./core_72_traces.log" "+log_file_73=./core_73_traces.log" "+log_file_74=./core_74_traces.log" "+log_file_75=./core_75_traces.log" "+log_file_76=./core_76_traces.log" "+log_file_77=./core_77_traces.log" "+log_file_78=./core_78_traces.log" "+log_file_79=./core_79_traces.log" "+log_file_80=./core_80_traces.log" "+log_file_81=./core_81_traces.log" "+log_file_82=./core_82_traces.log" "+log_file_83=./core_83_traces.log" "+log_file_84=./core_84_traces.log" "+log_file_85=./core_85_traces.log" "+log_file_86=./core_86_traces.log" "+log_file_87=./core_87_traces.log" "+log_file_88=./core_88_traces.log" "+log_file_89=./core_89_traces.log" "+log_file_90=./core_90_traces.log" "+log_file_91=./core_91_traces.log" "+log_file_92=./core_92_traces.log" "+log_file_93=./core_93_traces.log" "+log_file_94=./core_94_traces.log" "+log_file_95=./core_95_traces.log" "+log_file_96=./core_96_traces.log" "+log_file_97=./core_97_traces.log" "+log_file_98=./core_98_traces.log" "+log_file_99=./core_99_traces.log" "+log_file_100=./core_100_traces.log" "+log_file_101=./core_101_traces.log" "+log_file_102=./core_102_traces.log" "+log_file_103=./core_103_traces.log" "+log_file_104=./core_104_traces.log" "+log_file_105=./core_105_traces.log" "+log_file_106=./core_106_traces.log" "+log_file_107=./core_107_traces.log" "+log_file_108=./core_108_traces.log" "+log_file_109=./core_109_traces.log" "+log_file_110=./core_110_traces.log" "+log_file_111=./core_111_traces.log" "+log_file_112=./core_112_traces.log" "+log_file_113=./core_113_traces.log" "+log_file_114=./core_114_traces.log" "+log_file_115=./core_115_traces.log" "+log_file_116=./core_116_traces.log" "+log_file_117=./core_117_traces.log" "+log_file_118=./core_118_traces.log" "+log_file_119=./core_119_traces.log" "+log_file_120=./core_120_traces.log" "+log_file_121=./core_121_traces.log" "+log_file_122=./core_122_traces.log" "+log_file_123=./core_123_traces.log" "+log_file_124=./core_124_traces.log" "+log_file_125=./core_125_traces.log" "+log_file_126=./core_126_traces.log" "+log_file_127=./core_127_traces.log" "+log_file_128=./core_128_traces.log" "+log_file_129=./core_129_traces.log" "+log_file_130=./core_130_traces.log" "+log_file_131=./core_131_traces.log" "+log_file_132=./core_132_traces.log" "+log_file_133=./core_133_traces.log" "+log_file_134=./core_134_traces.log" "+log_file_135=./core_135_traces.log" "+log_file_136=./core_136_traces.log" "+log_file_137=./core_137_traces.log" "+log_file_138=./core_138_traces.log" "+log_file_139=./core_139_traces.log" "+log_file_140=./core_140_traces.log" "+log_file_141=./core_141_traces.log" "+log_file_142=./core_142_traces.log" "+log_file_143=./core_143_traces.log" "+log_file_144=./core_144_traces.log" "+log_file_145=./core_145_traces.log" "+log_file_146=./core_146_traces.log" "+log_file_147=./core_147_traces.log" "+log_file_148=./core_148_traces.log" "+log_file_149=./core_149_traces.log" "+log_file_150=./core_150_traces.log" "+log_file_151=./core_151_traces.log" "+log_file_152=./core_152_traces.log" "+log_file_153=./core_153_traces.log" "+log_file_154=./core_154_traces.log" "+log_file_155=./core_155_traces.log" "+log_file_156=./core_156_traces.log" "+log_file_157=./core_157_traces.log" "+log_file_158=./core_158_traces.log" "+log_file_159=./core_159_traces.log" "+log_file_160=./core_160_traces.log" "+log_file_161=./core_161_traces.log" "+log_file_162=./core_162_traces.log" "+log_file_163=./core_163_traces.log" "+log_file_164=./core_164_traces.log" "+log_file_165=./core_165_traces.log" "+log_file_166=./core_166_traces.log" "+log_file_167=./core_167_traces.log" "+log_file_168=./core_168_traces.log" "+log_file_169=./core_169_traces.log" "+log_file_170=./core_170_traces.log" "+log_file_171=./core_171_traces.log" "+log_file_172=./core_172_traces.log" "+log_file_173=./core_173_traces.log" "+log_file_174=./core_174_traces.log" "+log_file_175=./core_175_traces.log" "+log_file_176=./core_176_traces.log" "+log_file_177=./core_177_traces.log" "+log_file_178=./core_178_traces.log" "+log_file_179=./core_179_traces.log" "+log_file_180=./core_180_traces.log" "+log_file_181=./core_181_traces.log" "+log_file_182=./core_182_traces.log" "+log_file_183=./core_183_traces.log" "+log_file_184=./core_184_traces.log" "+log_file_185=./core_185_traces.log" "+log_file_186=./core_186_traces.log" "+log_file_187=./core_187_traces.log" "+log_file_188=./core_188_traces.log" "+log_file_189=./core_189_traces.log" "+log_file_190=./core_190_traces.log" "+log_file_191=./core_191_traces.log" "+log_file_192=./core_192_traces.log" "+log_file_193=./core_193_traces.log" "+log_file_194=./core_194_traces.log" "+log_file_195=./core_195_traces.log" "+log_file_196=./core_196_traces.log" "+log_file_197=./core_197_traces.log" "+log_file_198=./core_198_traces.log" "+log_file_199=./core_199_traces.log" "+log_file_200=./core_200_traces.log" "+log_file_201=./core_201_traces.log" "+log_file_202=./core_202_traces.log" "+log_file_203=./core_203_traces.log" "+log_file_204=./core_204_traces.log" "+log_file_205=./core_205_traces.log" "+log_file_206=./core_206_traces.log" "+log_file_207=./core_207_traces.log" "+log_file_208=./core_208_traces.log" "+log_file_209=./core_209_traces.log" "+log_file_210=./core_210_traces.log" "+log_file_211=./core_211_traces.log" "+log_file_212=./core_212_traces.log" "+log_file_213=./core_213_traces.log" "+log_file_214=./core_214_traces.log" "+log_file_215=./core_215_traces.log" "+log_file_216=./core_216_traces.log" "+log_file_217=./core_217_traces.log" "+log_file_218=./core_218_traces.log" "+log_file_219=./core_219_traces.log" "+log_file_220=./core_220_traces.log" "+log_file_221=./core_221_traces.log" "+log_file_222=./core_222_traces.log" "+log_file_223=./core_223_traces.log" "+log_file_224=./core_224_traces.log" "+log_file_225=./core_225_traces.log" "+log_file_226=./core_226_traces.log" "+log_file_227=./core_227_traces.log" "+log_file_228=./core_228_traces.log" "+log_file_229=./core_229_traces.log" "+log_file_230=./core_230_traces.log" "+log_file_231=./core_231_traces.log" "+log_file_232=./core_232_traces.log" "+log_file_233=./core_233_traces.log" "+log_file_234=./core_234_traces.log" "+log_file_235=./core_235_traces.log" "+log_file_236=./core_236_traces.log" "+log_file_237=./core_237_traces.log" "+log_file_238=./core_238_traces.log" "+log_file_239=./core_239_traces.log" "+log_file_240=./core_240_traces.log" "+log_file_241=./core_241_traces.log" "+log_file_242=./core_242_traces.log" "+log_file_243=./core_243_traces.log" "+log_file_244=./core_244_traces.log" "+log_file_245=./core_245_traces.log" "+log_file_246=./core_246_traces.log" "+log_file_247=./core_247_traces.log" "+log_file_248=./core_248_traces.log" "+log_file_249=./core_249_traces.log" "+log_file_250=./core_250_traces.log" "+log_file_251=./core_251_traces.log" "+log_file_252=./core_252_traces.log" "+log_file_253=./core_253_traces.log" "+log_file_254=./core_254_traces.log" "+log_file_255=./core_255_traces.log" "+itb_file=/scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb" 
# Start time: 18:57:27 on Jan 17,2025
# //  Questa Sim-64
# //  Version 2023.4 linux_x86_64 Oct  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.redmule_mesh_pkg(fast)
# Loading work.redmule_tile_tb_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.redmule_tile_pkg(fast)
# Loading work.redmule_mesh_tb_pkg(fast)
# Loading work.redmule_mesh_tb(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.redmule_pkg(fast)
# Loading work.redmule_tile(fast)
# Loading work.axi_to_obi(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.hci_core_fifo_sv_unit(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.hci_core_assign_sv_unit(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.hci_core_sink_sv_unit(fast)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.redmule_top(fast)
# Loading work.hci_core_assign(fast)
# Loading work.hci_core_mux_dynamic_sv_unit(fast)
# Loading work.hci_core_mux_dynamic(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.hci_core_assign(fast__2)
# Loading work.hci_core_mux_dynamic(fast__1)
# Loading work.hci_core_fifo(fast)
# Loading work.hci_core_source_sv_unit(fast)
# Loading work.hci_core_source(fast)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.hwpe_stream_assign(fast)
# Loading work.redmule_row(fast)
# Loading work.cv32e40x_wrapper(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.cv32e40x_rvfi_sim_trace(fast)
# Loading work.obi_demux(fast)
# Loading work.hci_interconnect_sv_unit(fast)
# Loading work.hci_interconnect(fast)
# Loading work.hci_log_interconnect_l2_sv_unit(fast)
# Loading work.hci_log_interconnect_l2(fast)
# Loading work.hci_hwpe_interconnect(fast)
# Loading work.hci_hwpe_reorder_sv_unit(fast)
# Loading work.hci_hwpe_reorder(fast)
# Loading work.hci_shallow_interconnect_sv_unit(fast)
# Loading work.hci_shallow_interconnect(fast)
# Loading work.hci_core_assign(fast__4)
# Loading work.l1_spm(fast)
# Loading work.tc_sram(fast)
# Loading work.xif_inst_demux(fast)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_ctrl(fast)
# Loading work.rr_arb_tree(fast__2)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.rr_arb_tree(fast__4)
# Loading work.tc_sram_impl(fast)
# Loading work.rr_arb_tree(fast__5)
# Loading work.axi_xbar(fast)
# Loading work.spill_register(fast__2)
# Loading work.spill_register(fast__4)
# Loading work.spill_register(fast__5)
# Loading work.spill_register(fast__6)
# Loading work.spill_register(fast__7)
# Loading work.rr_arb_tree(fast__6)
# Loading work.axi_id_prepend(fast)
# Loading work.rr_arb_tree(fast__7)
# Loading work.rr_arb_tree(fast__8)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.redmule_tile(fast__1)
# Loading work.redmule_tile(fast__2)
# Loading work.redmule_tile(fast__3)
# Loading work.redmule_tile(fast__4)
# Loading work.redmule_tile(fast__5)
# Loading work.redmule_tile(fast__6)
# Loading work.redmule_tile(fast__7)
# Loading work.redmule_tile(fast__8)
# Loading work.redmule_tile(fast__9)
# Loading work.redmule_tile(fast__10)
# Loading work.redmule_tile(fast__11)
# Loading work.redmule_tile(fast__12)
# Loading work.redmule_tile(fast__13)
# Loading work.redmule_tile(fast__14)
# Loading work.redmule_tile(fast__15)
# Loading work.redmule_tile(fast__16)
# Loading work.redmule_tile(fast__17)
# Loading work.redmule_tile(fast__18)
# Loading work.redmule_tile(fast__19)
# Loading work.redmule_tile(fast__20)
# Loading work.redmule_tile(fast__21)
# Loading work.redmule_tile(fast__22)
# Loading work.redmule_tile(fast__23)
# Loading work.redmule_tile(fast__24)
# Loading work.redmule_tile(fast__25)
# Loading work.redmule_tile(fast__26)
# Loading work.redmule_tile(fast__27)
# Loading work.redmule_tile(fast__28)
# Loading work.redmule_tile(fast__29)
# Loading work.redmule_tile(fast__30)
# Loading work.redmule_tile(fast__31)
# Loading work.redmule_tile(fast__32)
# Loading work.redmule_tile(fast__33)
# Loading work.redmule_tile(fast__34)
# Loading work.redmule_tile(fast__35)
# Loading work.redmule_tile(fast__36)
# Loading work.redmule_tile(fast__37)
# Loading work.redmule_tile(fast__38)
# Loading work.redmule_tile(fast__39)
# Loading work.redmule_tile(fast__40)
# Loading work.redmule_tile(fast__41)
# Loading work.redmule_tile(fast__42)
# Loading work.redmule_tile(fast__43)
# Loading work.redmule_tile(fast__44)
# Loading work.redmule_tile(fast__45)
# Loading work.redmule_tile(fast__46)
# Loading work.redmule_tile(fast__47)
# Loading work.redmule_tile(fast__48)
# Loading work.redmule_tile(fast__49)
# Loading work.redmule_tile(fast__50)
# Loading work.redmule_tile(fast__51)
# Loading work.redmule_tile(fast__52)
# Loading work.redmule_tile(fast__53)
# Loading work.redmule_tile(fast__54)
# Loading work.redmule_tile(fast__55)
# Loading work.redmule_tile(fast__56)
# Loading work.redmule_tile(fast__57)
# Loading work.redmule_tile(fast__58)
# Loading work.redmule_tile(fast__59)
# Loading work.redmule_tile(fast__60)
# Loading work.redmule_tile(fast__61)
# Loading work.redmule_tile(fast__62)
# Loading work.redmule_tile(fast__63)
# Loading work.redmule_tile(fast__64)
# Loading work.redmule_tile(fast__65)
# Loading work.redmule_tile(fast__66)
# Loading work.redmule_tile(fast__67)
# Loading work.redmule_tile(fast__68)
# Loading work.redmule_tile(fast__69)
# Loading work.redmule_tile(fast__70)
# Loading work.redmule_tile(fast__71)
# Loading work.redmule_tile(fast__72)
# Loading work.redmule_tile(fast__73)
# Loading work.redmule_tile(fast__74)
# Loading work.redmule_tile(fast__75)
# Loading work.redmule_tile(fast__76)
# Loading work.redmule_tile(fast__77)
# Loading work.redmule_tile(fast__78)
# Loading work.redmule_tile(fast__79)
# Loading work.redmule_tile(fast__80)
# Loading work.redmule_tile(fast__81)
# Loading work.redmule_tile(fast__82)
# Loading work.redmule_tile(fast__83)
# Loading work.redmule_tile(fast__84)
# Loading work.redmule_tile(fast__85)
# Loading work.redmule_tile(fast__86)
# Loading work.redmule_tile(fast__87)
# Loading work.redmule_tile(fast__88)
# Loading work.redmule_tile(fast__89)
# Loading work.redmule_tile(fast__90)
# Loading work.redmule_tile(fast__91)
# Loading work.redmule_tile(fast__92)
# Loading work.redmule_tile(fast__93)
# Loading work.redmule_tile(fast__94)
# Loading work.redmule_tile(fast__95)
# Loading work.redmule_tile(fast__96)
# Loading work.redmule_tile(fast__97)
# Loading work.redmule_tile(fast__98)
# Loading work.redmule_tile(fast__99)
# Loading work.redmule_tile(fast__100)
# Loading work.redmule_tile(fast__101)
# Loading work.redmule_tile(fast__102)
# Loading work.redmule_tile(fast__103)
# Loading work.redmule_tile(fast__104)
# Loading work.redmule_tile(fast__105)
# Loading work.redmule_tile(fast__106)
# Loading work.redmule_tile(fast__107)
# Loading work.redmule_tile(fast__108)
# Loading work.redmule_tile(fast__109)
# Loading work.redmule_tile(fast__110)
# Loading work.redmule_tile(fast__111)
# Loading work.redmule_tile(fast__112)
# Loading work.redmule_tile(fast__113)
# Loading work.redmule_tile(fast__114)
# Loading work.redmule_tile(fast__115)
# Loading work.redmule_tile(fast__116)
# Loading work.redmule_tile(fast__117)
# Loading work.redmule_tile(fast__118)
# Loading work.redmule_tile(fast__119)
# Loading work.redmule_tile(fast__120)
# Loading work.redmule_tile(fast__121)
# Loading work.redmule_tile(fast__122)
# Loading work.redmule_tile(fast__123)
# Loading work.redmule_tile(fast__124)
# Loading work.redmule_tile(fast__125)
# Loading work.redmule_tile(fast__126)
# Loading work.redmule_tile(fast__127)
# Loading work.redmule_tile(fast__128)
# Loading work.redmule_tile(fast__129)
# Loading work.redmule_tile(fast__130)
# Loading work.redmule_tile(fast__131)
# Loading work.redmule_tile(fast__132)
# Loading work.redmule_tile(fast__133)
# Loading work.redmule_tile(fast__134)
# Loading work.redmule_tile(fast__135)
# Loading work.redmule_tile(fast__136)
# Loading work.redmule_tile(fast__137)
# Loading work.redmule_tile(fast__138)
# Loading work.redmule_tile(fast__139)
# Loading work.redmule_tile(fast__140)
# Loading work.redmule_tile(fast__141)
# Loading work.redmule_tile(fast__142)
# Loading work.redmule_tile(fast__143)
# Loading work.redmule_tile(fast__144)
# Loading work.redmule_tile(fast__145)
# Loading work.redmule_tile(fast__146)
# Loading work.redmule_tile(fast__147)
# Loading work.redmule_tile(fast__148)
# Loading work.redmule_tile(fast__149)
# Loading work.redmule_tile(fast__150)
# Loading work.redmule_tile(fast__151)
# Loading work.redmule_tile(fast__152)
# Loading work.redmule_tile(fast__153)
# Loading work.redmule_tile(fast__154)
# Loading work.redmule_tile(fast__155)
# Loading work.redmule_tile(fast__156)
# Loading work.redmule_tile(fast__157)
# Loading work.redmule_tile(fast__158)
# Loading work.redmule_tile(fast__159)
# Loading work.redmule_tile(fast__160)
# Loading work.redmule_tile(fast__161)
# Loading work.redmule_tile(fast__162)
# Loading work.redmule_tile(fast__163)
# Loading work.redmule_tile(fast__164)
# Loading work.redmule_tile(fast__165)
# Loading work.redmule_tile(fast__166)
# Loading work.redmule_tile(fast__167)
# Loading work.redmule_tile(fast__168)
# Loading work.redmule_tile(fast__169)
# Loading work.redmule_tile(fast__170)
# Loading work.redmule_tile(fast__171)
# Loading work.redmule_tile(fast__172)
# Loading work.redmule_tile(fast__173)
# Loading work.redmule_tile(fast__174)
# Loading work.redmule_tile(fast__175)
# Loading work.redmule_tile(fast__176)
# Loading work.redmule_tile(fast__177)
# Loading work.redmule_tile(fast__178)
# Loading work.redmule_tile(fast__179)
# Loading work.redmule_tile(fast__180)
# Loading work.redmule_tile(fast__181)
# Loading work.redmule_tile(fast__182)
# Loading work.redmule_tile(fast__183)
# Loading work.redmule_tile(fast__184)
# Loading work.redmule_tile(fast__185)
# Loading work.redmule_tile(fast__186)
# Loading work.redmule_tile(fast__187)
# Loading work.redmule_tile(fast__188)
# Loading work.redmule_tile(fast__189)
# Loading work.redmule_tile(fast__190)
# Loading work.redmule_tile(fast__191)
# Loading work.redmule_tile(fast__192)
# Loading work.redmule_tile(fast__193)
# Loading work.redmule_tile(fast__194)
# Loading work.redmule_tile(fast__195)
# Loading work.redmule_tile(fast__196)
# Loading work.redmule_tile(fast__197)
# Loading work.redmule_tile(fast__198)
# Loading work.redmule_tile(fast__199)
# Loading work.redmule_tile(fast__200)
# Loading work.redmule_tile(fast__201)
# Loading work.redmule_tile(fast__202)
# Loading work.redmule_tile(fast__203)
# Loading work.redmule_tile(fast__204)
# Loading work.redmule_tile(fast__205)
# Loading work.redmule_tile(fast__206)
# Loading work.redmule_tile(fast__207)
# Loading work.redmule_tile(fast__208)
# Loading work.redmule_tile(fast__209)
# Loading work.redmule_tile(fast__210)
# Loading work.redmule_tile(fast__211)
# Loading work.redmule_tile(fast__212)
# Loading work.redmule_tile(fast__213)
# Loading work.redmule_tile(fast__214)
# Loading work.redmule_tile(fast__215)
# Loading work.redmule_tile(fast__216)
# Loading work.redmule_tile(fast__217)
# Loading work.redmule_tile(fast__218)
# Loading work.redmule_tile(fast__219)
# Loading work.redmule_tile(fast__220)
# Loading work.redmule_tile(fast__221)
# Loading work.redmule_tile(fast__222)
# Loading work.redmule_tile(fast__223)
# Loading work.redmule_tile(fast__224)
# Loading work.redmule_tile(fast__225)
# Loading work.redmule_tile(fast__226)
# Loading work.redmule_tile(fast__227)
# Loading work.redmule_tile(fast__228)
# Loading work.redmule_tile(fast__229)
# Loading work.redmule_tile(fast__230)
# Loading work.redmule_tile(fast__231)
# Loading work.redmule_tile(fast__232)
# Loading work.redmule_tile(fast__233)
# Loading work.redmule_tile(fast__234)
# Loading work.redmule_tile(fast__235)
# Loading work.redmule_tile(fast__236)
# Loading work.redmule_tile(fast__237)
# Loading work.redmule_tile(fast__238)
# Loading work.redmule_tile(fast__239)
# Loading work.redmule_tile(fast__240)
# Loading work.redmule_tile(fast__241)
# Loading work.redmule_tile(fast__242)
# Loading work.redmule_tile(fast__243)
# Loading work.redmule_tile(fast__244)
# Loading work.redmule_tile(fast__245)
# Loading work.redmule_tile(fast__246)
# Loading work.redmule_tile(fast__247)
# Loading work.redmule_tile(fast__248)
# Loading work.redmule_tile(fast__249)
# Loading work.redmule_tile(fast__250)
# Loading work.redmule_tile(fast__251)
# Loading work.redmule_tile(fast__252)
# Loading work.redmule_tile(fast__253)
# Loading work.redmule_tile(fast__254)
# Loading work.redmule_tile(fast__255)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_mesh_16x16_noc_pkg(fast)
# Loading work.redmule_mesh_vip(fast)
# Loading work.floo_axi_chimney(fast)
# Loading work.addr_decode(fast__2)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_axi_chimney(fast__1)
# Loading work.floo_axi_router(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.fractal_sync(fast)
# Loading work.fractal_sync(fast__1)
# Loading work.fractal_sync(fast__2)
# Loading work.fractal_sync(fast__3)
# Loading work.fractal_sync(fast__4)
# Loading work.fractal_sync(fast__5)
# Loading work.fractal_sync(fast__6)
# Loading work.fractal_sync(fast__7)
# Loading work.fractal_monitor(fast)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_mem_intf(fast__2)
# Loading work.hci_core_intf(fast__5)
# Loading work.hci_core_intf(fast__6)
# Loading work.hwpe_stream_intf_tcdm(fast__1)
# Loading work.hwpe_stream_intf_tcdm(fast__2)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_16
# RISC-V Trace: Writing log to: ./core_16_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_17
# RISC-V Trace: Writing log to: ./core_17_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_18
# RISC-V Trace: Writing log to: ./core_18_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_19
# RISC-V Trace: Writing log to: ./core_19_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_20
# RISC-V Trace: Writing log to: ./core_20_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_21
# RISC-V Trace: Writing log to: ./core_21_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_22
# RISC-V Trace: Writing log to: ./core_22_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_23
# RISC-V Trace: Writing log to: ./core_23_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_24
# RISC-V Trace: Writing log to: ./core_24_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_25
# RISC-V Trace: Writing log to: ./core_25_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_26
# RISC-V Trace: Writing log to: ./core_26_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_27
# RISC-V Trace: Writing log to: ./core_27_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_28
# RISC-V Trace: Writing log to: ./core_28_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_29
# RISC-V Trace: Writing log to: ./core_29_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_30
# RISC-V Trace: Writing log to: ./core_30_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_31
# RISC-V Trace: Writing log to: ./core_31_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_32
# RISC-V Trace: Writing log to: ./core_32_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_33
# RISC-V Trace: Writing log to: ./core_33_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_34
# RISC-V Trace: Writing log to: ./core_34_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_35
# RISC-V Trace: Writing log to: ./core_35_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_36
# RISC-V Trace: Writing log to: ./core_36_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_37
# RISC-V Trace: Writing log to: ./core_37_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_38
# RISC-V Trace: Writing log to: ./core_38_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_39
# RISC-V Trace: Writing log to: ./core_39_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_40
# RISC-V Trace: Writing log to: ./core_40_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_41
# RISC-V Trace: Writing log to: ./core_41_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_42
# RISC-V Trace: Writing log to: ./core_42_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_43
# RISC-V Trace: Writing log to: ./core_43_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_44
# RISC-V Trace: Writing log to: ./core_44_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_45
# RISC-V Trace: Writing log to: ./core_45_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_46
# RISC-V Trace: Writing log to: ./core_46_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_47
# RISC-V Trace: Writing log to: ./core_47_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_48
# RISC-V Trace: Writing log to: ./core_48_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_49
# RISC-V Trace: Writing log to: ./core_49_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_50
# RISC-V Trace: Writing log to: ./core_50_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_51
# RISC-V Trace: Writing log to: ./core_51_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_52
# RISC-V Trace: Writing log to: ./core_52_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_53
# RISC-V Trace: Writing log to: ./core_53_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_54
# RISC-V Trace: Writing log to: ./core_54_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_55
# RISC-V Trace: Writing log to: ./core_55_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_56
# RISC-V Trace: Writing log to: ./core_56_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_57
# RISC-V Trace: Writing log to: ./core_57_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_58
# RISC-V Trace: Writing log to: ./core_58_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_59
# RISC-V Trace: Writing log to: ./core_59_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_60
# RISC-V Trace: Writing log to: ./core_60_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_61
# RISC-V Trace: Writing log to: ./core_61_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_62
# RISC-V Trace: Writing log to: ./core_62_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_63
# RISC-V Trace: Writing log to: ./core_63_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_64
# RISC-V Trace: Writing log to: ./core_64_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_65
# RISC-V Trace: Writing log to: ./core_65_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_66
# RISC-V Trace: Writing log to: ./core_66_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_67
# RISC-V Trace: Writing log to: ./core_67_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_68
# RISC-V Trace: Writing log to: ./core_68_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_69
# RISC-V Trace: Writing log to: ./core_69_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_70
# RISC-V Trace: Writing log to: ./core_70_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_71
# RISC-V Trace: Writing log to: ./core_71_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_72
# RISC-V Trace: Writing log to: ./core_72_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_73
# RISC-V Trace: Writing log to: ./core_73_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_74
# RISC-V Trace: Writing log to: ./core_74_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_75
# RISC-V Trace: Writing log to: ./core_75_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_76
# RISC-V Trace: Writing log to: ./core_76_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_77
# RISC-V Trace: Writing log to: ./core_77_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_78
# RISC-V Trace: Writing log to: ./core_78_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_79
# RISC-V Trace: Writing log to: ./core_79_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_80
# RISC-V Trace: Writing log to: ./core_80_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_81
# RISC-V Trace: Writing log to: ./core_81_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_82
# RISC-V Trace: Writing log to: ./core_82_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_83
# RISC-V Trace: Writing log to: ./core_83_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_84
# RISC-V Trace: Writing log to: ./core_84_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_85
# RISC-V Trace: Writing log to: ./core_85_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_86
# RISC-V Trace: Writing log to: ./core_86_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_87
# RISC-V Trace: Writing log to: ./core_87_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_88
# RISC-V Trace: Writing log to: ./core_88_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_89
# RISC-V Trace: Writing log to: ./core_89_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_90
# RISC-V Trace: Writing log to: ./core_90_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_91
# RISC-V Trace: Writing log to: ./core_91_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_92
# RISC-V Trace: Writing log to: ./core_92_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_93
# RISC-V Trace: Writing log to: ./core_93_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_94
# RISC-V Trace: Writing log to: ./core_94_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_95
# RISC-V Trace: Writing log to: ./core_95_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_96
# RISC-V Trace: Writing log to: ./core_96_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_97
# RISC-V Trace: Writing log to: ./core_97_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_98
# RISC-V Trace: Writing log to: ./core_98_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_99
# RISC-V Trace: Writing log to: ./core_99_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_100
# RISC-V Trace: Writing log to: ./core_100_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_101
# RISC-V Trace: Writing log to: ./core_101_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_102
# RISC-V Trace: Writing log to: ./core_102_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_103
# RISC-V Trace: Writing log to: ./core_103_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_104
# RISC-V Trace: Writing log to: ./core_104_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_105
# RISC-V Trace: Writing log to: ./core_105_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_106
# RISC-V Trace: Writing log to: ./core_106_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_107
# RISC-V Trace: Writing log to: ./core_107_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_108
# RISC-V Trace: Writing log to: ./core_108_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_109
# RISC-V Trace: Writing log to: ./core_109_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_110
# RISC-V Trace: Writing log to: ./core_110_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_111
# RISC-V Trace: Writing log to: ./core_111_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_112
# RISC-V Trace: Writing log to: ./core_112_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_113
# RISC-V Trace: Writing log to: ./core_113_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_114
# RISC-V Trace: Writing log to: ./core_114_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_115
# RISC-V Trace: Writing log to: ./core_115_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_116
# RISC-V Trace: Writing log to: ./core_116_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_117
# RISC-V Trace: Writing log to: ./core_117_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_118
# RISC-V Trace: Writing log to: ./core_118_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_119
# RISC-V Trace: Writing log to: ./core_119_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_120
# RISC-V Trace: Writing log to: ./core_120_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_121
# RISC-V Trace: Writing log to: ./core_121_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_122
# RISC-V Trace: Writing log to: ./core_122_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_123
# RISC-V Trace: Writing log to: ./core_123_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_124
# RISC-V Trace: Writing log to: ./core_124_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_125
# RISC-V Trace: Writing log to: ./core_125_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_126
# RISC-V Trace: Writing log to: ./core_126_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_127
# RISC-V Trace: Writing log to: ./core_127_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_128
# RISC-V Trace: Writing log to: ./core_128_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_129
# RISC-V Trace: Writing log to: ./core_129_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_130
# RISC-V Trace: Writing log to: ./core_130_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_131
# RISC-V Trace: Writing log to: ./core_131_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_132
# RISC-V Trace: Writing log to: ./core_132_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_133
# RISC-V Trace: Writing log to: ./core_133_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_134
# RISC-V Trace: Writing log to: ./core_134_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_135
# RISC-V Trace: Writing log to: ./core_135_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_136
# RISC-V Trace: Writing log to: ./core_136_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_137
# RISC-V Trace: Writing log to: ./core_137_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_138
# RISC-V Trace: Writing log to: ./core_138_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_139
# RISC-V Trace: Writing log to: ./core_139_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_140
# RISC-V Trace: Writing log to: ./core_140_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_141
# RISC-V Trace: Writing log to: ./core_141_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_142
# RISC-V Trace: Writing log to: ./core_142_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_143
# RISC-V Trace: Writing log to: ./core_143_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_144
# RISC-V Trace: Writing log to: ./core_144_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_145
# RISC-V Trace: Writing log to: ./core_145_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_146
# RISC-V Trace: Writing log to: ./core_146_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_147
# RISC-V Trace: Writing log to: ./core_147_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_148
# RISC-V Trace: Writing log to: ./core_148_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_149
# RISC-V Trace: Writing log to: ./core_149_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_150
# RISC-V Trace: Writing log to: ./core_150_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_151
# RISC-V Trace: Writing log to: ./core_151_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_152
# RISC-V Trace: Writing log to: ./core_152_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_153
# RISC-V Trace: Writing log to: ./core_153_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_154
# RISC-V Trace: Writing log to: ./core_154_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_155
# RISC-V Trace: Writing log to: ./core_155_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_156
# RISC-V Trace: Writing log to: ./core_156_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_157
# RISC-V Trace: Writing log to: ./core_157_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_158
# RISC-V Trace: Writing log to: ./core_158_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_159
# RISC-V Trace: Writing log to: ./core_159_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_160
# RISC-V Trace: Writing log to: ./core_160_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_161
# RISC-V Trace: Writing log to: ./core_161_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_162
# RISC-V Trace: Writing log to: ./core_162_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_163
# RISC-V Trace: Writing log to: ./core_163_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_164
# RISC-V Trace: Writing log to: ./core_164_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_165
# RISC-V Trace: Writing log to: ./core_165_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_166
# RISC-V Trace: Writing log to: ./core_166_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_167
# RISC-V Trace: Writing log to: ./core_167_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_168
# RISC-V Trace: Writing log to: ./core_168_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_169
# RISC-V Trace: Writing log to: ./core_169_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_170
# RISC-V Trace: Writing log to: ./core_170_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_171
# RISC-V Trace: Writing log to: ./core_171_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_172
# RISC-V Trace: Writing log to: ./core_172_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_173
# RISC-V Trace: Writing log to: ./core_173_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_174
# RISC-V Trace: Writing log to: ./core_174_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_175
# RISC-V Trace: Writing log to: ./core_175_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_176
# RISC-V Trace: Writing log to: ./core_176_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_177
# RISC-V Trace: Writing log to: ./core_177_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_178
# RISC-V Trace: Writing log to: ./core_178_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_179
# RISC-V Trace: Writing log to: ./core_179_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_180
# RISC-V Trace: Writing log to: ./core_180_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_181
# RISC-V Trace: Writing log to: ./core_181_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_182
# RISC-V Trace: Writing log to: ./core_182_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_183
# RISC-V Trace: Writing log to: ./core_183_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_184
# RISC-V Trace: Writing log to: ./core_184_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_185
# RISC-V Trace: Writing log to: ./core_185_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_186
# RISC-V Trace: Writing log to: ./core_186_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_187
# RISC-V Trace: Writing log to: ./core_187_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_188
# RISC-V Trace: Writing log to: ./core_188_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_189
# RISC-V Trace: Writing log to: ./core_189_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_190
# RISC-V Trace: Writing log to: ./core_190_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_191
# RISC-V Trace: Writing log to: ./core_191_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_192
# RISC-V Trace: Writing log to: ./core_192_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_193
# RISC-V Trace: Writing log to: ./core_193_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_194
# RISC-V Trace: Writing log to: ./core_194_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_195
# RISC-V Trace: Writing log to: ./core_195_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_196
# RISC-V Trace: Writing log to: ./core_196_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_197
# RISC-V Trace: Writing log to: ./core_197_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_198
# RISC-V Trace: Writing log to: ./core_198_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_199
# RISC-V Trace: Writing log to: ./core_199_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_200
# RISC-V Trace: Writing log to: ./core_200_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_201
# RISC-V Trace: Writing log to: ./core_201_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_202
# RISC-V Trace: Writing log to: ./core_202_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_203
# RISC-V Trace: Writing log to: ./core_203_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_204
# RISC-V Trace: Writing log to: ./core_204_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_205
# RISC-V Trace: Writing log to: ./core_205_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_206
# RISC-V Trace: Writing log to: ./core_206_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_207
# RISC-V Trace: Writing log to: ./core_207_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_208
# RISC-V Trace: Writing log to: ./core_208_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_209
# RISC-V Trace: Writing log to: ./core_209_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_210
# RISC-V Trace: Writing log to: ./core_210_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_211
# RISC-V Trace: Writing log to: ./core_211_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_212
# RISC-V Trace: Writing log to: ./core_212_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_213
# RISC-V Trace: Writing log to: ./core_213_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_214
# RISC-V Trace: Writing log to: ./core_214_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_215
# RISC-V Trace: Writing log to: ./core_215_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_216
# RISC-V Trace: Writing log to: ./core_216_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_217
# RISC-V Trace: Writing log to: ./core_217_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_218
# RISC-V Trace: Writing log to: ./core_218_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_219
# RISC-V Trace: Writing log to: ./core_219_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_220
# RISC-V Trace: Writing log to: ./core_220_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_221
# RISC-V Trace: Writing log to: ./core_221_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_222
# RISC-V Trace: Writing log to: ./core_222_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_223
# RISC-V Trace: Writing log to: ./core_223_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_224
# RISC-V Trace: Writing log to: ./core_224_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_225
# RISC-V Trace: Writing log to: ./core_225_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_226
# RISC-V Trace: Writing log to: ./core_226_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_227
# RISC-V Trace: Writing log to: ./core_227_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_228
# RISC-V Trace: Writing log to: ./core_228_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_229
# RISC-V Trace: Writing log to: ./core_229_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_230
# RISC-V Trace: Writing log to: ./core_230_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_231
# RISC-V Trace: Writing log to: ./core_231_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_232
# RISC-V Trace: Writing log to: ./core_232_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_233
# RISC-V Trace: Writing log to: ./core_233_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_234
# RISC-V Trace: Writing log to: ./core_234_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_235
# RISC-V Trace: Writing log to: ./core_235_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_236
# RISC-V Trace: Writing log to: ./core_236_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_237
# RISC-V Trace: Writing log to: ./core_237_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_238
# RISC-V Trace: Writing log to: ./core_238_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_239
# RISC-V Trace: Writing log to: ./core_239_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_240
# RISC-V Trace: Writing log to: ./core_240_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_241
# RISC-V Trace: Writing log to: ./core_241_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_242
# RISC-V Trace: Writing log to: ./core_242_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_243
# RISC-V Trace: Writing log to: ./core_243_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_244
# RISC-V Trace: Writing log to: ./core_244_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_245
# RISC-V Trace: Writing log to: ./core_245_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_246
# RISC-V Trace: Writing log to: ./core_246_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_247
# RISC-V Trace: Writing log to: ./core_247_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_248
# RISC-V Trace: Writing log to: ./core_248_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_249
# RISC-V Trace: Writing log to: ./core_249_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_250
# RISC-V Trace: Writing log to: ./core_250_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_251
# RISC-V Trace: Writing log to: ./core_251_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_252
# RISC-V Trace: Writing log to: ./core_252_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_253
# RISC-V Trace: Writing log to: ./core_253_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_254
# RISC-V Trace: Writing log to: ./core_254_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_255
# RISC-V Trace: Writing log to: ./core_255_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [mhartid 4] Starting NoC Synch test...
# [mhartid 5] Starting NoC Synch test...
# [mhartid 6] Starting NoC Synch test...
# [mhartid 7] Starting NoC Synch test...
# [mhartid 8] Starting NoC Synch test...
# [mhartid 9] Starting NoC Synch test...
# [mhartid 0] Starting NoC Synch test...
# [mhartid 1] Starting NoC Synch test...
# [mhartid 2] Starting NoC Synch test...
# [mhartid 3] Starting NoC Synch test...
# [mhartid 10] Starting NoC Synch test...
# [mhartid 11] Starting NoC Synch test...
# [mhartid 12] Starting NoC Synch test...
# [mhartid 13] Starting NoC Synch test...
# [mhartid 14] Starting NoC Synch test...
# [mhartid 15] Starting NoC Synch test...
# [mhartid 20] Starting NoC Synch test...
# [mhartid 21] Starting NoC Synch test...
# [mhartid 22] Starting NoC Synch test...
# [mhartid 23] Starting NoC Synch test...
# [mhartid 24] Starting NoC Synch test...
# [mhartid 25] Starting NoC Synch test...
# [mhartid 26] Starting NoC Synch test...
# [mhartid 27] Starting NoC Synch test...
# [mhartid 28] Starting NoC Synch test...
# [mhartid 29] Starting NoC Synch test...
# [mhartid 30] Starting NoC Synch test...
# [mhartid 31] Starting NoC Synch test...
# [mhartid 16] Starting NoC Synch test...
# [mhartid 17] Starting NoC Synch test...
# [mhartid 18] Starting NoC Synch test...
# [mhartid 19] Starting NoC Synch test...
# [mhartid 36] Starting NoC Synch test...
# [mhartid 37] Starting NoC Synch test...
# [mhartid 38] Starting NoC Synch test...
# [mhartid 39] Starting NoC Synch test...
# [mhartid 40] Starting NoC Synch test...
# [mhartid 41] Starting NoC Synch test...
# [mhartid 32] Starting NoC Synch test...
# [mhartid 33] Starting NoC Synch test...
# [mhartid 34] Starting NoC Synch test...
# [mhartid 35] Starting NoC Synch test...
# [mhartid 42] Starting NoC Synch test...
# [mhartid 43] Starting NoC Synch test...
# [mhartid 44] Starting NoC Synch test...
# [mhartid 45] Starting NoC Synch test...
# [mhartid 46] Starting NoC Synch test...
# [mhartid 47] Starting NoC Synch test...
# [mhartid 52] Starting NoC Synch test...
# [mhartid 53] Starting NoC Synch test...
# [mhartid 54] Starting NoC Synch test...
# [mhartid 55] Starting NoC Synch test...
# [mhartid 56] Starting NoC Synch test...
# [mhartid 57] Starting NoC Synch test...
# [mhartid 48] Starting NoC Synch test...
# [mhartid 49] Starting NoC Synch test...
# [mhartid 50] Starting NoC Synch test...
# [mhartid 51] Starting NoC Synch test...
# [mhartid 58] Starting NoC Synch test...
# [mhartid 59] Starting NoC Synch test...
# [mhartid 60] Starting NoC Synch test...
# [mhartid 61] Starting NoC Synch test...
# [mhartid 62] Starting NoC Synch test...
# [mhartid 63] Starting NoC Synch test...
# [mhartid 4] Running naive algorithm...
# [mhartid 5] Running naive algorithm...
# [mhartid 6] Running naive algorithm...
# [mhartid 7] Running naive algorithm...
# [mhartid 8] Running naive algorithm...
# [mhartid 9] Running naive algorithm...
# [mhartid 0] Running naive algorithm...
# [mhartid 1] Running naive algorithm...
# [mhartid 2] Running naive algorithm...
# [mhartid 3] Running naive algorithm...
# [mhartid 74] Starting NoC Synch test...
# [mhartid 75] Starting NoC Synch test...
# [mhartid 76] Starting NoC Synch test...
# [mhartid 77] Starting NoC Synch test...
# [mhartid 78] Starting NoC Synch test...
# [mhartid 79] Starting NoC Synch test...
# [mhartid 10] Running naive algorithm...
# [mhartid 11] Running naive algorithm...
# [mhartid 12] Running naive algorithm...
# [mhartid 13] Running naive algorithm...
# [mhartid 14] Running naive algorithm...
# [mhartid 15] Running naive algorithm...
# [mhartid 68] Starting NoC Synch test...
# [mhartid 69] Starting NoC Synch test...
# [mhartid 70] Starting NoC Synch test...
# [mhartid 71] Starting NoC Synch test...
# [mhartid 72] Starting NoC Synch test...
# [mhartid 73] Starting NoC Synch test...
# [mhartid 64] Starting NoC Synch test...
# [mhartid 65] Starting NoC Synch test...
# [mhartid 66] Starting NoC Synch test...
# [mhartid 67] Starting NoC Synch test...
# [mhartid 80] Starting NoC Synch test...
# [mhartid 81] Starting NoC Synch test...
# [mhartid 82] Starting NoC Synch test...
# [mhartid 83] Starting NoC Synch test...
# [mhartid 84] Starting NoC Synch test...
# [mhartid 85] Starting NoC Synch test...
# [mhartid 86] Starting NoC Synch test...
# [mhartid 87] Starting NoC Synch test...
# [mhartid 88] Starting NoC Synch test...
# [mhartid 89] Starting NoC Synch test...
# [mhartid 90] Starting NoC Synch test...
# [mhartid 91] Starting NoC Synch test...
# [mhartid 92] Starting NoC Synch test...
# [mhartid 93] Starting NoC Synch test...
# [mhartid 94] Starting NoC Synch test...
# [mhartid 95] Starting NoC Synch test...
# [mhartid 20] Running naive algorithm...
# [mhartid 21] Running naive algorithm...
# [mhartid 22] Running naive algorithm...
# [mhartid 23] Running naive algorithm...
# [mhartid 24] Running naive algorithm...
# [mhartid 25] Running naive algorithm...
# [mhartid 26] Running naive algorithm...
# [mhartid 27] Running naive algorithm...
# [mhartid 28] Running naive algorithm...
# [mhartid 29] Running naive algorithm...
# [mhartid 30] Running naive algorithm...
# [mhartid 31] Running naive algorithm...
# [mhartid 16] Running naive algorithm...
# [mhartid 17] Running naive algorithm...
# [mhartid 18] Running naive algorithm...
# [mhartid 19] Running naive algorithm...
# [mhartid 96] Starting NoC Synch test...
# [mhartid 97] Starting NoC Synch test...
# [mhartid 98] Starting NoC Synch test...
# [mhartid 99] Starting NoC Synch test...
# [mhartid 106] Starting NoC Synch test...
# [mhartid 107] Starting NoC Synch test...
# [mhartid 108] Starting NoC Synch test...
# [mhartid 109] Starting NoC Synch test...
# [mhartid 110] Starting NoC Synch test...
# [mhartid 111] Starting NoC Synch test...
# [mhartid 100] Starting NoC Synch test...
# [mhartid 101] Starting NoC Synch test...
# [mhartid 102] Starting NoC Synch test...
# [mhartid 103] Starting NoC Synch test...
# [mhartid 104] Starting NoC Synch test...
# [mhartid 105] Starting NoC Synch test...
# [mhartid 122] Starting NoC Synch test...
# [mhartid 123] Starting NoC Synch test...
# [mhartid 124] Starting NoC Synch test...
# [mhartid 125] Starting NoC Synch test...
# [mhartid 126] Starting NoC Synch test...
# [mhartid 127] Starting NoC Synch test...
# [mhartid 116] Starting NoC Synch test...
# [mhartid 117] Starting NoC Synch test...
# [mhartid 118] Starting NoC Synch test...
# [mhartid 119] Starting NoC Synch test...
# [mhartid 120] Starting NoC Synch test...
# [mhartid 121] Starting NoC Synch test...
# [mhartid 112] Starting NoC Synch test...
# [mhartid 113] Starting NoC Synch test...
# [mhartid 114] Starting NoC Synch test...
# [mhartid 115] Starting NoC Synch test...
# [mhartid 36] Running naive algorithm...
# [mhartid 37] Running naive algorithm...
# [mhartid 38] Running naive algorithm...
# [mhartid 39] Running naive algorithm...
# [mhartid 40] Running naive algorithm...
# [mhartid 41] Running naive algorithm...
# [mhartid 42] Running naive algorithm...
# [mhartid 43] Running naive algorithm...
# [mhartid 44] Running naive algorithm...
# [mhartid 45] Running naive algorithm...
# [mhartid 46] Running naive algorithm...
# [mhartid 47] Running naive algorithm...
# [mhartid 32] Running naive algorithm...
# [mhartid 33] Running naive algorithm...
# [mhartid 34] Running naive algorithm...
# [mhartid 35] Running naive algorithm...
# [mhartid 138] Starting NoC Synch test...
# [mhartid 139] Starting NoC Synch test...
# [mhartid 140] Starting NoC Synch test...
# [mhartid 141] Starting NoC Synch test...
# [mhartid 142] Starting NoC Synch test...
# [mhartid 143] Starting NoC Synch test...
# [mhartid 132] Starting NoC Synch test...
# [mhartid 133] Starting NoC Synch test...
# [mhartid 134] Starting NoC Synch test...
# [mhartid 135] Starting NoC Synch test...
# [mhartid 136] Starting NoC Synch test...
# [mhartid 137] Starting NoC Synch test...
# [mhartid 128] Starting NoC Synch test...
# [mhartid 129] Starting NoC Synch test...
# [mhartid 130] Starting NoC Synch test...
# [mhartid 131] Starting NoC Synch test...
# [mhartid 48] Running naive algorithm...
# [mhartid 49] Running naive algorithm...
# [mhartid 50] Running naive algorithm...
# [mhartid 51] Running naive algorithm...
# [mhartid 52] Running naive algorithm...
# [mhartid 53] Running naive algorithm...
# [mhartid 54] Running naive algorithm...
# [mhartid 55] Running naive algorithm...
# [mhartid 56] Running naive algorithm...
# [mhartid 57] Running naive algorithm...
# [mhartid 154] Starting NoC Synch test...
# [mhartid 155] Starting NoC Synch test...
# [mhartid 156] Starting NoC Synch test...
# [mhartid 157] Starting NoC Synch test...
# [mhartid 158] Starting NoC Synch test...
# [mhartid 159] Starting NoC Synch test...
# [mhartid 58] Running naive algorithm...
# [mhartid 59] Running naive algorithm...
# [mhartid 60] Running naive algorithm...
# [mhartid 61] Running naive algorithm...
# [mhartid 62] Running naive algorithm...
# [mhartid 63] Running naive algorithm...
# [mhartid 148] Starting NoC Synch test...
# [mhartid 149] Starting NoC Synch test...
# [mhartid 150] Starting NoC Synch test...
# [mhartid 151] Starting NoC Synch test...
# [mhartid 152] Starting NoC Synch test...
# [mhartid 153] Starting NoC Synch test...
# [mhartid 144] Starting NoC Synch test...
# [mhartid 145] Starting NoC Synch test...
# [mhartid 146] Starting NoC Synch test...
# [mhartid 147] Starting NoC Synch test...
# [mhartid 164] Starting NoC Synch test...
# [mhartid 165] Starting NoC Synch test...
# [mhartid 166] Starting NoC Synch test...
# [mhartid 167] Starting NoC Synch test...
# [mhartid 168] Starting NoC Synch test...
# [mhartid 169] Starting NoC Synch test...
# [mhartid 170] Starting NoC Synch test...
# [mhartid 171] Starting NoC Synch test...
# [mhartid 172] Starting NoC Synch test...
# [mhartid 173] Starting NoC Synch test...
# [mhartid 174] Starting NoC Synch test...
# [mhartid 175] Starting NoC Synch test...
# [mhartid 160] Starting NoC Synch test...
# [mhartid 161] Starting NoC Synch test...
# [mhartid 162] Starting NoC Synch test...
# [mhartid 163] Starting NoC Synch test...
# [mhartid 74] Running naive algorithm...
# [mhartid 75] Running naive algorithm...
# [mhartid 76] Running naive algorithm...
# [mhartid 77] Running naive algorithm...
# [mhartid 78] Running naive algorithm...
# [mhartid 79] Running naive algorithm...
# [mhartid 68] Running naive algorithm...
# [mhartid 69] Running naive algorithm...
# [mhartid 70] Running naive algorithm...
# [mhartid 71] Running naive algorithm...
# [mhartid 72] Running naive algorithm...
# [mhartid 73] Running naive algorithm...
# [mhartid 64] Running naive algorithm...
# [mhartid 65] Running naive algorithm...
# [mhartid 66] Running naive algorithm...
# [mhartid 67] Running naive algorithm...
# [mhartid 186] Starting NoC Synch test...
# [mhartid 187] Starting NoC Synch test...
# [mhartid 188] Starting NoC Synch test...
# [mhartid 189] Starting NoC Synch test...
# [mhartid 190] Starting NoC Synch test...
# [mhartid 191] Starting NoC Synch test...
# [mhartid 176] Starting NoC Synch test...
# [mhartid 177] Starting NoC Synch test...
# [mhartid 178] Starting NoC Synch test...
# [mhartid 179] Starting NoC Synch test...
# [mhartid 180] Starting NoC Synch test...
# [mhartid 181] Starting NoC Synch test...
# [mhartid 182] Starting NoC Synch test...
# [mhartid 183] Starting NoC Synch test...
# [mhartid 184] Starting NoC Synch test...
# [mhartid 185] Starting NoC Synch test...
# [mhartid 202] Starting NoC Synch test...
# [mhartid 203] Starting NoC Synch test...
# [mhartid 204] Starting NoC Synch test...
# [mhartid 205] Starting NoC Synch test...
# [mhartid 206] Starting NoC Synch test...
# [mhartid 207] Starting NoC Synch test...
# [mhartid 196] Starting NoC Synch test...
# [mhartid 197] Starting NoC Synch test...
# [mhartid 198] Starting NoC Synch test...
# [mhartid 199] Starting NoC Synch test...
# [mhartid 200] Starting NoC Synch test...
# [mhartid 201] Starting NoC Synch test...
# [mhartid 192] Starting NoC Synch test...
# [mhartid 193] Starting NoC Synch test...
# [mhartid 194] Starting NoC Synch test...
# [mhartid 195] Starting NoC Synch test...
# [mhartid 80] Running naive algorithm...
# [mhartid 81] Running naive algorithm...
# [mhartid 82] Running naive algorithm...
# [mhartid 83] Running naive algorithm...
# [mhartid 84] Running naive algorithm...
# [mhartid 85] Running naive algorithm...
# [mhartid 86] Running naive algorithm...
# [mhartid 87] Running naive algorithm...
# [mhartid 88] Running naive algorithm...
# [mhartid 89] Running naive algorithm...
# [mhartid 90] Running naive algorithm...
# [mhartid 91] Running naive algorithm...
# [mhartid 92] Running naive algorithm...
# [mhartid 93] Running naive algorithm...
# [mhartid 94] Running naive algorithm...
# [mhartid 95] Running naive algorithm...
# [mhartid 218] Starting NoC Synch test...
# [mhartid 219] Starting NoC Synch test...
# [mhartid 220] Starting NoC Synch test...
# [mhartid 221] Starting NoC Synch test...
# [mhartid 222] Starting NoC Synch test...
# [mhartid 223] Starting NoC Synch test...
# [mhartid 212] Starting NoC Synch test...
# [mhartid 213] Starting NoC Synch test...
# [mhartid 214] Starting NoC Synch test...
# [mhartid 215] Starting NoC Synch test...
# [mhartid 216] Starting NoC Synch test...
# [mhartid 217] Starting NoC Synch test...
# [mhartid 208] Starting NoC Synch test...
# [mhartid 209] Starting NoC Synch test...
# [mhartid 210] Starting NoC Synch test...
# [mhartid 211] Starting NoC Synch test...
# [mhartid 228] Starting NoC Synch test...
# [mhartid 229] Starting NoC Synch test...
# [mhartid 230] Starting NoC Synch test...
# [mhartid 231] Starting NoC Synch test...
# [mhartid 232] Starting NoC Synch test...
# [mhartid 233] Starting NoC Synch test...
# [mhartid 234] Starting NoC Synch test...
# [mhartid 235] Starting NoC Synch test...
# [mhartid 236] Starting NoC Synch test...
# [mhartid 237] Starting NoC Synch test...
# [mhartid 238] Starting NoC Synch test...
# [mhartid 239] Starting NoC Synch test...
# [mhartid 224] Starting NoC Synch test...
# [mhartid 225] Starting NoC Synch test...
# [mhartid 226] Starting NoC Synch test...
# [mhartid 227] Starting NoC Synch test...
# [mhartid 96] Running naive algorithm...
# [mhartid 97] Running naive algorithm...
# [mhartid 98] Running naive algorithm...
# [mhartid 99] Running naive algorithm...
# [mhartid 106] Running naive algorithm...
# [mhartid 107] Running naive algorithm...
# [mhartid 108] Running naive algorithm...
# [mhartid 109] Running naive algorithm...
# [mhartid 110] Running naive algorithm...
# [mhartid 111] Running naive algorithm...
# [mhartid 100] Running naive algorithm...
# [mhartid 101] Running naive algorithm...
# [mhartid 102] Running naive algorithm...
# [mhartid 103] Running naive algorithm...
# [mhartid 104] Running naive algorithm...
# [mhartid 105] Running naive algorithm...
# [mhartid 244] Starting NoC Synch test...
# [mhartid 245] Starting NoC Synch test...
# [mhartid 246] Starting NoC Synch test...
# [mhartid 247] Starting NoC Synch test...
# [mhartid 248] Starting NoC Synch test...
# [mhartid 249] Starting NoC Synch test...
# [mhartid 250] Starting NoC Synch test...
# [mhartid 251] Starting NoC Synch test...
# [mhartid 252] Starting NoC Synch test...
# [mhartid 253] Starting NoC Synch test...
# [mhartid 254] Starting NoC Synch test...
# [mhartid 255] Starting NoC Synch test...
# [mhartid 240] Starting NoC Synch test...
# [mhartid 241] Starting NoC Synch test...
# [mhartid 242] Starting NoC Synch test...
# [mhartid 243] Starting NoC Synch test...
# [mhartid 116] Running naive algorithm...
# [mhartid 117] Running naive algorithm...
# [mhartid 118] Running naive algorithm...
# [mhartid 119] Running naive algorithm...
# [mhartid 120] Running naive algorithm...
# [mhartid 121] Running naive algorithm...
# [mhartid 112] Running naive algorithm...
# [mhartid 113] Running naive algorithm...
# [mhartid 114] Running naive algorithm...
# [mhartid 115] Running naive algorithm...
# [mhartid 122] Running naive algorithm...
# [mhartid 123] Running naive algorithm...
# [mhartid 124] Running naive algorithm...
# [mhartid 125] Running naive algorithm...
# [mhartid 126] Running naive algorithm...
# [mhartid 127] Running naive algorithm...
# [mhartid 138] Running naive algorithm...
# [mhartid 139] Running naive algorithm...
# [mhartid 140] Running naive algorithm...
# [mhartid 141] Running naive algorithm...
# [mhartid 142] Running naive algorithm...
# [mhartid 143] Running naive algorithm...
# [mhartid 132] Running naive algorithm...
# [mhartid 133] Running naive algorithm...
# [mhartid 134] Running naive algorithm...
# [mhartid 135] Running naive algorithm...
# [mhartid 136] Running naive algorithm...
# [mhartid 137] Running naive algorithm...
# [mhartid 128] Running naive algorithm...
# [mhartid 129] Running naive algorithm...
# [mhartid 130] Running naive algorithm...
# [mhartid 131] Running naive algorithm...
# [mhartid 148] Running naive algorithm...
# [mhartid 149] Running naive algorithm...
# [mhartid 150] Running naive algorithm...
# [mhartid 151] Running naive algorithm...
# [mhartid 152] Running naive algorithm...
# [mhartid 153] Running naive algorithm...
# [mhartid 154] Running naive algorithm...
# [mhartid 155] Running naive algorithm...
# [mhartid 156] Running naive algorithm...
# [mhartid 157] Running naive algorithm...
# [mhartid 158] Running naive algorithm...
# [mhartid 159] Running naive algorithm...
# [mhartid 144] Running naive algorithm...
# [mhartid 145] Running naive algorithm...
# [mhartid 146] Running naive algorithm...
# [mhartid 147] Running naive algorithm...
# [mhartid 164] Running naive algorithm...
# [mhartid 165] Running naive algorithm...
# [mhartid 166] Running naive algorithm...
# [mhartid 167] Running naive algorithm...
# [mhartid 168] Running naive algorithm...
# [mhartid 169] Running naive algorithm...
# [mhartid 160] Running naive algorithm...
# [mhartid 161] Running naive algorithm...
# [mhartid 162] Running naive algorithm...
# [mhartid 163] Running naive algorithm...
# [mhartid 170] Running naive algorithm...
# [mhartid 171] Running naive algorithm...
# [mhartid 172] Running naive algorithm...
# [mhartid 173] Running naive algorithm...
# [mhartid 174] Running naive algorithm...
# [mhartid 175] Running naive algorithm...
# [mhartid 180] Running naive algorithm...
# [mhartid 181] Running naive algorithm...
# [mhartid 182] Running naive algorithm...
# [mhartid 183] Running naive algorithm...
# [mhartid 184] Running naive algorithm...
# [mhartid 185] Running naive algorithm...
# [mhartid 176] Running naive algorithm...
# [mhartid 177] Running naive algorithm...
# [mhartid 178] Running naive algorithm...
# [mhartid 179] Running naive algorithm...
# [mhartid 186] Running naive algorithm...
# [mhartid 187] Running naive algorithm...
# [mhartid 188] Running naive algorithm...
# [mhartid 189] Running naive algorithm...
# [mhartid 190] Running naive algorithm...
# [mhartid 191] Running naive algorithm...
# [mhartid 196] Running naive algorithm...
# [mhartid 197] Running naive algorithm...
# [mhartid 198] Running naive algorithm...
# [mhartid 199] Running naive algorithm...
# [mhartid 200] Running naive algorithm...
# [mhartid 201] Running naive algorithm...
# [mhartid 202] Running naive algorithm...
# [mhartid 203] Running naive algorithm...
# [mhartid 204] Running naive algorithm...
# [mhartid 205] Running naive algorithm...
# [mhartid 206] Running naive algorithm...
# [mhartid 207] Running naive algorithm...
# [mhartid 192] Running naive algorithm...
# [mhartid 193] Running naive algorithm...
# [mhartid 194] Running naive algorithm...
# [mhartid 195] Running naive algorithm...
# [mhartid 218] Running naive algorithm...
# [mhartid 219] Running naive algorithm...
# [mhartid 220] Running naive algorithm...
# [mhartid 221] Running naive algorithm...
# [mhartid 222] Running naive algorithm...
# [mhartid 223] Running naive algorithm...
# [mhartid 208] Running naive algorithm...
# [mhartid 209] Running naive algorithm...
# [mhartid 210] Running naive algorithm...
# [mhartid 211] Running naive algorithm...
# [mhartid 212] Running naive algorithm...
# [mhartid 213] Running naive algorithm...
# [mhartid 214] Running naive algorithm...
# [mhartid 215] Running naive algorithm...
# [mhartid 216] Running naive algorithm...
# [mhartid 217] Running naive algorithm...
# [mhartid 234] Running naive algorithm...
# [mhartid 235] Running naive algorithm...
# [mhartid 236] Running naive algorithm...
# [mhartid 237] Running naive algorithm...
# [mhartid 238] Running naive algorithm...
# [mhartid 239] Running naive algorithm...
# [mhartid 228] Running naive algorithm...
# [mhartid 229] Running naive algorithm...
# [mhartid 230] Running naive algorithm...
# [mhartid 231] Running naive algorithm...
# [mhartid 232] Running naive algorithm...
# [mhartid 233] Running naive algorithm...
# [mhartid 224] Running naive algorithm...
# [mhartid 225] Running naive algorithm...
# [mhartid 226] Running naive algorithm...
# [mhartid 227] Running naive algorithm...
# [mhartid 244] Running naive algorithm...
# [mhartid 245] Running naive algorithm...
# [mhartid 246] Running naive algorithm...
# [mhartid 247] Running naive algorithm...
# [mhartid 248] Running naive algorithm...
# [mhartid 249] Running naive algorithm...
# [mhartid 240] Running naive algorithm...
# [mhartid 241] Running naive algorithm...
# [mhartid 242] Running naive algorithm...
# [mhartid 243] Running naive algorithm...
# [mhartid 250] Running naive algorithm...
# [mhartid 251] Running naive algorithm...
# [mhartid 252] Running naive algorithm...
# [mhartid 253] Running naive algorithm...
# [mhartid 254] Running naive algorithm...
# [mhartid 255] Running naive algorithm...
# [TB][mhartid 20 - Tile (4, 1)] detected AMO (sync) instruction at time 358505ns
# [TB][mhartid 22 - Tile (6, 1)] detected AMO (sync) instruction at time 358505ns
# [TB][mhartid 110 - Tile (14, 6)] detected AMO (sync) instruction at time 358505ns
# [TB][mhartid 24 - Tile (8, 1)] detected AMO (sync) instruction at time 358515ns
# [TB][mhartid 57 - Tile (9, 3)] detected AMO (sync) instruction at time 358525ns
# [TB][mhartid 38 - Tile (6, 2)] detected AMO (sync) instruction at time 358535ns
# [TB][mhartid 35 - Tile (3, 2)] detected AMO (sync) instruction at time 358545ns
# [TB][mhartid 40 - Tile (8, 2)] detected AMO (sync) instruction at time 358545ns
# [TB][mhartid 7 - Tile (7, 0)] detected AMO (sync) instruction at time 358575ns
# [TB][mhartid 54 - Tile (6, 3)] detected AMO (sync) instruction at time 358575ns
# [TB][mhartid 5 - Tile (5, 0)] detected AMO (sync) instruction at time 358585ns
# [TB][mhartid 23 - Tile (7, 1)] detected AMO (sync) instruction at time 358595ns
# [TB][mhartid 56 - Tile (8, 3)] detected AMO (sync) instruction at time 358595ns
# [TB][mhartid 39 - Tile (7, 2)] detected AMO (sync) instruction at time 358615ns
# [TB][mhartid 70 - Tile (6, 4)] detected AMO (sync) instruction at time 358625ns
# [TB][mhartid 36 - Tile (4, 2)] detected AMO (sync) instruction at time 358635ns
# [TB][mhartid 55 - Tile (7, 3)] detected AMO (sync) instruction at time 358635ns
# [TB][mhartid 72 - Tile (8, 4)] detected AMO (sync) instruction at time 358645ns
# [TB][mhartid 71 - Tile (7, 4)] detected AMO (sync) instruction at time 358655ns
# [TB][mhartid 10 - Tile (10, 0)] detected AMO (sync) instruction at time 358675ns
# [TB][mhartid 86 - Tile (6, 5)] detected AMO (sync) instruction at time 358675ns
# [TB][mhartid 37 - Tile (5, 2)] detected AMO (sync) instruction at time 358685ns
# [TB][mhartid 73 - Tile (9, 4)] detected AMO (sync) instruction at time 358685ns
# [TB][mhartid 87 - Tile (7, 5)] detected AMO (sync) instruction at time 358685ns
# [TB][mhartid 88 - Tile (8, 5)] detected AMO (sync) instruction at time 358705ns
# [TB][mhartid 103 - Tile (7, 6)] detected AMO (sync) instruction at time 358705ns
# [TB][mhartid 102 - Tile (6, 6)] detected AMO (sync) instruction at time 358735ns
# [TB][mhartid 104 - Tile (8, 6)] detected AMO (sync) instruction at time 358745ns
# [TB][mhartid 65 - Tile (1, 4)] detected AMO (sync) instruction at time 358775ns
# [TB][mhartid 89 - Tile (9, 5)] detected AMO (sync) instruction at time 358785ns
# [TB][mhartid 53 - Tile (5, 3)] detected AMO (sync) instruction at time 358795ns
# [TB][mhartid 11 - Tile (11, 0)] detected AMO (sync) instruction at time 358815ns
# [TB][mhartid 68 - Tile (4, 4)] detected AMO (sync) instruction at time 358815ns
# [TB][mhartid 105 - Tile (9, 6)] detected AMO (sync) instruction at time 358815ns
# [TB][mhartid 69 - Tile (5, 4)] detected AMO (sync) instruction at time 358825ns
# [TB][mhartid 108 - Tile (12, 6)] detected AMO (sync) instruction at time 358825ns
# [TB][mhartid 101 - Tile (5, 6)] detected AMO (sync) instruction at time 358845ns
# [TB][mhartid 67 - Tile (3, 4)] detected AMO (sync) instruction at time 358865ns
# [TB][mhartid 91 - Tile (11, 5)] detected AMO (sync) instruction at time 358885ns
# [TB][mhartid 26 - Tile (10, 1)] detected AMO (sync) instruction at time 358895ns
# [TB][mhartid 6 - Tile (6, 0)] detected AMO (sync) instruction at time 358925ns
# [TB][mhartid 8 - Tile (8, 0)] detected AMO (sync) instruction at time 358935ns
# [TB][mhartid 52 - Tile (4, 3)] detected AMO (sync) instruction at time 358935ns
# [TB][mhartid 42 - Tile (10, 2)] detected AMO (sync) instruction at time 358965ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 358965ns
# [TB][mhartid 85 - Tile (5, 5)] detected AMO (sync) instruction at time 359030ns
# [TB][mhartid 9 - Tile (9, 0)] detected AMO (sync) instruction at time 359115ns
# [TB][mhartid 18 - Tile (2, 1)] detected AMO (sync) instruction at time 359240ns
# [TB][mhartid 77 - Tile (13, 4)] detected AMO (sync) instruction at time 359255ns
# [TB][mhartid 21 - Tile (5, 1)] detected AMO (sync) instruction at time 359360ns
# [TB][mhartid 25 - Tile (9, 1)] detected AMO (sync) instruction at time 359370ns
# [TB][mhartid 84 - Tile (4, 5)] detected AMO (sync) instruction at time 359440ns
# [TB][mhartid 58 - Tile (10, 3)] detected AMO (sync) instruction at time 359480ns
# [TB][mhartid 51 - Tile (3, 3)] detected AMO (sync) instruction at time 359530ns
# [TB][mhartid 41 - Tile (9, 2)] detected AMO (sync) instruction at time 359540ns
# [TB][mhartid 100 - Tile (4, 6)] detected AMO (sync) instruction at time 359565ns
# [TB][mhartid 27 - Tile (11, 1)] detected AMO (sync) instruction at time 359635ns
# [TB][mhartid 74 - Tile (10, 4)] detected AMO (sync) instruction at time 359755ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 359780ns
# [TB][mhartid 64 - Tile (0, 4)] detected AMO (sync) instruction at time 359785ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 359860ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 359885ns
# [TB][mhartid 4 - Tile (4, 0)] detected AMO (sync) instruction at time 359905ns
# [TB][mhartid 28 - Tile (12, 1)] detected AMO (sync) instruction at time 359925ns
# [TB][mhartid 83 - Tile (3, 5)] detected AMO (sync) instruction at time 359940ns
# [TB][mhartid 90 - Tile (10, 5)] detected AMO (sync) instruction at time 359940ns
# [TB][mhartid 43 - Tile (11, 2)] detected AMO (sync) instruction at time 360085ns
# [TB][mhartid 106 - Tile (10, 6)] detected AMO (sync) instruction at time 360135ns
# [TB][mhartid 66 - Tile (2, 4)] detected AMO (sync) instruction at time 360155ns
# [TB][mhartid 15 - Tile (15, 0)] detected AMO (sync) instruction at time 360345ns
# [TB][mhartid 75 - Tile (11, 4)] detected AMO (sync) instruction at time 360515ns
# [TB][mhartid 3 - Tile (3, 0)] detected AMO (sync) instruction at time 360565ns
# [TB][mhartid 44 - Tile (12, 2)] detected AMO (sync) instruction at time 360615ns
# [TB][mhartid 107 - Tile (11, 6)] detected AMO (sync) instruction at time 360660ns
# [TB][mhartid 1 - Tile (1, 0)] detected AMO (sync) instruction at time 360665ns
# [TB][mhartid 19 - Tile (3, 1)] detected AMO (sync) instruction at time 360700ns
# [TB][mhartid 45 - Tile (13, 2)] detected AMO (sync) instruction at time 360805ns
# [TB][mhartid 50 - Tile (2, 3)] detected AMO (sync) instruction at time 360845ns
# [TB][mhartid 59 - Tile (11, 3)] detected AMO (sync) instruction at time 360855ns
# [TB][mhartid 99 - Tile (3, 6)] detected AMO (sync) instruction at time 360880ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 360930ns
# [TB][mhartid 48 - Tile (0, 3)] detected AMO (sync) instruction at time 360960ns
# [TB][mhartid 82 - Tile (2, 5)] detected AMO (sync) instruction at time 361005ns
# [TB][mhartid 60 - Tile (12, 3)] detected AMO (sync) instruction at time 361015ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 361075ns
# [TB][mhartid 14 - Tile (14, 0)] detected AMO (sync) instruction at time 361135ns
# [TB][mhartid 76 - Tile (12, 4)] detected AMO (sync) instruction at time 361150ns
# [TB][mhartid 97 - Tile (1, 6)] detected AMO (sync) instruction at time 361150ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 361225ns
# [TB][mhartid 34 - Tile (2, 2)] detected AMO (sync) instruction at time 361270ns
# [TB][mhartid 92 - Tile (12, 5)] detected AMO (sync) instruction at time 361270ns
# [TB][mhartid 13 - Tile (13, 0)] detected AMO (sync) instruction at time 361280ns
# [TB][mhartid 0 - Tile (0, 0)] detected AMO (sync) instruction at time 361330ns
# [TB][mhartid 98 - Tile (2, 6)] detected AMO (sync) instruction at time 361330ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 361330ns
# [TB][mhartid 63 - Tile (15, 3)] detected AMO (sync) instruction at time 361410ns
# [TB][mhartid 17 - Tile (1, 1)] detected AMO (sync) instruction at time 361420ns
# [TB][mhartid 2 - Tile (2, 0)] detected AMO (sync) instruction at time 361440ns
# [TB][mhartid 12 - Tile (12, 0)] detected AMO (sync) instruction at time 361450ns
# [TB][mhartid 61 - Tile (13, 3)] detected AMO (sync) instruction at time 361490ns
# [TB][mhartid 16 - Tile (0, 1)] detected AMO (sync) instruction at time 361510ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 361525ns
# [TB][mhartid 33 - Tile (1, 2)] detected AMO (sync) instruction at time 361645ns
# [TB][mhartid 46 - Tile (14, 2)] detected AMO (sync) instruction at time 361665ns
# [TB][mhartid 93 - Tile (13, 5)] detected AMO (sync) instruction at time 361785ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 361835ns
# [TB][mhartid 111 - Tile (15, 6)] detected AMO (sync) instruction at time 361870ns
# [TB][mhartid 32 - Tile (0, 2)] detected AMO (sync) instruction at time 361890ns
# [TB][mhartid 49 - Tile (1, 3)] detected AMO (sync) instruction at time 361950ns
# [TB][mhartid 29 - Tile (13, 1)] detected AMO (sync) instruction at time 361980ns
# [TB][mhartid 96 - Tile (0, 6)] detected AMO (sync) instruction at time 361980ns
# [TB][mhartid 81 - Tile (1, 5)] detected AMO (sync) instruction at time 362005ns
# [TB][mhartid 94 - Tile (14, 5)] detected AMO (sync) instruction at time 362035ns
# [TB][mhartid 80 - Tile (0, 5)] detected AMO (sync) instruction at time 362045ns
# [TB][mhartid 109 - Tile (13, 6)] detected AMO (sync) instruction at time 362090ns
# [TB][mhartid 79 - Tile (15, 4)] detected AMO (sync) instruction at time 362150ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 362190ns
# [TB][mhartid 30 - Tile (14, 1)] detected AMO (sync) instruction at time 362350ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 362405ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 362535ns
# [TB][mhartid 31 - Tile (15, 1)] detected AMO (sync) instruction at time 362555ns
# [TB][mhartid 62 - Tile (14, 3)] detected AMO (sync) instruction at time 362630ns
# [TB][mhartid 47 - Tile (15, 2)] detected AMO (sync) instruction at time 362800ns
# [TB][mhartid 78 - Tile (14, 4)] detected AMO (sync) instruction at time 362885ns
# [TB][mhartid 95 - Tile (15, 5)] detected AMO (sync) instruction at time 362920ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 363160ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 363510ns
# [TB][mhartid 141 - Tile (13, 8)] detected AMO (sync) instruction at time 379670ns
# [TB][mhartid 139 - Tile (11, 8)] detected AMO (sync) instruction at time 380035ns
# [TB][mhartid 143 - Tile (15, 8)] detected AMO (sync) instruction at time 380490ns
# [TB][mhartid 138 - Tile (10, 8)] detected AMO (sync) instruction at time 380685ns
# [TB][mhartid 142 - Tile (14, 8)] detected AMO (sync) instruction at time 380800ns
# [TB][mhartid 140 - Tile (12, 8)] detected AMO (sync) instruction at time 380850ns
# [TB][mhartid 129 - Tile (1, 8)] detected AMO (sync) instruction at time 380940ns
# [TB][mhartid 130 - Tile (2, 8)] detected AMO (sync) instruction at time 380945ns
# [TB][mhartid 128 - Tile (0, 8)] detected AMO (sync) instruction at time 381250ns
# [TB][mhartid 132 - Tile (4, 8)] detected AMO (sync) instruction at time 381605ns
# [TB][mhartid 134 - Tile (6, 8)] detected AMO (sync) instruction at time 382110ns
# [TB][mhartid 137 - Tile (9, 8)] detected AMO (sync) instruction at time 382115ns
# [TB][mhartid 136 - Tile (8, 8)] detected AMO (sync) instruction at time 382170ns
# [TB][mhartid 135 - Tile (7, 8)] detected AMO (sync) instruction at time 382250ns
# [TB][mhartid 133 - Tile (5, 8)] detected AMO (sync) instruction at time 382580ns
# [TB][mhartid 131 - Tile (3, 8)] detected AMO (sync) instruction at time 382835ns
# [TB][mhartid 156 - Tile (12, 9)] detected AMO (sync) instruction at time 400865ns
# [TB][mhartid 155 - Tile (11, 9)] detected AMO (sync) instruction at time 401110ns
# [TB][mhartid 154 - Tile (10, 9)] detected AMO (sync) instruction at time 401185ns
# [TB][mhartid 158 - Tile (14, 9)] detected AMO (sync) instruction at time 401470ns
# [TB][mhartid 159 - Tile (15, 9)] detected AMO (sync) instruction at time 401585ns
# [TB][mhartid 157 - Tile (13, 9)] detected AMO (sync) instruction at time 402035ns
# [TB][mhartid 153 - Tile (9, 9)] detected AMO (sync) instruction at time 402125ns
# [TB][mhartid 149 - Tile (5, 9)] detected AMO (sync) instruction at time 402170ns
# [TB][mhartid 147 - Tile (3, 9)] detected AMO (sync) instruction at time 402350ns
# [TB][mhartid 150 - Tile (6, 9)] detected AMO (sync) instruction at time 402390ns
# [TB][mhartid 152 - Tile (8, 9)] detected AMO (sync) instruction at time 402450ns
# [TB][mhartid 145 - Tile (1, 9)] detected AMO (sync) instruction at time 402600ns
# [TB][mhartid 151 - Tile (7, 9)] detected AMO (sync) instruction at time 402910ns
# [TB][mhartid 144 - Tile (0, 9)] detected AMO (sync) instruction at time 403495ns
# [TB][mhartid 146 - Tile (2, 9)] detected AMO (sync) instruction at time 403560ns
# [TB][mhartid 148 - Tile (4, 9)] detected AMO (sync) instruction at time 403690ns
# [TB][mhartid 161 - Tile (1, 10)] detected AMO (sync) instruction at time 420585ns
# [TB][mhartid 162 - Tile (2, 10)] detected AMO (sync) instruction at time 420715ns
# [TB][mhartid 160 - Tile (0, 10)] detected AMO (sync) instruction at time 420860ns
# [TB][mhartid 163 - Tile (3, 10)] detected AMO (sync) instruction at time 421695ns
# [TB][mhartid 164 - Tile (4, 10)] detected AMO (sync) instruction at time 421955ns
# [TB][mhartid 166 - Tile (6, 10)] detected AMO (sync) instruction at time 422525ns
# [TB][mhartid 168 - Tile (8, 10)] detected AMO (sync) instruction at time 422535ns
# [TB][mhartid 169 - Tile (9, 10)] detected AMO (sync) instruction at time 422630ns
# [TB][mhartid 165 - Tile (5, 10)] detected AMO (sync) instruction at time 422875ns
# [TB][mhartid 175 - Tile (15, 10)] detected AMO (sync) instruction at time 423270ns
# [TB][mhartid 174 - Tile (14, 10)] detected AMO (sync) instruction at time 423535ns
# [TB][mhartid 170 - Tile (10, 10)] detected AMO (sync) instruction at time 423555ns
# [TB][mhartid 167 - Tile (7, 10)] detected AMO (sync) instruction at time 423820ns
# [TB][mhartid 171 - Tile (11, 10)] detected AMO (sync) instruction at time 423855ns
# [TB][mhartid 173 - Tile (13, 10)] detected AMO (sync) instruction at time 424105ns
# [TB][mhartid 172 - Tile (12, 10)] detected AMO (sync) instruction at time 424220ns
# [TB][mhartid 181 - Tile (5, 11)] detected AMO (sync) instruction at time 441365ns
# [TB][mhartid 180 - Tile (4, 11)] detected AMO (sync) instruction at time 441645ns
# [TB][mhartid 185 - Tile (9, 11)] detected AMO (sync) instruction at time 442255ns
# [TB][mhartid 176 - Tile (0, 11)] detected AMO (sync) instruction at time 442480ns
# [TB][mhartid 182 - Tile (6, 11)] detected AMO (sync) instruction at time 442525ns
# [TB][mhartid 190 - Tile (14, 11)] detected AMO (sync) instruction at time 442645ns
# [TB][mhartid 178 - Tile (2, 11)] detected AMO (sync) instruction at time 443010ns
# [TB][mhartid 177 - Tile (1, 11)] detected AMO (sync) instruction at time 443025ns
# [TB][mhartid 191 - Tile (15, 11)] detected AMO (sync) instruction at time 443030ns
# [TB][mhartid 187 - Tile (11, 11)] detected AMO (sync) instruction at time 443040ns
# [TB][mhartid 179 - Tile (3, 11)] detected AMO (sync) instruction at time 443200ns
# [TB][mhartid 183 - Tile (7, 11)] detected AMO (sync) instruction at time 443285ns
# [TB][mhartid 184 - Tile (8, 11)] detected AMO (sync) instruction at time 443435ns
# [TB][mhartid 188 - Tile (12, 11)] detected AMO (sync) instruction at time 443515ns
# [TB][mhartid 186 - Tile (10, 11)] detected AMO (sync) instruction at time 443620ns
# [TB][mhartid 189 - Tile (13, 11)] detected AMO (sync) instruction at time 444045ns
# [TB][mhartid 198 - Tile (6, 12)] detected AMO (sync) instruction at time 461605ns
# [TB][mhartid 196 - Tile (4, 12)] detected AMO (sync) instruction at time 461665ns
# [TB][mhartid 200 - Tile (8, 12)] detected AMO (sync) instruction at time 461815ns
# [TB][mhartid 197 - Tile (5, 12)] detected AMO (sync) instruction at time 461970ns
# [TB][mhartid 206 - Tile (14, 12)] detected AMO (sync) instruction at time 462010ns
# [TB][mhartid 203 - Tile (11, 12)] detected AMO (sync) instruction at time 462065ns
# [TB][mhartid 199 - Tile (7, 12)] detected AMO (sync) instruction at time 462260ns
# [TB][mhartid 205 - Tile (13, 12)] detected AMO (sync) instruction at time 462460ns
# [TB][mhartid 201 - Tile (9, 12)] detected AMO (sync) instruction at time 462475ns
# [TB][mhartid 204 - Tile (12, 12)] detected AMO (sync) instruction at time 462725ns
# [TB][mhartid 202 - Tile (10, 12)] detected AMO (sync) instruction at time 463030ns
# [TB][mhartid 207 - Tile (15, 12)] detected AMO (sync) instruction at time 463690ns
# [TB][mhartid 194 - Tile (2, 12)] detected AMO (sync) instruction at time 463850ns
# [TB][mhartid 195 - Tile (3, 12)] detected AMO (sync) instruction at time 464780ns
# [TB][mhartid 193 - Tile (1, 12)] detected AMO (sync) instruction at time 464860ns
# [TB][mhartid 192 - Tile (0, 12)] detected AMO (sync) instruction at time 465015ns
# [TB][mhartid 222 - Tile (14, 13)] detected AMO (sync) instruction at time 484655ns
# [TB][mhartid 213 - Tile (5, 13)] detected AMO (sync) instruction at time 484930ns
# [TB][mhartid 220 - Tile (12, 13)] detected AMO (sync) instruction at time 484980ns
# [TB][mhartid 214 - Tile (6, 13)] detected AMO (sync) instruction at time 484990ns
# [TB][mhartid 217 - Tile (9, 13)] detected AMO (sync) instruction at time 485150ns
# [TB][mhartid 218 - Tile (10, 13)] detected AMO (sync) instruction at time 485450ns
# [TB][mhartid 212 - Tile (4, 13)] detected AMO (sync) instruction at time 485565ns
# [TB][mhartid 208 - Tile (0, 13)] detected AMO (sync) instruction at time 485585ns
# [TB][mhartid 211 - Tile (3, 13)] detected AMO (sync) instruction at time 485720ns
# [TB][mhartid 209 - Tile (1, 13)] detected AMO (sync) instruction at time 485815ns
# [TB][mhartid 223 - Tile (15, 13)] detected AMO (sync) instruction at time 485975ns
# [TB][mhartid 221 - Tile (13, 13)] detected AMO (sync) instruction at time 486000ns
# [TB][mhartid 216 - Tile (8, 13)] detected AMO (sync) instruction at time 486020ns
# [TB][mhartid 219 - Tile (11, 13)] detected AMO (sync) instruction at time 486220ns
# [TB][mhartid 215 - Tile (7, 13)] detected AMO (sync) instruction at time 486365ns
# [TB][mhartid 210 - Tile (2, 13)] detected AMO (sync) instruction at time 487270ns
# [TB][mhartid 226 - Tile (2, 14)] detected AMO (sync) instruction at time 497100ns
# [TB][mhartid 232 - Tile (8, 14)] detected AMO (sync) instruction at time 497195ns
# [TB][mhartid 233 - Tile (9, 14)] detected AMO (sync) instruction at time 497285ns
# [TB][mhartid 229 - Tile (5, 14)] detected AMO (sync) instruction at time 497460ns
# [TB][mhartid 230 - Tile (6, 14)] detected AMO (sync) instruction at time 497460ns
# [TB][mhartid 224 - Tile (0, 14)] detected AMO (sync) instruction at time 497540ns
# [TB][mhartid 238 - Tile (14, 14)] detected AMO (sync) instruction at time 497620ns
# [TB][mhartid 235 - Tile (11, 14)] detected AMO (sync) instruction at time 497645ns
# [TB][mhartid 234 - Tile (10, 14)] detected AMO (sync) instruction at time 497675ns
# [TB][mhartid 225 - Tile (1, 14)] detected AMO (sync) instruction at time 497695ns
# [TB][mhartid 239 - Tile (15, 14)] detected AMO (sync) instruction at time 497735ns
# [TB][mhartid 236 - Tile (12, 14)] detected AMO (sync) instruction at time 497790ns
# [TB][mhartid 231 - Tile (7, 14)] detected AMO (sync) instruction at time 497800ns
# [TB][mhartid 227 - Tile (3, 14)] detected AMO (sync) instruction at time 497830ns
# [TB][mhartid 237 - Tile (13, 14)] detected AMO (sync) instruction at time 497935ns
# [TB][mhartid 228 - Tile (4, 14)] detected AMO (sync) instruction at time 498230ns
# [TB][mhartid 249 - Tile (9, 15)] detected AMO (sync) instruction at time 523100ns
# [TB][mhartid 243 - Tile (3, 15)] detected AMO (sync) instruction at time 523145ns
# [TB][mhartid 250 - Tile (10, 15)] detected AMO (sync) instruction at time 523200ns
# [TB][mhartid 241 - Tile (1, 15)] detected AMO (sync) instruction at time 523250ns
# [TB][mhartid 242 - Tile (2, 15)] detected AMO (sync) instruction at time 523255ns
# [TB][mhartid 246 - Tile (6, 15)] detected AMO (sync) instruction at time 523260ns
# [TB][mhartid 244 - Tile (4, 15)] detected AMO (sync) instruction at time 523400ns
# [TB][mhartid 252 - Tile (12, 15)] detected AMO (sync) instruction at time 523450ns
# [TB][mhartid 240 - Tile (0, 15)] detected AMO (sync) instruction at time 523505ns
# [TB][mhartid 248 - Tile (8, 15)] detected AMO (sync) instruction at time 523545ns
# [TB][mhartid 253 - Tile (13, 15)] detected AMO (sync) instruction at time 523560ns
# [TB][mhartid 245 - Tile (5, 15)] detected AMO (sync) instruction at time 523720ns
# [TB][mhartid 254 - Tile (14, 15)] detected AMO (sync) instruction at time 523895ns
# [TB][mhartid 255 - Tile (15, 15)] detected AMO (sync) instruction at time 523930ns
# [TB][mhartid 251 - Tile (11, 15)] detected AMO (sync) instruction at time 523955ns
# [TB][mhartid 247 - Tile (7, 15)] detected AMO (sync) instruction at time 524085ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 524810ns
# [TB][mhartid 0 - Tile (0, 0)] detected sentinel instruction in EX stage at time 525120ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 525200ns
# [TB][mhartid 1 - Tile (1, 0)] detected sentinel instruction in EX stage at time 525480ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 525570ns
# [TB][mhartid 2 - Tile (2, 0)] detected sentinel instruction in EX stage at time 525875ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 525930ns
# [TB][mhartid 3 - Tile (3, 0)] detected sentinel instruction in EX stage at time 526200ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 526270ns
# [TB][mhartid 4 - Tile (4, 0)] detected sentinel instruction in EX stage at time 526545ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 526580ns
# [TB][mhartid 5 - Tile (5, 0)] detected sentinel instruction in EX stage at time 526840ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 526870ns
# [TB][mhartid 6 - Tile (6, 0)] detected sentinel instruction in EX stage at time 527125ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 527140ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 527390ns
# [TB][mhartid 7 - Tile (7, 0)] detected sentinel instruction in EX stage at time 527405ns
# [TB][mhartid 8 - Tile (8, 0)] detected sentinel instruction in EX stage at time 527650ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 527665ns
# [TB][mhartid 9 - Tile (9, 0)] detected sentinel instruction in EX stage at time 527925ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 527955ns
# [TB][mhartid 10 - Tile (10, 0)] detected sentinel instruction in EX stage at time 528215ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 528275ns
# [TB][mhartid 11 - Tile (11, 0)] detected sentinel instruction in EX stage at time 528595ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 528615ns
# [TB][mhartid 12 - Tile (12, 0)] detected sentinel instruction in EX stage at time 528905ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 528965ns
# [TB][mhartid 13 - Tile (13, 0)] detected sentinel instruction in EX stage at time 529245ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 529335ns
# [TB][mhartid 14 - Tile (14, 0)] detected sentinel instruction in EX stage at time 529590ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 529725ns
# [TB][mhartid 15 - Tile (15, 0)] detected sentinel instruction in EX stage at time 530005ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 530135ns
# [mhartid 0] sync_count: 1
# [TB][mhartid 16 - Tile (0, 1)] detected sentinel instruction in EX stage at time 530470ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 530510ns
# [mhartid 1] sync_count: 1
# [TB][mhartid 17 - Tile (1, 1)] detected sentinel instruction in EX stage at time 530805ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 530860ns
# [mhartid 2] sync_count: 1
# [TB][mhartid 18 - Tile (2, 1)] detected sentinel instruction in EX stage at time 531085ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 531190ns
# [mhartid 3] sync_count: 1
# [TB][mhartid 19 - Tile (3, 1)] detected sentinel instruction in EX stage at time 531470ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 531505ns
# [mhartid 4] sync_count: 1
# [TB][mhartid 20 - Tile (4, 1)] detected sentinel instruction in EX stage at time 531770ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 531795ns
# [mhartid 5] sync_count: 1
# [TB][mhartid 21 - Tile (5, 1)] detected sentinel instruction in EX stage at time 532030ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 532070ns
# [mhartid 6] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 532320ns
# [TB][mhartid 22 - Tile (6, 1)] detected sentinel instruction in EX stage at time 532335ns
# [TB][mhartid 23 - Tile (7, 1)] detected sentinel instruction in EX stage at time 532515ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 532550ns
# [mhartid 7] sync_count: 1
# [TB][mhartid 24 - Tile (8, 1)] detected sentinel instruction in EX stage at time 532730ns
# [mhartid 8] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 532800ns
# [TB][mhartid 25 - Tile (9, 1)] detected sentinel instruction in EX stage at time 533010ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 533070ns
# [mhartid 9] sync_count: 1
# [TB][mhartid 26 - Tile (10, 1)] detected sentinel instruction in EX stage at time 533280ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 533360ns
# [TB][mhartid 27 - Tile (11, 1)] detected sentinel instruction in EX stage at time 533605ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 533670ns
# [mhartid 10] sync_count: 1
# [TB][mhartid 28 - Tile (12, 1)] detected sentinel instruction in EX stage at time 533985ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 534005ns
# [TB][mhartid 29 - Tile (13, 1)] detected sentinel instruction in EX stage at time 534235ns
# [mhartid 11] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 534355ns
# [mhartid 12] sync_count: 1
# [TB][mhartid 30 - Tile (14, 1)] detected sentinel instruction in EX stage at time 534655ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 534725ns
# [mhartid 13] sync_count: 1
# [TB][mhartid 31 - Tile (15, 1)] detected sentinel instruction in EX stage at time 535025ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 535125ns
# [mhartid 14] sync_count: 1
# [TB][mhartid 32 - Tile (0, 2)] detected sentinel instruction in EX stage at time 535440ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 535475ns
# [mhartid 15] sync_count: 1
# [TB][mhartid 33 - Tile (1, 2)] detected sentinel instruction in EX stage at time 535780ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 535805ns
# [TB][mhartid 34 - Tile (2, 2)] detected sentinel instruction in EX stage at time 536085ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 536120ns
# [TB][mhartid 35 - Tile (3, 2)] detected sentinel instruction in EX stage at time 536405ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 536410ns
# [TB][mhartid 36 - Tile (4, 2)] detected sentinel instruction in EX stage at time 536640ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 536680ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 536930ns
# [TB][mhartid 37 - Tile (5, 2)] detected sentinel instruction in EX stage at time 536945ns
# [TB][mhartid 38 - Tile (6, 2)] detected sentinel instruction in EX stage at time 537145ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 537165ns
# [TB][mhartid 39 - Tile (7, 2)] detected sentinel instruction in EX stage at time 537325ns
# [mhartid 16] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 537375ns
# [TB][mhartid 40 - Tile (8, 2)] detected sentinel instruction in EX stage at time 537595ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 537615ns
# [mhartid 17] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 537870ns
# [TB][mhartid 41 - Tile (9, 2)] detected sentinel instruction in EX stage at time 537890ns
# [mhartid 18] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 538150ns
# [TB][mhartid 42 - Tile (10, 2)] detected sentinel instruction in EX stage at time 538160ns
# [mhartid 19] sync_count: 1
# [TB][mhartid 43 - Tile (11, 2)] detected sentinel instruction in EX stage at time 538445ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 538445ns
# [mhartid 20] sync_count: 1
# [TB][mhartid 44 - Tile (12, 2)] detected sentinel instruction in EX stage at time 538755ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 538765ns
# [mhartid 21] sync_count: 1
# [TB][mhartid 45 - Tile (13, 2)] detected sentinel instruction in EX stage at time 539070ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 539095ns
# [mhartid 22] sync_count: 1
# [TB][mhartid 46 - Tile (14, 2)] detected sentinel instruction in EX stage at time 539420ns
# [mhartid 23] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 539450ns
# [mhartid 24] sync_count: 1
# [TB][mhartid 47 - Tile (15, 2)] detected sentinel instruction in EX stage at time 539710ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 539820ns
# [mhartid 25] sync_count: 1
# [TB][mhartid 48 - Tile (0, 3)] detected sentinel instruction in EX stage at time 540050ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 540150ns
# [mhartid 26] sync_count: 1
# [TB][mhartid 49 - Tile (1, 3)] detected sentinel instruction in EX stage at time 540430ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 540465ns
# [mhartid 27] sync_count: 1
# [TB][mhartid 50 - Tile (2, 3)] detected sentinel instruction in EX stage at time 540730ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 540755ns
# [mhartid 28] sync_count: 1
# [TB][mhartid 51 - Tile (3, 3)] detected sentinel instruction in EX stage at time 540980ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 541025ns
# [mhartid 29] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 541275ns
# [TB][mhartid 52 - Tile (4, 3)] detected sentinel instruction in EX stage at time 541290ns
# [TB][mhartid 53 - Tile (5, 3)] detected sentinel instruction in EX stage at time 541475ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 541505ns
# [mhartid 30] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 541715ns
# [TB][mhartid 54 - Tile (6, 3)] detected sentinel instruction in EX stage at time 541730ns
# [TB][mhartid 55 - Tile (7, 3)] detected sentinel instruction in EX stage at time 541885ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 541905ns
# [mhartid 31] sync_count: 1
# [TB][mhartid 56 - Tile (8, 3)] detected sentinel instruction in EX stage at time 542070ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 542115ns
# [TB][mhartid 57 - Tile (9, 3)] detected sentinel instruction in EX stage at time 542345ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 542345ns
# [TB][mhartid 58 - Tile (10, 3)] detected sentinel instruction in EX stage at time 542585ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 542595ns
# [TB][mhartid 59 - Tile (11, 3)] detected sentinel instruction in EX stage at time 542785ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 542865ns
# [TB][mhartid 60 - Tile (12, 3)] detected sentinel instruction in EX stage at time 543065ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 543155ns
# [TB][mhartid 61 - Tile (13, 3)] detected sentinel instruction in EX stage at time 543440ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 543475ns
# [mhartid 32] sync_count: 1
# [TB][mhartid 62 - Tile (14, 3)] detected sentinel instruction in EX stage at time 543785ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 543805ns
# [mhartid 33] sync_count: 1
# [TB][mhartid 63 - Tile (15, 3)] detected sentinel instruction in EX stage at time 544085ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 544165ns
# [mhartid 34] sync_count: 1
# [TB][mhartid 64 - Tile (0, 4)] detected sentinel instruction in EX stage at time 544390ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 544475ns
# [mhartid 35] sync_count: 1
# [TB][mhartid 65 - Tile (1, 4)] detected sentinel instruction in EX stage at time 544735ns
# [mhartid 36] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 544765ns
# [TB][mhartid 66 - Tile (2, 4)] detected sentinel instruction in EX stage at time 544985ns
# [mhartid 37] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 545035ns
# [mhartid 38] sync_count: 1
# [TB][mhartid 67 - Tile (3, 4)] detected sentinel instruction in EX stage at time 545240ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 545285ns
# [mhartid 39] sync_count: 1
# [TB][mhartid 68 - Tile (4, 4)] detected sentinel instruction in EX stage at time 545505ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 545525ns
# [TB][mhartid 69 - Tile (5, 4)] detected sentinel instruction in EX stage at time 545695ns
# [mhartid 40] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 545735ns
# [TB][mhartid 70 - Tile (6, 4)] detected sentinel instruction in EX stage at time 545930ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 545930ns
# [mhartid 41] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 546100ns
# [TB][mhartid 71 - Tile (7, 4)] detected sentinel instruction in EX stage at time 546155ns
# [mhartid 42] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 546290ns
# [TB][mhartid 72 - Tile (8, 4)] detected sentinel instruction in EX stage at time 546340ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 546510ns
# [TB][mhartid 73 - Tile (9, 4)] detected sentinel instruction in EX stage at time 546525ns
# [mhartid 43] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 546750ns
# [TB][mhartid 74 - Tile (10, 4)] detected sentinel instruction in EX stage at time 546755ns
# [mhartid 44] sync_count: 1
# [TB][mhartid 75 - Tile (11, 4)] detected sentinel instruction in EX stage at time 546980ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 547010ns
# [mhartid 45] sync_count: 1
# [TB][mhartid 76 - Tile (12, 4)] detected sentinel instruction in EX stage at time 547220ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 547280ns
# [mhartid 46] sync_count: 1
# [TB][mhartid 77 - Tile (13, 4)] detected sentinel instruction in EX stage at time 547570ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 547570ns
# [TB][mhartid 78 - Tile (14, 4)] detected sentinel instruction in EX stage at time 547780ns
# [mhartid 47] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 547880ns
# [TB][mhartid 79 - Tile (15, 4)] detected sentinel instruction in EX stage at time 548105ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 548210ns
# [TB][mhartid 80 - Tile (0, 5)] detected sentinel instruction in EX stage at time 548485ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 548510ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 548790ns
# [TB][mhartid 81 - Tile (1, 5)] detected sentinel instruction in EX stage at time 548800ns
# [TB][mhartid 82 - Tile (2, 5)] detected sentinel instruction in EX stage at time 549030ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 549040ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 549275ns
# [TB][mhartid 83 - Tile (3, 5)] detected sentinel instruction in EX stage at time 549280ns
# [mhartid 48] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 549485ns
# [TB][mhartid 84 - Tile (4, 5)] detected sentinel instruction in EX stage at time 549525ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 549675ns
# [TB][mhartid 85 - Tile (5, 5)] detected sentinel instruction in EX stage at time 549700ns
# [mhartid 49] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 549845ns
# [TB][mhartid 86 - Tile (6, 5)] detected sentinel instruction in EX stage at time 549905ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 549995ns
# [mhartid 50] sync_count: 1
# [TB][mhartid 87 - Tile (7, 5)] detected sentinel instruction in EX stage at time 550060ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 550175ns
# [TB][mhartid 88 - Tile (8, 5)] detected sentinel instruction in EX stage at time 550210ns
# [mhartid 51] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 550365ns
# [TB][mhartid 89 - Tile (9, 5)] detected sentinel instruction in EX stage at time 550385ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 550575ns
# [TB][mhartid 90 - Tile (10, 5)] detected sentinel instruction in EX stage at time 550585ns
# [mhartid 52] sync_count: 1
# [TB][mhartid 91 - Tile (11, 5)] detected sentinel instruction in EX stage at time 550765ns
# [mhartid 53] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 550805ns
# [TB][mhartid 92 - Tile (12, 5)] detected sentinel instruction in EX stage at time 551000ns
# [mhartid 54] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 551055ns
# [mhartid 55] sync_count: 1
# [TB][mhartid 93 - Tile (13, 5)] detected sentinel instruction in EX stage at time 551305ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 551325ns
# [mhartid 56] sync_count: 1
# [TB][mhartid 94 - Tile (14, 5)] detected sentinel instruction in EX stage at time 551595ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 551620ns
# [mhartid 57] sync_count: 1
# [TB][mhartid 95 - Tile (15, 5)] detected sentinel instruction in EX stage at time 551890ns
# [mhartid 58] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 551930ns
# [mhartid 59] sync_count: 1
# [TB][mhartid 96 - Tile (0, 6)] detected sentinel instruction in EX stage at time 552195ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 552210ns
# [mhartid 60] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 552465ns
# [TB][mhartid 97 - Tile (1, 6)] detected sentinel instruction in EX stage at time 552485ns
# [TB][mhartid 98 - Tile (2, 6)] detected sentinel instruction in EX stage at time 552685ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 552705ns
# [mhartid 61] sync_count: 1
# [TB][mhartid 99 - Tile (3, 6)] detected sentinel instruction in EX stage at time 552880ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 552915ns
# [mhartid 62] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 553110ns
# [TB][mhartid 100 - Tile (4, 6)] detected sentinel instruction in EX stage at time 553135ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 553280ns
# [TB][mhartid 101 - Tile (5, 6)] detected sentinel instruction in EX stage at time 553310ns
# [TB][mhartid 102 - Tile (6, 6)] detected sentinel instruction in EX stage at time 553410ns
# [mhartid 63] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 553430ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 553560ns
# [TB][mhartid 103 - Tile (7, 6)] detected sentinel instruction in EX stage at time 553570ns
# [TB][mhartid 104 - Tile (8, 6)] detected sentinel instruction in EX stage at time 553690ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 553710ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 553885ns
# [TB][mhartid 105 - Tile (9, 6)] detected sentinel instruction in EX stage at time 553920ns
# [TB][mhartid 106 - Tile (10, 6)] detected sentinel instruction in EX stage at time 554045ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 554075ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 554285ns
# [TB][mhartid 107 - Tile (11, 6)] detected sentinel instruction in EX stage at time 554320ns
# [TB][mhartid 108 - Tile (12, 6)] detected sentinel instruction in EX stage at time 554505ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 554525ns
# [TB][mhartid 109 - Tile (13, 6)] detected sentinel instruction in EX stage at time 554705ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 554775ns
# [mhartid 64] sync_count: 1
# [TB][mhartid 110 - Tile (14, 6)] detected sentinel instruction in EX stage at time 555030ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 555045ns
# [mhartid 65] sync_count: 1
# [TB][mhartid 111 - Tile (15, 6)] detected sentinel instruction in EX stage at time 555345ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 555345ns
# [mhartid 66] sync_count: 1
# [TB][mhartid 112 - Tile (0, 7)] detected sentinel instruction in EX stage at time 555575ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 555605ns
# [mhartid 67] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 555845ns
# [TB][mhartid 113 - Tile (1, 7)] detected sentinel instruction in EX stage at time 555875ns
# [mhartid 68] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 556055ns
# [TB][mhartid 114 - Tile (2, 7)] detected sentinel instruction in EX stage at time 556065ns
# [mhartid 69] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 556245ns
# [TB][mhartid 115 - Tile (3, 7)] detected sentinel instruction in EX stage at time 556295ns
# [TB][mhartid 116 - Tile (4, 7)] detected sentinel instruction in EX stage at time 556385ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 556415ns
# [mhartid 70] sync_count: 1
# [TB][mhartid 117 - Tile (5, 7)] detected sentinel instruction in EX stage at time 556545ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 556565ns
# [mhartid 71] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 556700ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 556745ns
# [TB][mhartid 118 - Tile (6, 7)] detected sentinel instruction in EX stage at time 556755ns
# [mhartid 72] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 556875ns
# [TB][mhartid 120 - Tile (8, 7)] detected sentinel instruction in EX stage at time 556955ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 557025ns
# [mhartid 73] sync_count: 1
# [TB][mhartid 121 - Tile (9, 7)] detected sentinel instruction in EX stage at time 557090ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 557195ns
# [mhartid 74] sync_count: 1
# [TB][mhartid 122 - Tile (10, 7)] detected sentinel instruction in EX stage at time 557250ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 557385ns
# [TB][mhartid 123 - Tile (11, 7)] detected sentinel instruction in EX stage at time 557405ns
# [mhartid 75] sync_count: 1
# [TB][mhartid 124 - Tile (12, 7)] detected sentinel instruction in EX stage at time 557595ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 557605ns
# [mhartid 76] sync_count: 1
# [TB][mhartid 125 - Tile (13, 7)] detected sentinel instruction in EX stage at time 557820ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 557840ns
# [TB][mhartid 126 - Tile (14, 7)] detected sentinel instruction in EX stage at time 558020ns
# [mhartid 77] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 558090ns
# [mhartid 78] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 558360ns
# [TB][mhartid 127 - Tile (15, 7)] detected sentinel instruction in EX stage at time 558365ns
# [TB][mhartid 128 - Tile (0, 8)] detected sentinel instruction in EX stage at time 558620ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 558635ns
# [mhartid 79] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 558885ns
# [TB][mhartid 129 - Tile (1, 8)] detected sentinel instruction in EX stage at time 558900ns
# [TB][mhartid 130 - Tile (2, 8)] detected sentinel instruction in EX stage at time 559080ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 559115ns
# [TB][mhartid 131 - Tile (3, 8)] detected sentinel instruction in EX stage at time 559285ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 559325ns
# [TB][mhartid 132 - Tile (4, 8)] detected sentinel instruction in EX stage at time 559485ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 559515ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 559685ns
# [TB][mhartid 133 - Tile (5, 8)] detected sentinel instruction in EX stage at time 559715ns
# [TB][mhartid 134 - Tile (6, 8)] detected sentinel instruction in EX stage at time 559825ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 559835ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 559965ns
# [TB][mhartid 135 - Tile (7, 8)] detected sentinel instruction in EX stage at time 560020ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 560125ns
# [TB][mhartid 136 - Tile (8, 8)] detected sentinel instruction in EX stage at time 560170ns
# [mhartid 80] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 560295ns
# [TB][mhartid 137 - Tile (9, 8)] detected sentinel instruction in EX stage at time 560325ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 560490ns
# [TB][mhartid 138 - Tile (10, 8)] detected sentinel instruction in EX stage at time 560490ns
# [mhartid 81] sync_count: 1
# [TB][mhartid 139 - Tile (11, 8)] detected sentinel instruction in EX stage at time 560665ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 560700ns
# [mhartid 82] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 560930ns
# [TB][mhartid 140 - Tile (12, 8)] detected sentinel instruction in EX stage at time 560955ns
# [mhartid 83] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 561185ns
# [TB][mhartid 141 - Tile (13, 8)] detected sentinel instruction in EX stage at time 561205ns
# [mhartid 84] sync_count: 1
# [TB][mhartid 142 - Tile (14, 8)] detected sentinel instruction in EX stage at time 561440ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 561455ns
# [mhartid 85] sync_count: 1
# [mhartid 86] sync_count: 1
# [TB][mhartid 143 - Tile (15, 8)] detected sentinel instruction in EX stage at time 561720ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 561745ns
# [mhartid 87] sync_count: 1
# [mhartid 88] sync_count: 1
# [TB][mhartid 144 - Tile (0, 9)] detected sentinel instruction in EX stage at time 561985ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 562035ns
# [mhartid 89] sync_count: 1
# [TB][mhartid 145 - Tile (1, 9)] detected sentinel instruction in EX stage at time 562285ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 562305ns
# [mhartid 90] sync_count: 1
# [TB][mhartid 146 - Tile (2, 9)] detected sentinel instruction in EX stage at time 562505ns
# [mhartid 91] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 562555ns
# [mhartid 92] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 562795ns
# [TB][mhartid 147 - Tile (3, 9)] detected sentinel instruction in EX stage at time 562800ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 563005ns
# [TB][mhartid 148 - Tile (4, 9)] detected sentinel instruction in EX stage at time 563040ns
# [mhartid 93] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 563195ns
# [TB][mhartid 149 - Tile (5, 9)] detected sentinel instruction in EX stage at time 563220ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 563365ns
# [mhartid 94] sync_count: 1
# [TB][mhartid 150 - Tile (6, 9)] detected sentinel instruction in EX stage at time 563425ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 563515ns
# [TB][mhartid 151 - Tile (7, 9)] detected sentinel instruction in EX stage at time 563580ns
# [mhartid 95] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 563685ns
# [TB][mhartid 152 - Tile (8, 9)] detected sentinel instruction in EX stage at time 563720ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 563875ns
# [TB][mhartid 153 - Tile (9, 9)] detected sentinel instruction in EX stage at time 563920ns
# [TB][mhartid 154 - Tile (10, 9)] detected sentinel instruction in EX stage at time 564055ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 564085ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 564315ns
# [TB][mhartid 155 - Tile (11, 9)] detected sentinel instruction in EX stage at time 564340ns
# [TB][mhartid 156 - Tile (12, 9)] detected sentinel instruction in EX stage at time 564560ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 564565ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 564845ns
# [TB][mhartid 157 - Tile (13, 9)] detected sentinel instruction in EX stage at time 564855ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 565135ns
# [TB][mhartid 158 - Tile (14, 9)] detected sentinel instruction in EX stage at time 565135ns
# [mhartid 96] sync_count: 1
# [TB][mhartid 159 - Tile (15, 9)] detected sentinel instruction in EX stage at time 565390ns
# [mhartid 97] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 565450ns
# [mhartid 98] sync_count: 1
# [TB][mhartid 160 - Tile (0, 10)] detected sentinel instruction in EX stage at time 565685ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 565760ns
# [mhartid 99] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 566050ns
# [TB][mhartid 161 - Tile (1, 10)] detected sentinel instruction in EX stage at time 566050ns
# [TB][mhartid 162 - Tile (2, 10)] detected sentinel instruction in EX stage at time 566265ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 566320ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 566570ns
# [TB][mhartid 163 - Tile (3, 10)] detected sentinel instruction in EX stage at time 566585ns
# [TB][mhartid 164 - Tile (4, 10)] detected sentinel instruction in EX stage at time 566760ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 566800ns
# [mhartid 100] sync_count: 1
# [TB][mhartid 165 - Tile (5, 10)] detected sentinel instruction in EX stage at time 566995ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 567010ns
# [mhartid 101] sync_count: 1
# [mhartid 102] sync_count: 1
# [TB][mhartid 166 - Tile (6, 10)] detected sentinel instruction in EX stage at time 567195ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 567200ns
# [mhartid 103] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 567370ns
# [mhartid 104] sync_count: 1
# [TB][mhartid 167 - Tile (7, 10)] detected sentinel instruction in EX stage at time 567430ns
# [TB][mhartid 168 - Tile (8, 10)] detected sentinel instruction in EX stage at time 567535ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 567560ns
# [mhartid 105] sync_count: 1
# [mhartid 106] sync_count: 1
# [TB][mhartid 169 - Tile (9, 10)] detected sentinel instruction in EX stage at time 567740ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 567770ns
# [mhartid 107] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 568010ns
# [TB][mhartid 170 - Tile (10, 10)] detected sentinel instruction in EX stage at time 568040ns
# [mhartid 108] sync_count: 1
# [TB][mhartid 171 - Tile (11, 10)] detected sentinel instruction in EX stage at time 568195ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 568260ns
# [TB][mhartid 172 - Tile (12, 10)] detected sentinel instruction in EX stage at time 568450ns
# [mhartid 109] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 568530ns
# [mhartid 110] sync_count: 1
# [TB][mhartid 173 - Tile (13, 10)] detected sentinel instruction in EX stage at time 568815ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 568820ns
# [mhartid 111] sync_count: 1
# [TB][mhartid 174 - Tile (14, 10)] detected sentinel instruction in EX stage at time 569105ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 569140ns
# [TB][mhartid 175 - Tile (15, 10)] detected sentinel instruction in EX stage at time 569405ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 569475ns
# [TB][mhartid 176 - Tile (0, 11)] detected sentinel instruction in EX stage at time 569780ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 569805ns
# [TB][mhartid 177 - Tile (1, 11)] detected sentinel instruction in EX stage at time 570100ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 570115ns
# [TB][mhartid 178 - Tile (2, 11)] detected sentinel instruction in EX stage at time 570360ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 570410ns
# [mhartid 112] sync_count: 1
# [TB][mhartid 179 - Tile (3, 11)] detected sentinel instruction in EX stage at time 570665ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 570680ns
# [mhartid 113] sync_count: 1
# [TB][mhartid 180 - Tile (4, 11)] detected sentinel instruction in EX stage at time 570890ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 570930ns
# [mhartid 114] sync_count: 1
# [TB][mhartid 181 - Tile (5, 11)] detected sentinel instruction in EX stage at time 571135ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 571160ns
# [mhartid 115] sync_count: 1
# [mhartid 116] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 571375ns
# [TB][mhartid 182 - Tile (6, 11)] detected sentinel instruction in EX stage at time 571415ns
# [mhartid 117] sync_count: 1
# [TB][mhartid 183 - Tile (7, 11)] detected sentinel instruction in EX stage at time 571535ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 571565ns
# [mhartid 118] sync_count: 1
# [TB][mhartid 184 - Tile (8, 11)] detected sentinel instruction in EX stage at time 571775ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 571785ns
# [mhartid 120] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 572020ns
# [TB][mhartid 185 - Tile (9, 11)] detected sentinel instruction in EX stage at time 572025ns
# [mhartid 121] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 572270ns
# [mhartid 122] sync_count: 1
# [TB][mhartid 186 - Tile (10, 11)] detected sentinel instruction in EX stage at time 572290ns
# [mhartid 123] sync_count: 1
# [TB][mhartid 187 - Tile (11, 11)] detected sentinel instruction in EX stage at time 572480ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 572540ns
# [mhartid 124] sync_count: 1
# [TB][mhartid 188 - Tile (12, 11)] detected sentinel instruction in EX stage at time 572740ns
# [mhartid 125] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 572830ns
# [mhartid 126] sync_count: 1
# [TB][mhartid 189 - Tile (13, 11)] detected sentinel instruction in EX stage at time 573100ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 573140ns
# [mhartid 127] sync_count: 1
# [TB][mhartid 190 - Tile (14, 11)] detected sentinel instruction in EX stage at time 573420ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 573470ns
# [TB][mhartid 191 - Tile (15, 11)] detected sentinel instruction in EX stage at time 573765ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 573820ns
# [TB][mhartid 192 - Tile (0, 12)] detected sentinel instruction in EX stage at time 574065ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 574170ns
# [TB][mhartid 193 - Tile (1, 12)] detected sentinel instruction in EX stage at time 574460ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 574505ns
# [TB][mhartid 194 - Tile (2, 12)] detected sentinel instruction in EX stage at time 574760ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 574820ns
# [mhartid 128] sync_count: 1
# [TB][mhartid 195 - Tile (3, 12)] detected sentinel instruction in EX stage at time 575030ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 575110ns
# [mhartid 129] sync_count: 1
# [mhartid 130] sync_count: 1
# [TB][mhartid 196 - Tile (4, 12)] detected sentinel instruction in EX stage at time 575325ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 575380ns
# [mhartid 131] sync_count: 1
# [TB][mhartid 197 - Tile (5, 12)] detected sentinel instruction in EX stage at time 575630ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 575635ns
# [mhartid 132] sync_count: 1
# [TB][mhartid 198 - Tile (6, 12)] detected sentinel instruction in EX stage at time 575815ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 575865ns
# [mhartid 133] sync_count: 1
# [TB][mhartid 199 - Tile (7, 12)] detected sentinel instruction in EX stage at time 576040ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 576075ns
# [mhartid 134] sync_count: 1
# [TB][mhartid 200 - Tile (8, 12)] detected sentinel instruction in EX stage at time 576245ns
# [mhartid 135] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 576305ns
# [mhartid 136] sync_count: 1
# [mhartid 137] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 576565ns
# [TB][mhartid 201 - Tile (9, 12)] detected sentinel instruction in EX stage at time 576585ns
# [mhartid 138] sync_count: 1
# [TB][mhartid 202 - Tile (10, 12)] detected sentinel instruction in EX stage at time 576800ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 576840ns
# [mhartid 139] sync_count: 1
# [TB][mhartid 203 - Tile (11, 12)] detected sentinel instruction in EX stage at time 577045ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 577130ns
# [mhartid 140] sync_count: 1
# [TB][mhartid 204 - Tile (12, 12)] detected sentinel instruction in EX stage at time 577375ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 577440ns
# [mhartid 141] sync_count: 1
# [TB][mhartid 205 - Tile (13, 12)] detected sentinel instruction in EX stage at time 577670ns
# [mhartid 142] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 577770ns
# [mhartid 143] sync_count: 1
# [TB][mhartid 206 - Tile (14, 12)] detected sentinel instruction in EX stage at time 578000ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 578120ns
# [TB][mhartid 207 - Tile (15, 12)] detected sentinel instruction in EX stage at time 578375ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 578490ns
# [TB][mhartid 208 - Tile (0, 13)] detected sentinel instruction in EX stage at time 578760ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 578860ns
# [TB][mhartid 209 - Tile (1, 13)] detected sentinel instruction in EX stage at time 579090ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 579210ns
# [TB][mhartid 210 - Tile (2, 13)] detected sentinel instruction in EX stage at time 579430ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 579540ns
# [TB][mhartid 211 - Tile (3, 13)] detected sentinel instruction in EX stage at time 579760ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 579850ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 580145ns
# [TB][mhartid 212 - Tile (4, 13)] detected sentinel instruction in EX stage at time 580145ns
# [TB][mhartid 213 - Tile (5, 13)] detected sentinel instruction in EX stage at time 580395ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 580415ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 580665ns
# [TB][mhartid 214 - Tile (6, 13)] detected sentinel instruction in EX stage at time 580680ns
# [TB][mhartid 215 - Tile (7, 13)] detected sentinel instruction in EX stage at time 580835ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 580895ns
# [mhartid 151] sync_count: 1
# [mhartid 149] sync_count: 1
# [TB][mhartid 216 - Tile (8, 13)] detected sentinel instruction in EX stage at time 581150ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 581155ns
# [mhartid 150] sync_count: 1
# [TB][mhartid 217 - Tile (9, 13)] detected sentinel instruction in EX stage at time 581380ns
# [mhartid 146] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 581425ns
# [mhartid 148] sync_count: 1
# [mhartid 152] sync_count: 1
# [mhartid 147] sync_count: 1
# [TB][mhartid 218 - Tile (10, 13)] detected sentinel instruction in EX stage at time 581685ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 581715ns
# [mhartid 153] sync_count: 1
# [TB][mhartid 219 - Tile (11, 13)] detected sentinel instruction in EX stage at time 582010ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 582025ns
# [TB][mhartid 220 - Tile (12, 13)] detected sentinel instruction in EX stage at time 582310ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 582355ns
# [TB][mhartid 221 - Tile (13, 13)] detected sentinel instruction in EX stage at time 582585ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 582705ns
# [TB][mhartid 222 - Tile (14, 13)] detected sentinel instruction in EX stage at time 582990ns
# [mhartid 154] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 583080ns
# [mhartid 155] sync_count: 1
# [TB][mhartid 223 - Tile (15, 13)] detected sentinel instruction in EX stage at time 583350ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 583470ns
# [TB][mhartid 224 - Tile (0, 14)] detected sentinel instruction in EX stage at time 583725ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 583860ns
# [TB][mhartid 225 - Tile (1, 14)] detected sentinel instruction in EX stage at time 584115ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 584230ns
# [mhartid 145] sync_count: 1
# [TB][mhartid 226 - Tile (2, 14)] detected sentinel instruction in EX stage at time 584480ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 584580ns
# [TB][mhartid 227 - Tile (3, 14)] detected sentinel instruction in EX stage at time 584805ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 584910ns
# [mhartid 156] sync_count: 1
# [TB][mhartid 228 - Tile (4, 14)] detected sentinel instruction in EX stage at time 585170ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 585230ns
# [TB][mhartid 229 - Tile (5, 14)] detected sentinel instruction in EX stage at time 585500ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 585525ns
# [TB][mhartid 230 - Tile (6, 14)] detected sentinel instruction in EX stage at time 585720ns
# [mhartid 144] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 585795ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 586050ns
# [TB][mhartid 231 - Tile (7, 14)] detected sentinel instruction in EX stage at time 586070ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 586325ns
# [TB][mhartid 232 - Tile (8, 14)] detected sentinel instruction in EX stage at time 586335ns
# [mhartid 167] sync_count: 1
# [TB][mhartid 233 - Tile (9, 14)] detected sentinel instruction in EX stage at time 586540ns
# [mhartid 166] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 586615ns
# [mhartid 168] sync_count: 1
# [TB][mhartid 234 - Tile (10, 14)] detected sentinel instruction in EX stage at time 586825ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 586925ns
# [TB][mhartid 235 - Tile (11, 14)] detected sentinel instruction in EX stage at time 587230ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 587255ns
# [TB][mhartid 236 - Tile (12, 14)] detected sentinel instruction in EX stage at time 587520ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 587605ns
# [mhartid 165] sync_count: 1
# [TB][mhartid 237 - Tile (13, 14)] detected sentinel instruction in EX stage at time 587850ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 587975ns
# [TB][mhartid 238 - Tile (14, 14)] detected sentinel instruction in EX stage at time 588225ns
# [mhartid 157] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 588365ns
# [mhartid 169] sync_count: 1
# [TB][mhartid 239 - Tile (15, 14)] detected sentinel instruction in EX stage at time 588725ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 588785ns
# [TB][mhartid 240 - Tile (0, 15)] detected sentinel instruction in EX stage at time 589080ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 589195ns
# [TB][mhartid 241 - Tile (1, 15)] detected sentinel instruction in EX stage at time 589485ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 589585ns
# [TB][mhartid 242 - Tile (2, 15)] detected sentinel instruction in EX stage at time 589910ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 589955ns
# [TB][mhartid 243 - Tile (3, 15)] detected sentinel instruction in EX stage at time 590235ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 590315ns
# [mhartid 164] sync_count: 1
# [TB][mhartid 244 - Tile (4, 15)] detected sentinel instruction in EX stage at time 590600ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 590645ns
# [TB][mhartid 245 - Tile (5, 15)] detected sentinel instruction in EX stage at time 590920ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 590955ns
# [TB][mhartid 246 - Tile (6, 15)] detected sentinel instruction in EX stage at time 591230ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 591255ns
# [TB][mhartid 247 - Tile (7, 15)] detected sentinel instruction in EX stage at time 591505ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 591525ns
# [mhartid 170] sync_count: 1
# [TB][mhartid 248 - Tile (8, 15)] detected sentinel instruction in EX stage at time 591735ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 591815ns
# [mhartid 163] sync_count: 1
# [mhartid 183] sync_count: 1
# [TB][mhartid 249 - Tile (9, 15)] detected sentinel instruction in EX stage at time 592060ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 592125ns
# [TB][mhartid 250 - Tile (10, 15)] detected sentinel instruction in EX stage at time 592380ns
# [mhartid 182] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 592455ns
# [mhartid 184] sync_count: 1
# [TB][mhartid 251 - Tile (11, 15)] detected sentinel instruction in EX stage at time 592695ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 592805ns
# [TB][mhartid 252 - Tile (12, 15)] detected sentinel instruction in EX stage at time 593070ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 593175ns
# [TB][mhartid 253 - Tile (13, 15)] detected sentinel instruction in EX stage at time 593520ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 593570ns
# [TB][mhartid 254 - Tile (14, 15)] detected sentinel instruction in EX stage at time 593855ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 593980ns
# [TB][mhartid 255 - Tile (15, 15)] detected sentinel instruction in EX stage at time 594260ns
# [mhartid 181] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected sentinel instruction in EX stage at time 594610ns
# [mhartid 171] sync_count: 1
# [mhartid 185] sync_count: 1
# [mhartid 199] sync_count: 1
# [mhartid 198] sync_count: 1
# [mhartid 200] sync_count: 1
# [mhartid 162] sync_count: 1
# [mhartid 215] sync_count: 1
# [mhartid 180] sync_count: 1
# [mhartid 172] sync_count: 1
# [mhartid 197] sync_count: 1
# [mhartid 214] sync_count: 1
# [mhartid 216] sync_count: 1
# [mhartid 201] sync_count: 1
# [mhartid 186] sync_count: 1
# [mhartid 119] sync_count: 256
# [mhartid 231] sync_count: 1
# [TB][mhartid 39 - Tile (7, 2)] detected AMO (sync) instruction at time 612010ns
# [TB][mhartid 55 - Tile (7, 3)] detected AMO (sync) instruction at time 612030ns
# [TB][mhartid 84 - Tile (4, 5)] detected AMO (sync) instruction at time 612030ns
# [TB][mhartid 88 - Tile (8, 5)] detected AMO (sync) instruction at time 612040ns
# [TB][mhartid 216 - Tile (8, 13)] detected AMO (sync) instruction at time 612040ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 612050ns
# [TB][mhartid 70 - Tile (6, 4)] detected AMO (sync) instruction at time 612060ns
# [TB][mhartid 71 - Tile (7, 4)] detected AMO (sync) instruction at time 612060ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 612070ns
# [TB][mhartid 87 - Tile (7, 5)] detected AMO (sync) instruction at time 612090ns
# [TB][mhartid 103 - Tile (7, 6)] detected AMO (sync) instruction at time 612120ns
# [TB][mhartid 134 - Tile (6, 8)] detected AMO (sync) instruction at time 612125ns
# [TB][mhartid 169 - Tile (9, 10)] detected AMO (sync) instruction at time 612145ns
# [TB][mhartid 104 - Tile (8, 6)] detected AMO (sync) instruction at time 612180ns
# [TB][mhartid 200 - Tile (8, 12)] detected AMO (sync) instruction at time 612180ns
# [TB][mhartid 69 - Tile (5, 4)] detected AMO (sync) instruction at time 612190ns
# [TB][mhartid 215 - Tile (7, 13)] detected AMO (sync) instruction at time 612190ns
# [TB][mhartid 86 - Tile (6, 5)] detected AMO (sync) instruction at time 612220ns
# [TB][mhartid 199 - Tile (7, 12)] detected AMO (sync) instruction at time 612220ns
# [TB][mhartid 57 - Tile (9, 3)] detected AMO (sync) instruction at time 612260ns
# [TB][mhartid 183 - Tile (7, 11)] detected AMO (sync) instruction at time 612260ns
# [TB][mhartid 167 - Tile (7, 10)] detected AMO (sync) instruction at time 612290ns
# [TB][mhartid 184 - Tile (8, 11)] detected AMO (sync) instruction at time 612300ns
# [TB][mhartid 214 - Tile (6, 13)] detected AMO (sync) instruction at time 612300ns
# [TB][mhartid 7 - Tile (7, 0)] detected AMO (sync) instruction at time 612310ns
# [TB][mhartid 149 - Tile (5, 9)] detected AMO (sync) instruction at time 612310ns
# [TB][mhartid 23 - Tile (7, 1)] detected AMO (sync) instruction at time 612350ns
# [TB][mhartid 151 - Tile (7, 9)] detected AMO (sync) instruction at time 612350ns
# [TB][mhartid 24 - Tile (8, 1)] detected AMO (sync) instruction at time 612370ns
# [TB][mhartid 102 - Tile (6, 6)] detected AMO (sync) instruction at time 612370ns
# [TB][mhartid 135 - Tile (7, 8)] detected AMO (sync) instruction at time 612390ns
# [TB][mhartid 74 - Tile (10, 4)] detected AMO (sync) instruction at time 612420ns
# [TB][mhartid 168 - Tile (8, 10)] detected AMO (sync) instruction at time 612440ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 612450ns
# [TB][mhartid 198 - Tile (6, 12)] detected AMO (sync) instruction at time 612450ns
# [TB][mhartid 8 - Tile (8, 0)] detected AMO (sync) instruction at time 612530ns
# [TB][mhartid 153 - Tile (9, 9)] detected AMO (sync) instruction at time 612540ns
# [TB][mhartid 231 - Tile (7, 14)] detected AMO (sync) instruction at time 612545ns
# [TB][mhartid 22 - Tile (6, 1)] detected AMO (sync) instruction at time 612550ns
# [TB][mhartid 182 - Tile (6, 11)] detected AMO (sync) instruction at time 612595ns
# [TB][mhartid 152 - Tile (8, 9)] detected AMO (sync) instruction at time 612610ns
# [TB][mhartid 101 - Tile (5, 6)] detected AMO (sync) instruction at time 612645ns
# [TB][mhartid 40 - Tile (8, 2)] detected AMO (sync) instruction at time 612700ns
# [TB][mhartid 6 - Tile (6, 0)] detected AMO (sync) instruction at time 612765ns
# [TB][mhartid 73 - Tile (9, 4)] detected AMO (sync) instruction at time 612885ns
# [TB][mhartid 136 - Tile (8, 8)] detected AMO (sync) instruction at time 612900ns
# [TB][mhartid 166 - Tile (6, 10)] detected AMO (sync) instruction at time 612910ns
# [TB][mhartid 133 - Tile (5, 8)] detected AMO (sync) instruction at time 612930ns
# [TB][mhartid 56 - Tile (8, 3)] detected AMO (sync) instruction at time 612960ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 612990ns
# [TB][mhartid 38 - Tile (6, 2)] detected AMO (sync) instruction at time 613000ns
# [TB][mhartid 150 - Tile (6, 9)] detected AMO (sync) instruction at time 613000ns
# [TB][mhartid 72 - Tile (8, 4)] detected AMO (sync) instruction at time 613050ns
# [TB][mhartid 137 - Tile (9, 8)] detected AMO (sync) instruction at time 613060ns
# [TB][mhartid 54 - Tile (6, 3)] detected AMO (sync) instruction at time 613070ns
# [TB][mhartid 180 - Tile (4, 11)] detected AMO (sync) instruction at time 613090ns
# [TB][mhartid 85 - Tile (5, 5)] detected AMO (sync) instruction at time 613135ns
# [TB][mhartid 89 - Tile (9, 5)] detected AMO (sync) instruction at time 613205ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 613265ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 613345ns
# [TB][mhartid 165 - Tile (5, 10)] detected AMO (sync) instruction at time 613440ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 613505ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 613575ns
# [TB][mhartid 185 - Tile (9, 11)] detected AMO (sync) instruction at time 613675ns
# [TB][mhartid 5 - Tile (5, 0)] detected AMO (sync) instruction at time 613785ns
# [TB][mhartid 105 - Tile (9, 6)] detected AMO (sync) instruction at time 613785ns
# [TB][mhartid 181 - Tile (5, 11)] detected AMO (sync) instruction at time 613895ns
# [TB][mhartid 170 - Tile (10, 10)] detected AMO (sync) instruction at time 613915ns
# [TB][mhartid 100 - Tile (4, 6)] detected AMO (sync) instruction at time 613960ns
# [TB][mhartid 201 - Tile (9, 12)] detected AMO (sync) instruction at time 614000ns
# [TB][mhartid 90 - Tile (10, 5)] detected AMO (sync) instruction at time 614040ns
# [TB][mhartid 9 - Tile (9, 0)] detected AMO (sync) instruction at time 614050ns
# [TB][mhartid 21 - Tile (5, 1)] detected AMO (sync) instruction at time 614060ns
# [TB][mhartid 148 - Tile (4, 9)] detected AMO (sync) instruction at time 614070ns
# [TB][mhartid 197 - Tile (5, 12)] detected AMO (sync) instruction at time 614080ns
# [TB][mhartid 25 - Tile (9, 1)] detected AMO (sync) instruction at time 614110ns
# [TB][mhartid 37 - Tile (5, 2)] detected AMO (sync) instruction at time 614120ns
# [TB][mhartid 156 - Tile (12, 9)] detected AMO (sync) instruction at time 614200ns
# [TB][mhartid 163 - Tile (3, 10)] detected AMO (sync) instruction at time 614265ns
# [TB][mhartid 41 - Tile (9, 2)] detected AMO (sync) instruction at time 614275ns
# [TB][mhartid 53 - Tile (5, 3)] detected AMO (sync) instruction at time 614285ns
# [TB][mhartid 138 - Tile (10, 8)] detected AMO (sync) instruction at time 614285ns
# [TB][mhartid 20 - Tile (4, 1)] detected AMO (sync) instruction at time 614380ns
# [TB][mhartid 26 - Tile (10, 1)] detected AMO (sync) instruction at time 614450ns
# [TB][mhartid 132 - Tile (4, 8)] detected AMO (sync) instruction at time 614480ns
# [TB][mhartid 155 - Tile (11, 9)] detected AMO (sync) instruction at time 614560ns
# [TB][mhartid 98 - Tile (2, 6)] detected AMO (sync) instruction at time 614640ns
# [TB][mhartid 154 - Tile (10, 9)] detected AMO (sync) instruction at time 614700ns
# [TB][mhartid 58 - Tile (10, 3)] detected AMO (sync) instruction at time 614810ns
# [TB][mhartid 4 - Tile (4, 0)] detected AMO (sync) instruction at time 614830ns
# [TB][mhartid 107 - Tile (11, 6)] detected AMO (sync) instruction at time 615020ns
# [TB][mhartid 164 - Tile (4, 10)] detected AMO (sync) instruction at time 615020ns
# [TB][mhartid 51 - Tile (3, 3)] detected AMO (sync) instruction at time 615120ns
# [TB][mhartid 186 - Tile (10, 11)] detected AMO (sync) instruction at time 615135ns
# [TB][mhartid 36 - Tile (4, 2)] detected AMO (sync) instruction at time 615170ns
# [TB][mhartid 10 - Tile (10, 0)] detected AMO (sync) instruction at time 615180ns
# [TB][mhartid 44 - Tile (12, 2)] detected AMO (sync) instruction at time 615200ns
# [TB][mhartid 106 - Tile (10, 6)] detected AMO (sync) instruction at time 615225ns
# [TB][mhartid 147 - Tile (3, 9)] detected AMO (sync) instruction at time 615225ns
# [TB][mhartid 52 - Tile (4, 3)] detected AMO (sync) instruction at time 615265ns
# [TB][mhartid 171 - Tile (11, 10)] detected AMO (sync) instruction at time 615285ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 615305ns
# [TB][mhartid 68 - Tile (4, 4)] detected AMO (sync) instruction at time 615345ns
# [TB][mhartid 42 - Tile (10, 2)] detected AMO (sync) instruction at time 615355ns
# [TB][mhartid 11 - Tile (11, 0)] detected AMO (sync) instruction at time 615425ns
# [TB][mhartid 3 - Tile (3, 0)] detected AMO (sync) instruction at time 615460ns
# [TB][mhartid 131 - Tile (3, 8)] detected AMO (sync) instruction at time 615490ns
# [TB][mhartid 62 - Tile (14, 3)] detected AMO (sync) instruction at time 615540ns
# [TB][mhartid 139 - Tile (11, 8)] detected AMO (sync) instruction at time 615560ns
# [TB][mhartid 130 - Tile (2, 8)] detected AMO (sync) instruction at time 615580ns
# [TB][mhartid 75 - Tile (11, 4)] detected AMO (sync) instruction at time 615655ns
# [TB][mhartid 83 - Tile (3, 5)] detected AMO (sync) instruction at time 615725ns
# [TB][mhartid 140 - Tile (12, 8)] detected AMO (sync) instruction at time 615955ns
# [mhartid 230] sync_count: 1
# [TB][mhartid 129 - Tile (1, 8)] detected AMO (sync) instruction at time 616130ns
# [TB][mhartid 43 - Tile (11, 2)] detected AMO (sync) instruction at time 616215ns
# [TB][mhartid 92 - Tile (12, 5)] detected AMO (sync) instruction at time 616215ns
# [TB][mhartid 19 - Tile (3, 1)] detected AMO (sync) instruction at time 616235ns
# [TB][mhartid 59 - Tile (11, 3)] detected AMO (sync) instruction at time 616245ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 616245ns
# [TB][mhartid 50 - Tile (2, 3)] detected AMO (sync) instruction at time 616275ns
# [TB][mhartid 35 - Tile (3, 2)] detected AMO (sync) instruction at time 616315ns
# [TB][mhartid 91 - Tile (11, 5)] detected AMO (sync) instruction at time 616320ns
# [mhartid 232] sync_count: 1
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 616355ns
# [TB][mhartid 67 - Tile (3, 4)] detected AMO (sync) instruction at time 616360ns
# [TB][mhartid 141 - Tile (13, 8)] detected AMO (sync) instruction at time 616365ns
# [TB][mhartid 82 - Tile (2, 5)] detected AMO (sync) instruction at time 616390ns
# [TB][mhartid 27 - Tile (11, 1)] detected AMO (sync) instruction at time 616410ns
# [TB][mhartid 99 - Tile (3, 6)] detected AMO (sync) instruction at time 616420ns
# [TB][mhartid 172 - Tile (12, 10)] detected AMO (sync) instruction at time 616445ns
# [TB][mhartid 162 - Tile (2, 10)] detected AMO (sync) instruction at time 616475ns
# [TB][mhartid 76 - Tile (12, 4)] detected AMO (sync) instruction at time 616520ns
# [TB][mhartid 17 - Tile (1, 1)] detected AMO (sync) instruction at time 616580ns
# [TB][mhartid 77 - Tile (13, 4)] detected AMO (sync) instruction at time 616605ns
# [TB][mhartid 2 - Tile (2, 0)] detected AMO (sync) instruction at time 616645ns
# [TB][mhartid 146 - Tile (2, 9)] detected AMO (sync) instruction at time 616755ns
# [TB][mhartid 12 - Tile (12, 0)] detected AMO (sync) instruction at time 616795ns
# [TB][mhartid 79 - Tile (15, 4)] detected AMO (sync) instruction at time 616815ns
# [TB][mhartid 66 - Tile (2, 4)] detected AMO (sync) instruction at time 616825ns
# [TB][mhartid 80 - Tile (0, 5)] detected AMO (sync) instruction at time 616825ns
# [TB][mhartid 28 - Tile (12, 1)] detected AMO (sync) instruction at time 616865ns
# [TB][mhartid 108 - Tile (12, 6)] detected AMO (sync) instruction at time 616865ns
# [TB][mhartid 61 - Tile (13, 3)] detected AMO (sync) instruction at time 616875ns
# [TB][mhartid 65 - Tile (1, 4)] detected AMO (sync) instruction at time 616875ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 616905ns
# [TB][mhartid 18 - Tile (2, 1)] detected AMO (sync) instruction at time 616925ns
# [TB][mhartid 110 - Tile (14, 6)] detected AMO (sync) instruction at time 616930ns
# [TB][mhartid 60 - Tile (12, 3)] detected AMO (sync) instruction at time 616955ns
# [TB][mhartid 34 - Tile (2, 2)] detected AMO (sync) instruction at time 616985ns
# [TB][mhartid 157 - Tile (13, 9)] detected AMO (sync) instruction at time 616990ns
# [TB][mhartid 145 - Tile (1, 9)] detected AMO (sync) instruction at time 617025ns
# [TB][mhartid 13 - Tile (13, 0)] detected AMO (sync) instruction at time 617210ns
# [mhartid 217] sync_count: 1
# [TB][mhartid 48 - Tile (0, 3)] detected AMO (sync) instruction at time 617250ns
# [TB][mhartid 81 - Tile (1, 5)] detected AMO (sync) instruction at time 617335ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 617395ns
# [TB][mhartid 230 - Tile (6, 14)] detected AMO (sync) instruction at time 617470ns
# [TB][mhartid 16 - Tile (0, 1)] detected AMO (sync) instruction at time 617485ns
# [TB][mhartid 109 - Tile (13, 6)] detected AMO (sync) instruction at time 617560ns
# [TB][mhartid 111 - Tile (15, 6)] detected AMO (sync) instruction at time 617560ns
# [TB][mhartid 232 - Tile (8, 14)] detected AMO (sync) instruction at time 617605ns
# [TB][mhartid 33 - Tile (1, 2)] detected AMO (sync) instruction at time 617610ns
# [TB][mhartid 30 - Tile (14, 1)] detected AMO (sync) instruction at time 617670ns
# [TB][mhartid 29 - Tile (13, 1)] detected AMO (sync) instruction at time 617695ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 617695ns
# [mhartid 213] sync_count: 1
# [TB][mhartid 128 - Tile (0, 8)] detected AMO (sync) instruction at time 617715ns
# [TB][mhartid 49 - Tile (1, 3)] detected AMO (sync) instruction at time 617825ns
# [TB][mhartid 45 - Tile (13, 2)] detected AMO (sync) instruction at time 617845ns
# [TB][mhartid 32 - Tile (0, 2)] detected AMO (sync) instruction at time 617915ns
# [TB][mhartid 97 - Tile (1, 6)] detected AMO (sync) instruction at time 617940ns
# [TB][mhartid 47 - Tile (15, 2)] detected AMO (sync) instruction at time 617945ns
# [TB][mhartid 93 - Tile (13, 5)] detected AMO (sync) instruction at time 617960ns
# [TB][mhartid 64 - Tile (0, 4)] detected AMO (sync) instruction at time 618050ns
# [TB][mhartid 142 - Tile (14, 8)] detected AMO (sync) instruction at time 618065ns
# [mhartid 247] sync_count: 1
# [TB][mhartid 1 - Tile (1, 0)] detected AMO (sync) instruction at time 618110ns
# [TB][mhartid 144 - Tile (0, 9)] detected AMO (sync) instruction at time 618225ns
# [TB][mhartid 14 - Tile (14, 0)] detected AMO (sync) instruction at time 618250ns
# [mhartid 179] sync_count: 1
# [TB][mhartid 96 - Tile (0, 6)] detected AMO (sync) instruction at time 618305ns
# [TB][mhartid 15 - Tile (15, 0)] detected AMO (sync) instruction at time 618385ns
# [TB][mhartid 0 - Tile (0, 0)] detected AMO (sync) instruction at time 618445ns
# [TB][mhartid 46 - Tile (14, 2)] detected AMO (sync) instruction at time 618495ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 618505ns
# [TB][mhartid 217 - Tile (9, 13)] detected AMO (sync) instruction at time 618620ns
# [TB][mhartid 94 - Tile (14, 5)] detected AMO (sync) instruction at time 618650ns
# [mhartid 202] sync_count: 1
# [mhartid 159] sync_count: 1
# [TB][mhartid 63 - Tile (15, 3)] detected AMO (sync) instruction at time 618715ns
# [TB][mhartid 78 - Tile (14, 4)] detected AMO (sync) instruction at time 618720ns
# [TB][mhartid 143 - Tile (15, 8)] detected AMO (sync) instruction at time 618770ns
# [mhartid 196] sync_count: 1
# [TB][mhartid 95 - Tile (15, 5)] detected AMO (sync) instruction at time 618950ns
# [TB][mhartid 213 - Tile (5, 13)] detected AMO (sync) instruction at time 619175ns
# [TB][mhartid 247 - Tile (7, 15)] detected AMO (sync) instruction at time 619265ns
# [TB][mhartid 179 - Tile (3, 11)] detected AMO (sync) instruction at time 619295ns
# [TB][mhartid 31 - Tile (15, 1)] detected AMO (sync) instruction at time 619300ns
# [mhartid 187] sync_count: 1
# [TB][mhartid 196 - Tile (4, 12)] detected AMO (sync) instruction at time 619960ns
# [TB][mhartid 159 - Tile (15, 9)] detected AMO (sync) instruction at time 619970ns
# [TB][mhartid 202 - Tile (10, 12)] detected AMO (sync) instruction at time 619990ns
# [mhartid 161] sync_count: 1
# [mhartid 173] sync_count: 1
# [TB][mhartid 187 - Tile (11, 11)] detected AMO (sync) instruction at time 620375ns
# [mhartid 178] sync_count: 1
# [mhartid 188] sync_count: 1
# [mhartid 160] sync_count: 1
# [mhartid 158] sync_count: 1
# [TB][mhartid 161 - Tile (1, 10)] detected AMO (sync) instruction at time 621100ns
# [TB][mhartid 173 - Tile (13, 10)] detected AMO (sync) instruction at time 621335ns
# [TB][mhartid 178 - Tile (2, 11)] detected AMO (sync) instruction at time 621475ns
# [TB][mhartid 188 - Tile (12, 11)] detected AMO (sync) instruction at time 621495ns
# [TB][mhartid 160 - Tile (0, 10)] detected AMO (sync) instruction at time 621540ns
# [TB][mhartid 158 - Tile (14, 9)] detected AMO (sync) instruction at time 621590ns
# [mhartid 246] sync_count: 1
# [mhartid 248] sync_count: 1
# [mhartid 233] sync_count: 1
# [mhartid 229] sync_count: 1
# [TB][mhartid 246 - Tile (6, 15)] detected AMO (sync) instruction at time 623040ns
# [TB][mhartid 248 - Tile (8, 15)] detected AMO (sync) instruction at time 623385ns
# [mhartid 218] sync_count: 1
# [mhartid 212] sync_count: 1
# [mhartid 195] sync_count: 1
# [mhartid 175] sync_count: 1
# [TB][mhartid 233 - Tile (9, 14)] detected AMO (sync) instruction at time 623965ns
# [TB][mhartid 229 - Tile (5, 14)] detected AMO (sync) instruction at time 623975ns
# [TB][mhartid 218 - Tile (10, 13)] detected AMO (sync) instruction at time 624470ns
# [TB][mhartid 212 - Tile (4, 13)] detected AMO (sync) instruction at time 624750ns
# [TB][mhartid 195 - Tile (3, 12)] detected AMO (sync) instruction at time 624770ns
# [TB][mhartid 175 - Tile (15, 10)] detected AMO (sync) instruction at time 624885ns
# [mhartid 203] sync_count: 1
# [mhartid 177] sync_count: 1
# [mhartid 194] sync_count: 1
# [mhartid 176] sync_count: 1
# [mhartid 174] sync_count: 1
# [mhartid 189] sync_count: 1
# [TB][mhartid 203 - Tile (11, 12)] detected AMO (sync) instruction at time 626130ns
# [mhartid 204] sync_count: 1
# [TB][mhartid 177 - Tile (1, 11)] detected AMO (sync) instruction at time 626460ns
# [TB][mhartid 194 - Tile (2, 12)] detected AMO (sync) instruction at time 626630ns
# [TB][mhartid 176 - Tile (0, 11)] detected AMO (sync) instruction at time 626760ns
# [TB][mhartid 174 - Tile (14, 10)] detected AMO (sync) instruction at time 626835ns
# [TB][mhartid 189 - Tile (13, 11)] detected AMO (sync) instruction at time 627005ns
# [TB][mhartid 204 - Tile (12, 12)] detected AMO (sync) instruction at time 627255ns
# [mhartid 249] sync_count: 1
# [mhartid 245] sync_count: 1
# [mhartid 211] sync_count: 1
# [mhartid 234] sync_count: 1
# [mhartid 228] sync_count: 1
# [TB][mhartid 249 - Tile (9, 15)] detected AMO (sync) instruction at time 628815ns
# [TB][mhartid 245 - Tile (5, 15)] detected AMO (sync) instruction at time 628990ns
# [mhartid 220] sync_count: 1
# [TB][mhartid 211 - Tile (3, 13)] detected AMO (sync) instruction at time 629460ns
# [TB][mhartid 234 - Tile (10, 14)] detected AMO (sync) instruction at time 629535ns
# [mhartid 191] sync_count: 1
# [mhartid 219] sync_count: 1
# [TB][mhartid 228 - Tile (4, 14)] detected AMO (sync) instruction at time 629755ns
# [mhartid 210] sync_count: 1
# [TB][mhartid 220 - Tile (12, 13)] detected AMO (sync) instruction at time 630480ns
# [TB][mhartid 191 - Tile (15, 11)] detected AMO (sync) instruction at time 630680ns
# [TB][mhartid 219 - Tile (11, 13)] detected AMO (sync) instruction at time 630755ns
# [mhartid 193] sync_count: 1
# [mhartid 192] sync_count: 1
# [mhartid 190] sync_count: 1
# [TB][mhartid 210 - Tile (2, 13)] detected AMO (sync) instruction at time 631525ns
# [mhartid 205] sync_count: 1
# [mhartid 227] sync_count: 1
# [TB][mhartid 193 - Tile (1, 12)] detected AMO (sync) instruction at time 632190ns
# [TB][mhartid 190 - Tile (14, 11)] detected AMO (sync) instruction at time 632360ns
# [TB][mhartid 192 - Tile (0, 12)] detected AMO (sync) instruction at time 632380ns
# [TB][mhartid 205 - Tile (13, 12)] detected AMO (sync) instruction at time 632790ns
# [mhartid 235] sync_count: 1
# [TB][mhartid 227 - Tile (3, 14)] detected AMO (sync) instruction at time 633145ns
# [mhartid 250] sync_count: 1
# [mhartid 221] sync_count: 1
# [mhartid 209] sync_count: 1
# [mhartid 208] sync_count: 1
# [TB][mhartid 235 - Tile (11, 14)] detected AMO (sync) instruction at time 634265ns
# [mhartid 236] sync_count: 1
# [TB][mhartid 221 - Tile (13, 13)] detected AMO (sync) instruction at time 634425ns
# [TB][mhartid 250 - Tile (10, 15)] detected AMO (sync) instruction at time 634470ns
# [mhartid 244] sync_count: 1
# [TB][mhartid 209 - Tile (1, 13)] detected AMO (sync) instruction at time 634900ns
# [mhartid 226] sync_count: 1
# [TB][mhartid 208 - Tile (0, 13)] detected AMO (sync) instruction at time 635175ns
# [mhartid 207] sync_count: 1
# [TB][mhartid 236 - Tile (12, 14)] detected AMO (sync) instruction at time 635495ns
# [mhartid 252] sync_count: 1
# [TB][mhartid 244 - Tile (4, 15)] detected AMO (sync) instruction at time 635815ns
# [mhartid 243] sync_count: 1
# [TB][mhartid 226 - Tile (2, 14)] detected AMO (sync) instruction at time 636135ns
# [mhartid 242] sync_count: 1
# [TB][mhartid 207 - Tile (15, 12)] detected AMO (sync) instruction at time 636370ns
# [mhartid 251] sync_count: 1
# [mhartid 223] sync_count: 1
# [TB][mhartid 252 - Tile (12, 15)] detected AMO (sync) instruction at time 636860ns
# [mhartid 206] sync_count: 1
# [TB][mhartid 243 - Tile (3, 15)] detected AMO (sync) instruction at time 637305ns
# [mhartid 224] sync_count: 1
# [TB][mhartid 242 - Tile (2, 15)] detected AMO (sync) instruction at time 637540ns
# [TB][mhartid 251 - Tile (11, 15)] detected AMO (sync) instruction at time 637970ns
# [TB][mhartid 223 - Tile (15, 13)] detected AMO (sync) instruction at time 638035ns
# [mhartid 239] sync_count: 1
# [TB][mhartid 206 - Tile (14, 12)] detected AMO (sync) instruction at time 638340ns
# [mhartid 237] sync_count: 1
# [mhartid 225] sync_count: 1
# [TB][mhartid 224 - Tile (0, 14)] detected AMO (sync) instruction at time 638545ns
# [mhartid 222] sync_count: 1
# [TB][mhartid 239 - Tile (15, 14)] detected AMO (sync) instruction at time 639330ns
# [mhartid 255] sync_count: 1
# [TB][mhartid 237 - Tile (13, 14)] detected AMO (sync) instruction at time 639640ns
# [TB][mhartid 225 - Tile (1, 14)] detected AMO (sync) instruction at time 639660ns
# [TB][mhartid 222 - Tile (14, 13)] detected AMO (sync) instruction at time 639900ns
# [mhartid 238] sync_count: 1
# [TB][mhartid 255 - Tile (15, 15)] detected AMO (sync) instruction at time 640700ns
# [mhartid 241] sync_count: 1
# [mhartid 253] sync_count: 1
# [mhartid 240] sync_count: 1
# [mhartid 254] sync_count: 1
# [TB][mhartid 238 - Tile (14, 14)] detected AMO (sync) instruction at time 641370ns
# [TB][mhartid 241 - Tile (1, 15)] detected AMO (sync) instruction at time 642030ns
# [TB][mhartid 253 - Tile (13, 15)] detected AMO (sync) instruction at time 642370ns
# [TB][mhartid 240 - Tile (0, 15)] detected AMO (sync) instruction at time 642465ns
# [TB][mhartid 254 - Tile (14, 15)] detected AMO (sync) instruction at time 642605ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 642975ns
# [TB][mhartid 0 - Tile (0, 0)] detected sentinel instruction in EX stage at time 643290ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 643365ns
# [TB][mhartid 1 - Tile (1, 0)] detected sentinel instruction in EX stage at time 643675ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 643740ns
# [TB][mhartid 2 - Tile (2, 0)] detected sentinel instruction in EX stage at time 644070ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 644100ns
# [TB][mhartid 3 - Tile (3, 0)] detected sentinel instruction in EX stage at time 644365ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 644435ns
# [TB][mhartid 4 - Tile (4, 0)] detected sentinel instruction in EX stage at time 644675ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 644745ns
# [TB][mhartid 5 - Tile (5, 0)] detected sentinel instruction in EX stage at time 645015ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 645040ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 645310ns
# [TB][mhartid 6 - Tile (6, 0)] detected sentinel instruction in EX stage at time 645315ns
# [TB][mhartid 7 - Tile (7, 0)] detected sentinel instruction in EX stage at time 645510ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 645560ns
# [TB][mhartid 8 - Tile (8, 0)] detected sentinel instruction in EX stage at time 645790ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 645830ns
# [TB][mhartid 9 - Tile (9, 0)] detected sentinel instruction in EX stage at time 646040ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 646120ns
# [TB][mhartid 10 - Tile (10, 0)] detected sentinel instruction in EX stage at time 646335ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 646430ns
# [TB][mhartid 11 - Tile (11, 0)] detected sentinel instruction in EX stage at time 646750ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 646770ns
# [TB][mhartid 12 - Tile (12, 0)] detected sentinel instruction in EX stage at time 647005ns
# [mhartid 0] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 647120ns
# [TB][mhartid 13 - Tile (13, 0)] detected sentinel instruction in EX stage at time 647385ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 647490ns
# [mhartid 1] sync_count: 1
# [TB][mhartid 14 - Tile (14, 0)] detected sentinel instruction in EX stage at time 647750ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 647880ns
# [mhartid 2] sync_count: 1
# [mhartid 3] sync_count: 1
# [TB][mhartid 15 - Tile (15, 0)] detected sentinel instruction in EX stage at time 648235ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 648295ns
# [mhartid 4] sync_count: 1
# [TB][mhartid 16 - Tile (0, 1)] detected sentinel instruction in EX stage at time 648620ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 648665ns
# [mhartid 5] sync_count: 1
# [TB][mhartid 17 - Tile (1, 1)] detected sentinel instruction in EX stage at time 648910ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 649015ns
# [mhartid 6] sync_count: 1
# [TB][mhartid 18 - Tile (2, 1)] detected sentinel instruction in EX stage at time 649235ns
# [mhartid 7] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 649345ns
# [TB][mhartid 19 - Tile (3, 1)] detected sentinel instruction in EX stage at time 649565ns
# [mhartid 8] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 649655ns
# [mhartid 9] sync_count: 1
# [TB][mhartid 20 - Tile (4, 1)] detected sentinel instruction in EX stage at time 649930ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 649955ns
# [TB][mhartid 21 - Tile (5, 1)] detected sentinel instruction in EX stage at time 650215ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 650230ns
# [TB][mhartid 22 - Tile (6, 1)] detected sentinel instruction in EX stage at time 650410ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 650480ns
# [mhartid 10] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 650710ns
# [TB][mhartid 23 - Tile (7, 1)] detected sentinel instruction in EX stage at time 650740ns
# [TB][mhartid 24 - Tile (8, 1)] detected sentinel instruction in EX stage at time 650910ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 650960ns
# [mhartid 11] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 651240ns
# [TB][mhartid 25 - Tile (9, 1)] detected sentinel instruction in EX stage at time 651250ns
# [mhartid 12] sync_count: 1
# [TB][mhartid 26 - Tile (10, 1)] detected sentinel instruction in EX stage at time 651525ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 651530ns
# [mhartid 13] sync_count: 1
# [TB][mhartid 27 - Tile (11, 1)] detected sentinel instruction in EX stage at time 651805ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 651840ns
# [mhartid 14] sync_count: 1
# [TB][mhartid 28 - Tile (12, 1)] detected sentinel instruction in EX stage at time 652100ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 652170ns
# [TB][mhartid 29 - Tile (13, 1)] detected sentinel instruction in EX stage at time 652425ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 652520ns
# [mhartid 15] sync_count: 1
# [TB][mhartid 30 - Tile (14, 1)] detected sentinel instruction in EX stage at time 652825ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 652890ns
# [TB][mhartid 31 - Tile (15, 1)] detected sentinel instruction in EX stage at time 653165ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 653280ns
# [TB][mhartid 32 - Tile (0, 2)] detected sentinel instruction in EX stage at time 653560ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 653640ns
# [mhartid 16] sync_count: 1
# [TB][mhartid 33 - Tile (1, 2)] detected sentinel instruction in EX stage at time 653920ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 653970ns
# [mhartid 17] sync_count: 1
# [TB][mhartid 34 - Tile (2, 2)] detected sentinel instruction in EX stage at time 654255ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 654290ns
# [mhartid 18] sync_count: 1
# [TB][mhartid 35 - Tile (3, 2)] detected sentinel instruction in EX stage at time 654510ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 654580ns
# [mhartid 19] sync_count: 1
# [TB][mhartid 36 - Tile (4, 2)] detected sentinel instruction in EX stage at time 654830ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 654850ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 655105ns
# [mhartid 20] sync_count: 1
# [TB][mhartid 37 - Tile (5, 2)] detected sentinel instruction in EX stage at time 655125ns
# [TB][mhartid 38 - Tile (6, 2)] detected sentinel instruction in EX stage at time 655315ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 655335ns
# [mhartid 21] sync_count: 1
# [TB][mhartid 39 - Tile (7, 2)] detected sentinel instruction in EX stage at time 655520ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 655545ns
# [mhartid 22] sync_count: 1
# [TB][mhartid 40 - Tile (8, 2)] detected sentinel instruction in EX stage at time 655715ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 655775ns
# [mhartid 23] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 656025ns
# [TB][mhartid 41 - Tile (9, 2)] detected sentinel instruction in EX stage at time 656040ns
# [mhartid 24] sync_count: 1
# [TB][mhartid 42 - Tile (10, 2)] detected sentinel instruction in EX stage at time 656220ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 656295ns
# [mhartid 25] sync_count: 1
# [TB][mhartid 43 - Tile (11, 2)] detected sentinel instruction in EX stage at time 656520ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 656585ns
# [mhartid 26] sync_count: 1
# [TB][mhartid 44 - Tile (12, 2)] detected sentinel instruction in EX stage at time 656895ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 656905ns
# [mhartid 27] sync_count: 1
# [TB][mhartid 45 - Tile (13, 2)] detected sentinel instruction in EX stage at time 657190ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 657235ns
# [mhartid 28] sync_count: 1
# [TB][mhartid 46 - Tile (14, 2)] detected sentinel instruction in EX stage at time 657560ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 657590ns
# [mhartid 29] sync_count: 1
# [TB][mhartid 47 - Tile (15, 2)] detected sentinel instruction in EX stage at time 657925ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 657965ns
# [mhartid 30] sync_count: 1
# [TB][mhartid 48 - Tile (0, 3)] detected sentinel instruction in EX stage at time 658245ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 658295ns
# [mhartid 31] sync_count: 1
# [TB][mhartid 49 - Tile (1, 3)] detected sentinel instruction in EX stage at time 658595ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 658605ns
# [TB][mhartid 50 - Tile (2, 3)] detected sentinel instruction in EX stage at time 658805ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 658895ns
# [TB][mhartid 51 - Tile (3, 3)] detected sentinel instruction in EX stage at time 659110ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 659165ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 659420ns
# [TB][mhartid 52 - Tile (4, 3)] detected sentinel instruction in EX stage at time 659440ns
# [mhartid 32] sync_count: 1
# [TB][mhartid 53 - Tile (5, 3)] detected sentinel instruction in EX stage at time 659600ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 659650ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 659860ns
# [TB][mhartid 54 - Tile (6, 3)] detected sentinel instruction in EX stage at time 659900ns
# [mhartid 33] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 660050ns
# [TB][mhartid 55 - Tile (7, 3)] detected sentinel instruction in EX stage at time 660070ns
# [TB][mhartid 56 - Tile (8, 3)] detected sentinel instruction in EX stage at time 660215ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 660260ns
# [mhartid 34] sync_count: 1
# [TB][mhartid 57 - Tile (9, 3)] detected sentinel instruction in EX stage at time 660490ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 660490ns
# [mhartid 35] sync_count: 1
# [TB][mhartid 58 - Tile (10, 3)] detected sentinel instruction in EX stage at time 660745ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 660750ns
# [mhartid 36] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 661020ns
# [TB][mhartid 59 - Tile (11, 3)] detected sentinel instruction in EX stage at time 661025ns
# [mhartid 37] sync_count: 1
# [TB][mhartid 60 - Tile (12, 3)] detected sentinel instruction in EX stage at time 661290ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 661315ns
# [mhartid 38] sync_count: 1
# [mhartid 39] sync_count: 1
# [TB][mhartid 61 - Tile (13, 3)] detected sentinel instruction in EX stage at time 661575ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 661635ns
# [mhartid 40] sync_count: 1
# [TB][mhartid 62 - Tile (14, 3)] detected sentinel instruction in EX stage at time 661945ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 661965ns
# [mhartid 41] sync_count: 1
# [mhartid 42] sync_count: 1
# [TB][mhartid 63 - Tile (15, 3)] detected sentinel instruction in EX stage at time 662265ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 662320ns
# [TB][mhartid 64 - Tile (0, 4)] detected sentinel instruction in EX stage at time 662530ns
# [mhartid 43] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 662630ns
# [mhartid 44] sync_count: 1
# [TB][mhartid 65 - Tile (1, 4)] detected sentinel instruction in EX stage at time 662920ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 662920ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 663200ns
# [TB][mhartid 66 - Tile (2, 4)] detected sentinel instruction in EX stage at time 663210ns
# [mhartid 45] sync_count: 1
# [TB][mhartid 67 - Tile (3, 4)] detected sentinel instruction in EX stage at time 663395ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 663450ns
# [mhartid 46] sync_count: 1
# [TB][mhartid 68 - Tile (4, 4)] detected sentinel instruction in EX stage at time 663620ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 663680ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 663890ns
# [TB][mhartid 69 - Tile (5, 4)] detected sentinel instruction in EX stage at time 663930ns
# [mhartid 47] sync_count: 1
# [TB][mhartid 70 - Tile (6, 4)] detected sentinel instruction in EX stage at time 664045ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 664080ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 664250ns
# [TB][mhartid 71 - Tile (7, 4)] detected sentinel instruction in EX stage at time 664305ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 664440ns
# [TB][mhartid 72 - Tile (8, 4)] detected sentinel instruction in EX stage at time 664460ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 664655ns
# [TB][mhartid 73 - Tile (9, 4)] detected sentinel instruction in EX stage at time 664695ns
# [TB][mhartid 74 - Tile (10, 4)] detected sentinel instruction in EX stage at time 664855ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 664885ns
# [mhartid 48] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 665135ns
# [TB][mhartid 75 - Tile (11, 4)] detected sentinel instruction in EX stage at time 665150ns
# [TB][mhartid 76 - Tile (12, 4)] detected sentinel instruction in EX stage at time 665360ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 665405ns
# [mhartid 49] sync_count: 1
# [mhartid 50] sync_count: 1
# [TB][mhartid 77 - Tile (13, 4)] detected sentinel instruction in EX stage at time 665705ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 665705ns
# [TB][mhartid 78 - Tile (14, 4)] detected sentinel instruction in EX stage at time 665940ns
# [mhartid 51] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 666015ns
# [TB][mhartid 79 - Tile (15, 4)] detected sentinel instruction in EX stage at time 666260ns
# [mhartid 52] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 666345ns
# [mhartid 53] sync_count: 1
# [TB][mhartid 80 - Tile (0, 5)] detected sentinel instruction in EX stage at time 666630ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 666635ns
# [mhartid 54] sync_count: 1
# [TB][mhartid 81 - Tile (1, 5)] detected sentinel instruction in EX stage at time 666875ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 666915ns
# [mhartid 55] sync_count: 1
# [mhartid 56] sync_count: 1
# [TB][mhartid 82 - Tile (2, 5)] detected sentinel instruction in EX stage at time 667155ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 667165ns
# [mhartid 57] sync_count: 1
# [TB][mhartid 83 - Tile (3, 5)] detected sentinel instruction in EX stage at time 667385ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 667405ns
# [mhartid 58] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 667625ns
# [TB][mhartid 84 - Tile (4, 5)] detected sentinel instruction in EX stage at time 667640ns
# [TB][mhartid 85 - Tile (5, 5)] detected sentinel instruction in EX stage at time 667800ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 667815ns
# [mhartid 59] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 667985ns
# [TB][mhartid 86 - Tile (6, 5)] detected sentinel instruction in EX stage at time 668040ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 668135ns
# [mhartid 60] sync_count: 1
# [TB][mhartid 87 - Tile (7, 5)] detected sentinel instruction in EX stage at time 668200ns
# [TB][mhartid 88 - Tile (8, 5)] detected sentinel instruction in EX stage at time 668290ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 668305ns
# [mhartid 61] sync_count: 1
# [TB][mhartid 89 - Tile (9, 5)] detected sentinel instruction in EX stage at time 668465ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 668495ns
# [TB][mhartid 90 - Tile (10, 5)] detected sentinel instruction in EX stage at time 668665ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 668705ns
# [mhartid 62] sync_count: 1
# [TB][mhartid 91 - Tile (11, 5)] detected sentinel instruction in EX stage at time 668920ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 668940ns
# [mhartid 63] sync_count: 1
# [TB][mhartid 92 - Tile (12, 5)] detected sentinel instruction in EX stage at time 669185ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 669190ns
# [TB][mhartid 93 - Tile (13, 5)] detected sentinel instruction in EX stage at time 669380ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 669460ns
# [TB][mhartid 94 - Tile (14, 5)] detected sentinel instruction in EX stage at time 669745ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 669750ns
# [TB][mhartid 95 - Tile (15, 5)] detected sentinel instruction in EX stage at time 670020ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 670060ns
# [mhartid 64] sync_count: 1
# [TB][mhartid 96 - Tile (0, 6)] detected sentinel instruction in EX stage at time 670285ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 670330ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 670580ns
# [TB][mhartid 97 - Tile (1, 6)] detected sentinel instruction in EX stage at time 670595ns
# [mhartid 65] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 670810ns
# [TB][mhartid 98 - Tile (2, 6)] detected sentinel instruction in EX stage at time 670835ns
# [mhartid 66] sync_count: 1
# [TB][mhartid 99 - Tile (3, 6)] detected sentinel instruction in EX stage at time 670970ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 671020ns
# [mhartid 67] sync_count: 1
# [TB][mhartid 100 - Tile (4, 6)] detected sentinel instruction in EX stage at time 671195ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 671210ns
# [mhartid 68] sync_count: 1
# [TB][mhartid 101 - Tile (5, 6)] detected sentinel instruction in EX stage at time 671350ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 671380ns
# [TB][mhartid 102 - Tile (6, 6)] detected sentinel instruction in EX stage at time 671515ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 671530ns
# [mhartid 69] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 671660ns
# [TB][mhartid 103 - Tile (7, 6)] detected sentinel instruction in EX stage at time 671670ns
# [mhartid 70] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 671820ns
# [TB][mhartid 104 - Tile (8, 6)] detected sentinel instruction in EX stage at time 671840ns
# [TB][mhartid 105 - Tile (9, 6)] detected sentinel instruction in EX stage at time 671980ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 671990ns
# [mhartid 71] sync_count: 1
# [mhartid 72] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 672180ns
# [TB][mhartid 106 - Tile (10, 6)] detected sentinel instruction in EX stage at time 672230ns
# [TB][mhartid 107 - Tile (11, 6)] detected sentinel instruction in EX stage at time 672350ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 672390ns
# [mhartid 73] sync_count: 1
# [mhartid 74] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 672625ns
# [TB][mhartid 108 - Tile (12, 6)] detected sentinel instruction in EX stage at time 672655ns
# [TB][mhartid 109 - Tile (13, 6)] detected sentinel instruction in EX stage at time 672805ns
# [mhartid 75] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 672875ns
# [mhartid 76] sync_count: 1
# [TB][mhartid 110 - Tile (14, 6)] detected sentinel instruction in EX stage at time 673140ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 673155ns
# [TB][mhartid 111 - Tile (15, 6)] detected sentinel instruction in EX stage at time 673360ns
# [mhartid 77] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 673445ns
# [mhartid 78] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 673700ns
# [TB][mhartid 112 - Tile (0, 7)] detected sentinel instruction in EX stage at time 673720ns
# [TB][mhartid 113 - Tile (1, 7)] detected sentinel instruction in EX stage at time 673890ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 673930ns
# [mhartid 79] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 674140ns
# [TB][mhartid 114 - Tile (2, 7)] detected sentinel instruction in EX stage at time 674155ns
# [TB][mhartid 115 - Tile (3, 7)] detected sentinel instruction in EX stage at time 674290ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 674330ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 674505ns
# [TB][mhartid 116 - Tile (4, 7)] detected sentinel instruction in EX stage at time 674515ns
# [TB][mhartid 117 - Tile (5, 7)] detected sentinel instruction in EX stage at time 674655ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 674655ns
# [TB][mhartid 118 - Tile (6, 7)] detected sentinel instruction in EX stage at time 674785ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 674785ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 674835ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 674965ns
# [TB][mhartid 120 - Tile (8, 7)] detected sentinel instruction in EX stage at time 675045ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 675115ns
# [TB][mhartid 121 - Tile (9, 7)] detected sentinel instruction in EX stage at time 675160ns
# [mhartid 80] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 675285ns
# [TB][mhartid 122 - Tile (10, 7)] detected sentinel instruction in EX stage at time 675320ns
# [mhartid 81] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 675475ns
# [TB][mhartid 123 - Tile (11, 7)] detected sentinel instruction in EX stage at time 675495ns
# [TB][mhartid 124 - Tile (12, 7)] detected sentinel instruction in EX stage at time 675660ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 675685ns
# [mhartid 82] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 675920ns
# [mhartid 83] sync_count: 1
# [TB][mhartid 125 - Tile (13, 7)] detected sentinel instruction in EX stage at time 675950ns
# [TB][mhartid 126 - Tile (14, 7)] detected sentinel instruction in EX stage at time 676150ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 676180ns
# [mhartid 84] sync_count: 1
# [mhartid 85] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 676460ns
# [TB][mhartid 127 - Tile (15, 7)] detected sentinel instruction in EX stage at time 676470ns
# [mhartid 86] sync_count: 1
# [TB][mhartid 128 - Tile (0, 8)] detected sentinel instruction in EX stage at time 676690ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 676730ns
# [mhartid 87] sync_count: 1
# [mhartid 88] sync_count: 1
# [TB][mhartid 129 - Tile (1, 8)] detected sentinel instruction in EX stage at time 676945ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 676980ns
# [mhartid 89] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 677215ns
# [mhartid 90] sync_count: 1
# [TB][mhartid 130 - Tile (2, 8)] detected sentinel instruction in EX stage at time 677245ns
# [TB][mhartid 131 - Tile (3, 8)] detected sentinel instruction in EX stage at time 677380ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 677425ns
# [mhartid 91] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 677615ns
# [TB][mhartid 132 - Tile (4, 8)] detected sentinel instruction in EX stage at time 677635ns
# [mhartid 92] sync_count: 1
# [TB][mhartid 133 - Tile (5, 8)] detected sentinel instruction in EX stage at time 677765ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 677785ns
# [mhartid 93] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 677945ns
# [TB][mhartid 134 - Tile (6, 8)] detected sentinel instruction in EX stage at time 677990ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 678080ns
# [TB][mhartid 135 - Tile (7, 8)] detected sentinel instruction in EX stage at time 678160ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 678230ns
# [TB][mhartid 136 - Tile (8, 8)] detected sentinel instruction in EX stage at time 678295ns
# [mhartid 94] sync_count: 1
# [TB][mhartid 137 - Tile (9, 8)] detected sentinel instruction in EX stage at time 678370ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 678400ns
# [mhartid 95] sync_count: 1
# [TB][mhartid 138 - Tile (10, 8)] detected sentinel instruction in EX stage at time 678565ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 678590ns
# [TB][mhartid 139 - Tile (11, 8)] detected sentinel instruction in EX stage at time 678790ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 678800ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 679035ns
# [TB][mhartid 140 - Tile (12, 8)] detected sentinel instruction in EX stage at time 679065ns
# [TB][mhartid 141 - Tile (13, 8)] detected sentinel instruction in EX stage at time 679220ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 679285ns
# [TB][mhartid 142 - Tile (14, 8)] detected sentinel instruction in EX stage at time 679475ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 679555ns
# [mhartid 96] sync_count: 1
# [TB][mhartid 143 - Tile (15, 8)] detected sentinel instruction in EX stage at time 679760ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 679845ns
# [mhartid 97] sync_count: 1
# [TB][mhartid 144 - Tile (0, 9)] detected sentinel instruction in EX stage at time 680130ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 680135ns
# [mhartid 98] sync_count: 1
# [TB][mhartid 145 - Tile (1, 9)] detected sentinel instruction in EX stage at time 680360ns
# [mhartid 99] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 680405ns
# [TB][mhartid 146 - Tile (2, 9)] detected sentinel instruction in EX stage at time 680610ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 680655ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 680895ns
# [TB][mhartid 147 - Tile (3, 9)] detected sentinel instruction in EX stage at time 680925ns
# [TB][mhartid 148 - Tile (4, 9)] detected sentinel instruction in EX stage at time 681065ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 681105ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 681295ns
# [TB][mhartid 149 - Tile (5, 9)] detected sentinel instruction in EX stage at time 681315ns
# [mhartid 100] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 681465ns
# [mhartid 101] sync_count: 1
# [TB][mhartid 150 - Tile (6, 9)] detected sentinel instruction in EX stage at time 681495ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 681615ns
# [mhartid 102] sync_count: 1
# [TB][mhartid 151 - Tile (7, 9)] detected sentinel instruction in EX stage at time 681655ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 681785ns
# [TB][mhartid 152 - Tile (8, 9)] detected sentinel instruction in EX stage at time 681785ns
# [mhartid 103] sync_count: 1
# [mhartid 104] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 681975ns
# [TB][mhartid 153 - Tile (9, 9)] detected sentinel instruction in EX stage at time 681995ns
# [mhartid 105] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 682185ns
# [TB][mhartid 154 - Tile (10, 9)] detected sentinel instruction in EX stage at time 682195ns
# [mhartid 106] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 682425ns
# [TB][mhartid 155 - Tile (11, 9)] detected sentinel instruction in EX stage at time 682455ns
# [mhartid 107] sync_count: 1
# [TB][mhartid 156 - Tile (12, 9)] detected sentinel instruction in EX stage at time 682610ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 682675ns
# [mhartid 108] sync_count: 1
# [TB][mhartid 157 - Tile (13, 9)] detected sentinel instruction in EX stage at time 682925ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 682945ns
# [mhartid 109] sync_count: 1
# [TB][mhartid 158 - Tile (14, 9)] detected sentinel instruction in EX stage at time 683230ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 683235ns
# [mhartid 110] sync_count: 1
# [mhartid 111] sync_count: 1
# [TB][mhartid 159 - Tile (15, 9)] detected sentinel instruction in EX stage at time 683530ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 683545ns
# [TB][mhartid 160 - Tile (0, 10)] detected sentinel instruction in EX stage at time 683845ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 683855ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 684150ns
# [TB][mhartid 161 - Tile (1, 10)] detected sentinel instruction in EX stage at time 684150ns
# [TB][mhartid 162 - Tile (2, 10)] detected sentinel instruction in EX stage at time 684360ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 684420ns
# [TB][mhartid 163 - Tile (3, 10)] detected sentinel instruction in EX stage at time 684660ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 684670ns
# [mhartid 112] sync_count: 1
# [TB][mhartid 164 - Tile (4, 10)] detected sentinel instruction in EX stage at time 684890ns
# [mhartid 113] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 684910ns
# [TB][mhartid 165 - Tile (5, 10)] detected sentinel instruction in EX stage at time 685085ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 685120ns
# [mhartid 114] sync_count: 1
# [mhartid 115] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 685320ns
# [TB][mhartid 166 - Tile (6, 10)] detected sentinel instruction in EX stage at time 685320ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 685490ns
# [mhartid 116] sync_count: 1
# [TB][mhartid 167 - Tile (7, 10)] detected sentinel instruction in EX stage at time 685550ns
# [mhartid 117] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 685690ns
# [TB][mhartid 168 - Tile (8, 10)] detected sentinel instruction in EX stage at time 685715ns
# [mhartid 118] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 685900ns
# [TB][mhartid 169 - Tile (9, 10)] detected sentinel instruction in EX stage at time 685910ns
# [mhartid 120] sync_count: 1
# [TB][mhartid 170 - Tile (10, 10)] detected sentinel instruction in EX stage at time 686085ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 686130ns
# [mhartid 121] sync_count: 1
# [mhartid 122] sync_count: 1
# [TB][mhartid 171 - Tile (11, 10)] detected sentinel instruction in EX stage at time 686385ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 686390ns
# [mhartid 123] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 686660ns
# [mhartid 124] sync_count: 1
# [TB][mhartid 172 - Tile (12, 10)] detected sentinel instruction in EX stage at time 686665ns
# [TB][mhartid 173 - Tile (13, 10)] detected sentinel instruction in EX stage at time 686920ns
# [mhartid 125] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 686950ns
# [TB][mhartid 174 - Tile (14, 10)] detected sentinel instruction in EX stage at time 687160ns
# [mhartid 126] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 687260ns
# [mhartid 127] sync_count: 1
# [TB][mhartid 175 - Tile (15, 10)] detected sentinel instruction in EX stage at time 687540ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 687590ns
# [TB][mhartid 176 - Tile (0, 11)] detected sentinel instruction in EX stage at time 687870ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 687920ns
# [TB][mhartid 177 - Tile (1, 11)] detected sentinel instruction in EX stage at time 688215ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 688230ns
# [TB][mhartid 178 - Tile (2, 11)] detected sentinel instruction in EX stage at time 688490ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 688520ns
# [mhartid 128] sync_count: 1
# [TB][mhartid 179 - Tile (3, 11)] detected sentinel instruction in EX stage at time 688730ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 688790ns
# [mhartid 129] sync_count: 1
# [TB][mhartid 180 - Tile (4, 11)] detected sentinel instruction in EX stage at time 689020ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 689050ns
# [mhartid 130] sync_count: 1
# [mhartid 131] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 689280ns
# [TB][mhartid 181 - Tile (5, 11)] detected sentinel instruction in EX stage at time 689305ns
# [TB][mhartid 182 - Tile (6, 11)] detected sentinel instruction in EX stage at time 689470ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 689490ns
# [mhartid 132] sync_count: 1
# [mhartid 133] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 689685ns
# [TB][mhartid 183 - Tile (7, 11)] detected sentinel instruction in EX stage at time 689735ns
# [mhartid 134] sync_count: 1
# [TB][mhartid 184 - Tile (8, 11)] detected sentinel instruction in EX stage at time 689875ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 689895ns
# [mhartid 135] sync_count: 1
# [TB][mhartid 185 - Tile (9, 11)] detected sentinel instruction in EX stage at time 690080ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 690125ns
# [mhartid 136] sync_count: 1
# [mhartid 137] sync_count: 1
# [TB][mhartid 186 - Tile (10, 11)] detected sentinel instruction in EX stage at time 690340ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 690375ns
# [mhartid 138] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 690655ns
# [TB][mhartid 187 - Tile (11, 11)] detected sentinel instruction in EX stage at time 690665ns
# [mhartid 139] sync_count: 1
# [mhartid 140] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 690950ns
# [TB][mhartid 188 - Tile (12, 11)] detected sentinel instruction in EX stage at time 690950ns
# [mhartid 141] sync_count: 1
# [TB][mhartid 189 - Tile (13, 11)] detected sentinel instruction in EX stage at time 691175ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 691260ns
# [mhartid 142] sync_count: 1
# [TB][mhartid 190 - Tile (14, 11)] detected sentinel instruction in EX stage at time 691500ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 691590ns
# [mhartid 143] sync_count: 1
# [TB][mhartid 191 - Tile (15, 11)] detected sentinel instruction in EX stage at time 691920ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 691950ns
# [TB][mhartid 192 - Tile (0, 12)] detected sentinel instruction in EX stage at time 692205ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 692300ns
# [TB][mhartid 193 - Tile (1, 12)] detected sentinel instruction in EX stage at time 692530ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 692630ns
# [TB][mhartid 194 - Tile (2, 12)] detected sentinel instruction in EX stage at time 692900ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 692940ns
# [TB][mhartid 195 - Tile (3, 12)] detected sentinel instruction in EX stage at time 693225ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 693230ns
# [TB][mhartid 196 - Tile (4, 12)] detected sentinel instruction in EX stage at time 693450ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 693500ns
# [TB][mhartid 197 - Tile (5, 12)] detected sentinel instruction in EX stage at time 693755ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 693760ns
# [TB][mhartid 198 - Tile (6, 12)] detected sentinel instruction in EX stage at time 693950ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 693990ns
# [TB][mhartid 199 - Tile (7, 12)] detected sentinel instruction in EX stage at time 694185ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 694200ns
# [mhartid 150] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 694435ns
# [mhartid 151] sync_count: 1
# [TB][mhartid 200 - Tile (8, 12)] detected sentinel instruction in EX stage at time 694465ns
# [mhartid 149] sync_count: 1
# [mhartid 152] sync_count: 1
# [mhartid 148] sync_count: 1
# [TB][mhartid 201 - Tile (9, 12)] detected sentinel instruction in EX stage at time 694640ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 694685ns
# [TB][mhartid 202 - Tile (10, 12)] detected sentinel instruction in EX stage at time 694915ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 694955ns
# [mhartid 147] sync_count: 1
# [mhartid 153] sync_count: 1
# [TB][mhartid 203 - Tile (11, 12)] detected sentinel instruction in EX stage at time 695230ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 695255ns
# [TB][mhartid 204 - Tile (12, 12)] detected sentinel instruction in EX stage at time 695495ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 695565ns
# [TB][mhartid 205 - Tile (13, 12)] detected sentinel instruction in EX stage at time 695880ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 695900ns
# [mhartid 154] sync_count: 1
# [TB][mhartid 206 - Tile (14, 12)] detected sentinel instruction in EX stage at time 696170ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 696250ns
# [mhartid 146] sync_count: 1
# [TB][mhartid 207 - Tile (15, 12)] detected sentinel instruction in EX stage at time 696530ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 696620ns
# [TB][mhartid 208 - Tile (0, 13)] detected sentinel instruction in EX stage at time 696875ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 696990ns
# [mhartid 155] sync_count: 1
# [TB][mhartid 209 - Tile (1, 13)] detected sentinel instruction in EX stage at time 697245ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 697340ns
# [TB][mhartid 210 - Tile (2, 13)] detected sentinel instruction in EX stage at time 697585ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 697670ns
# [TB][mhartid 211 - Tile (3, 13)] detected sentinel instruction in EX stage at time 697920ns
# [mhartid 156] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 697980ns
# [TB][mhartid 212 - Tile (4, 13)] detected sentinel instruction in EX stage at time 698250ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 698275ns
# [TB][mhartid 213 - Tile (5, 13)] detected sentinel instruction in EX stage at time 698515ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 698555ns
# [TB][mhartid 214 - Tile (6, 13)] detected sentinel instruction in EX stage at time 698760ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 698805ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 699045ns
# [TB][mhartid 215 - Tile (7, 13)] detected sentinel instruction in EX stage at time 699075ns
# [TB][mhartid 216 - Tile (8, 13)] detected sentinel instruction in EX stage at time 699225ns
# [mhartid 167] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 699295ns
# [mhartid 145] sync_count: 1
# [TB][mhartid 217 - Tile (9, 13)] detected sentinel instruction in EX stage at time 699490ns
# [mhartid 166] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 699565ns
# [mhartid 168] sync_count: 1
# [TB][mhartid 218 - Tile (10, 13)] detected sentinel instruction in EX stage at time 699840ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 699865ns
# [TB][mhartid 219 - Tile (11, 13)] detected sentinel instruction in EX stage at time 700095ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 700175ns
# [TB][mhartid 220 - Tile (12, 13)] detected sentinel instruction in EX stage at time 700395ns
# [mhartid 169] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 700505ns
# [mhartid 165] sync_count: 1
# [TB][mhartid 221 - Tile (13, 13)] detected sentinel instruction in EX stage at time 700735ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 700855ns
# [TB][mhartid 222 - Tile (14, 13)] detected sentinel instruction in EX stage at time 701160ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 701225ns
# [TB][mhartid 223 - Tile (15, 13)] detected sentinel instruction in EX stage at time 701515ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 701615ns
# [TB][mhartid 224 - Tile (0, 14)] detected sentinel instruction in EX stage at time 701915ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 702015ns
# [TB][mhartid 225 - Tile (1, 14)] detected sentinel instruction in EX stage at time 702260ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 702385ns
# [TB][mhartid 226 - Tile (2, 14)] detected sentinel instruction in EX stage at time 702655ns
# [mhartid 144] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 702735ns
# [TB][mhartid 227 - Tile (3, 14)] detected sentinel instruction in EX stage at time 703055ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 703075ns
# [TB][mhartid 228 - Tile (4, 14)] detected sentinel instruction in EX stage at time 703385ns
# [mhartid 164] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 703395ns
# [TB][mhartid 229 - Tile (5, 14)] detected sentinel instruction in EX stage at time 703660ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 703685ns
# [TB][mhartid 230 - Tile (6, 14)] detected sentinel instruction in EX stage at time 703915ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 703955ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 704205ns
# [mhartid 170] sync_count: 1
# [TB][mhartid 231 - Tile (7, 14)] detected sentinel instruction in EX stage at time 704220ns
# [TB][mhartid 232 - Tile (8, 14)] detected sentinel instruction in EX stage at time 704455ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 704475ns
# [mhartid 183] sync_count: 1
# [TB][mhartid 233 - Tile (9, 14)] detected sentinel instruction in EX stage at time 704725ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 704775ns
# [TB][mhartid 234 - Tile (10, 14)] detected sentinel instruction in EX stage at time 705035ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 705095ns
# [mhartid 182] sync_count: 1
# [TB][mhartid 235 - Tile (11, 14)] detected sentinel instruction in EX stage at time 705385ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 705430ns
# [mhartid 163] sync_count: 1
# [TB][mhartid 236 - Tile (12, 14)] detected sentinel instruction in EX stage at time 705755ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 705785ns
# [mhartid 184] sync_count: 1
# [TB][mhartid 237 - Tile (13, 14)] detected sentinel instruction in EX stage at time 706075ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 706165ns
# [TB][mhartid 238 - Tile (14, 14)] detected sentinel instruction in EX stage at time 706505ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 706555ns
# [TB][mhartid 239 - Tile (15, 14)] detected sentinel instruction in EX stage at time 706900ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 706965ns
# [TB][mhartid 240 - Tile (0, 15)] detected sentinel instruction in EX stage at time 707285ns
# [mhartid 185] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 707375ns
# [TB][mhartid 241 - Tile (1, 15)] detected sentinel instruction in EX stage at time 707710ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 707765ns
# [TB][mhartid 242 - Tile (2, 15)] detected sentinel instruction in EX stage at time 708040ns
# [mhartid 171] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 708135ns
# [mhartid 181] sync_count: 1
# [TB][mhartid 243 - Tile (3, 15)] detected sentinel instruction in EX stage at time 708450ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 708485ns
# [TB][mhartid 244 - Tile (4, 15)] detected sentinel instruction in EX stage at time 708805ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 708825ns
# [TB][mhartid 245 - Tile (5, 15)] detected sentinel instruction in EX stage at time 709110ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 709145ns
# [TB][mhartid 246 - Tile (6, 15)] detected sentinel instruction in EX stage at time 709410ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 709435ns
# [TB][mhartid 247 - Tile (7, 15)] detected sentinel instruction in EX stage at time 709695ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 709710ns
# [TB][mhartid 248 - Tile (8, 15)] detected sentinel instruction in EX stage at time 709975ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 710000ns
# [mhartid 199] sync_count: 1
# [TB][mhartid 249 - Tile (9, 15)] detected sentinel instruction in EX stage at time 710255ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 710315ns
# [TB][mhartid 250 - Tile (10, 15)] detected sentinel instruction in EX stage at time 710550ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 710645ns
# [mhartid 157] sync_count: 1
# [TB][mhartid 251 - Tile (11, 15)] detected sentinel instruction in EX stage at time 710875ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 710995ns
# [mhartid 198] sync_count: 1
# [TB][mhartid 252 - Tile (12, 15)] detected sentinel instruction in EX stage at time 711320ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 711365ns
# [TB][mhartid 253 - Tile (13, 15)] detected sentinel instruction in EX stage at time 711690ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 711765ns
# [mhartid 200] sync_count: 1
# [TB][mhartid 254 - Tile (14, 15)] detected sentinel instruction in EX stage at time 712045ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 712175ns
# [TB][mhartid 255 - Tile (15, 15)] detected sentinel instruction in EX stage at time 712470ns
# [TB][mhartid 119 - Tile (7, 7)] detected sentinel instruction in EX stage at time 712590ns
# [mhartid 172] sync_count: 1
# [mhartid 215] sync_count: 1
# [mhartid 197] sync_count: 1
# [mhartid 180] sync_count: 1
# [mhartid 214] sync_count: 1
# [mhartid 216] sync_count: 1
# [mhartid 201] sync_count: 1
# [mhartid 162] sync_count: 1
# [mhartid 186] sync_count: 1
# [mhartid 231] sync_count: 1
# [mhartid 119] sync_count: 256
# [TB][mhartid 23 - Tile (7, 1)] detected AMO (sync) instruction at time 725900ns
# [TB][mhartid 139 - Tile (11, 8)] detected AMO (sync) instruction at time 725900ns
# [TB][mhartid 53 - Tile (5, 3)] detected AMO (sync) instruction at time 725930ns
# [TB][mhartid 231 - Tile (7, 14)] detected AMO (sync) instruction at time 725930ns
# [TB][mhartid 39 - Tile (7, 2)] detected AMO (sync) instruction at time 725940ns
# [TB][mhartid 184 - Tile (8, 11)] detected AMO (sync) instruction at time 725950ns
# [TB][mhartid 215 - Tile (7, 13)] detected AMO (sync) instruction at time 725980ns
# [TB][mhartid 55 - Tile (7, 3)] detected AMO (sync) instruction at time 725990ns
# [TB][mhartid 72 - Tile (8, 4)] detected AMO (sync) instruction at time 726000ns
# [TB][mhartid 6 - Tile (6, 0)] detected AMO (sync) instruction at time 726010ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 726010ns
# [TB][mhartid 71 - Tile (7, 4)] detected AMO (sync) instruction at time 726020ns
# [TB][mhartid 199 - Tile (7, 12)] detected AMO (sync) instruction at time 726020ns
# [TB][mhartid 182 - Tile (6, 11)] detected AMO (sync) instruction at time 726030ns
# [TB][mhartid 183 - Tile (7, 11)] detected AMO (sync) instruction at time 726060ns
# [TB][mhartid 87 - Tile (7, 5)] detected AMO (sync) instruction at time 726070ns
# [TB][mhartid 165 - Tile (5, 10)] detected AMO (sync) instruction at time 726080ns
# [TB][mhartid 103 - Tile (7, 6)] detected AMO (sync) instruction at time 726110ns
# [TB][mhartid 167 - Tile (7, 10)] detected AMO (sync) instruction at time 726110ns
# [TB][mhartid 201 - Tile (9, 12)] detected AMO (sync) instruction at time 726130ns
# [TB][mhartid 151 - Tile (7, 9)] detected AMO (sync) instruction at time 726140ns
# [TB][mhartid 168 - Tile (8, 10)] detected AMO (sync) instruction at time 726150ns
# [TB][mhartid 22 - Tile (6, 1)] detected AMO (sync) instruction at time 726160ns
# [TB][mhartid 135 - Tile (7, 8)] detected AMO (sync) instruction at time 726170ns
# [TB][mhartid 166 - Tile (6, 10)] detected AMO (sync) instruction at time 726170ns
# [TB][mhartid 88 - Tile (8, 5)] detected AMO (sync) instruction at time 726180ns
# [TB][mhartid 163 - Tile (3, 10)] detected AMO (sync) instruction at time 726250ns
# [TB][mhartid 73 - Tile (9, 4)] detected AMO (sync) instruction at time 726270ns
# [TB][mhartid 136 - Tile (8, 8)] detected AMO (sync) instruction at time 726270ns
# [TB][mhartid 7 - Tile (7, 0)] detected AMO (sync) instruction at time 726280ns
# [TB][mhartid 54 - Tile (6, 3)] detected AMO (sync) instruction at time 726280ns
# [TB][mhartid 150 - Tile (6, 9)] detected AMO (sync) instruction at time 726315ns
# [TB][mhartid 104 - Tile (8, 6)] detected AMO (sync) instruction at time 726340ns
# [TB][mhartid 69 - Tile (5, 4)] detected AMO (sync) instruction at time 726405ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 726410ns
# [TB][mhartid 38 - Tile (6, 2)] detected AMO (sync) instruction at time 726485ns
# [TB][mhartid 152 - Tile (8, 9)] detected AMO (sync) instruction at time 726490ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 726505ns
# [TB][mhartid 134 - Tile (6, 8)] detected AMO (sync) instruction at time 726585ns
# [TB][mhartid 8 - Tile (8, 0)] detected AMO (sync) instruction at time 726610ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 726700ns
# [TB][mhartid 138 - Tile (10, 8)] detected AMO (sync) instruction at time 726755ns
# [TB][mhartid 70 - Tile (6, 4)] detected AMO (sync) instruction at time 726765ns
# [TB][mhartid 137 - Tile (9, 8)] detected AMO (sync) instruction at time 726815ns
# [TB][mhartid 149 - Tile (5, 9)] detected AMO (sync) instruction at time 726815ns
# [TB][mhartid 216 - Tile (8, 13)] detected AMO (sync) instruction at time 726815ns
# [TB][mhartid 86 - Tile (6, 5)] detected AMO (sync) instruction at time 726825ns
# [TB][mhartid 214 - Tile (6, 13)] detected AMO (sync) instruction at time 726825ns
# [TB][mhartid 24 - Tile (8, 1)] detected AMO (sync) instruction at time 726835ns
# [TB][mhartid 200 - Tile (8, 12)] detected AMO (sync) instruction at time 726875ns
# [TB][mhartid 198 - Tile (6, 12)] detected AMO (sync) instruction at time 726885ns
# [TB][mhartid 56 - Tile (8, 3)] detected AMO (sync) instruction at time 726895ns
# [TB][mhartid 102 - Tile (6, 6)] detected AMO (sync) instruction at time 726915ns
# [TB][mhartid 89 - Tile (9, 5)] detected AMO (sync) instruction at time 726925ns
# [TB][mhartid 36 - Tile (4, 2)] detected AMO (sync) instruction at time 726935ns
# [TB][mhartid 40 - Tile (8, 2)] detected AMO (sync) instruction at time 726980ns
# [TB][mhartid 85 - Tile (5, 5)] detected AMO (sync) instruction at time 727015ns
# [TB][mhartid 42 - Tile (10, 2)] detected AMO (sync) instruction at time 727035ns
# [TB][mhartid 169 - Tile (9, 10)] detected AMO (sync) instruction at time 727160ns
# [TB][mhartid 197 - Tile (5, 12)] detected AMO (sync) instruction at time 727200ns
# [TB][mhartid 105 - Tile (9, 6)] detected AMO (sync) instruction at time 727295ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 727305ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 727455ns
# [TB][mhartid 101 - Tile (5, 6)] detected AMO (sync) instruction at time 727465ns
# [TB][mhartid 185 - Tile (9, 11)] detected AMO (sync) instruction at time 727640ns
# [TB][mhartid 181 - Tile (5, 11)] detected AMO (sync) instruction at time 727660ns
# [TB][mhartid 148 - Tile (4, 9)] detected AMO (sync) instruction at time 727795ns
# [TB][mhartid 9 - Tile (9, 0)] detected AMO (sync) instruction at time 727825ns
# [mhartid 230] sync_count: 1
# [TB][mhartid 5 - Tile (5, 0)] detected AMO (sync) instruction at time 727940ns
# [TB][mhartid 91 - Tile (11, 5)] detected AMO (sync) instruction at time 727990ns
# [TB][mhartid 133 - Tile (5, 8)] detected AMO (sync) instruction at time 728005ns
# [TB][mhartid 153 - Tile (9, 9)] detected AMO (sync) instruction at time 728005ns
# [TB][mhartid 25 - Tile (9, 1)] detected AMO (sync) instruction at time 728065ns
# [TB][mhartid 186 - Tile (10, 11)] detected AMO (sync) instruction at time 728100ns
# [TB][mhartid 16 - Tile (0, 1)] detected AMO (sync) instruction at time 728125ns
# [TB][mhartid 21 - Tile (5, 1)] detected AMO (sync) instruction at time 728125ns
# [TB][mhartid 41 - Tile (9, 2)] detected AMO (sync) instruction at time 728150ns
# [TB][mhartid 68 - Tile (4, 4)] detected AMO (sync) instruction at time 728150ns
# [TB][mhartid 58 - Tile (10, 3)] detected AMO (sync) instruction at time 728170ns
# [mhartid 232] sync_count: 1
# [TB][mhartid 37 - Tile (5, 2)] detected AMO (sync) instruction at time 728190ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 728200ns
# [TB][mhartid 180 - Tile (4, 11)] detected AMO (sync) instruction at time 728200ns
# [TB][mhartid 57 - Tile (9, 3)] detected AMO (sync) instruction at time 728210ns
# [TB][mhartid 3 - Tile (3, 0)] detected AMO (sync) instruction at time 728380ns
# [TB][mhartid 170 - Tile (10, 10)] detected AMO (sync) instruction at time 728400ns
# [TB][mhartid 100 - Tile (4, 6)] detected AMO (sync) instruction at time 728460ns
# [TB][mhartid 74 - Tile (10, 4)] detected AMO (sync) instruction at time 728540ns
# [TB][mhartid 164 - Tile (4, 10)] detected AMO (sync) instruction at time 728620ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 728705ns
# [TB][mhartid 147 - Tile (3, 9)] detected AMO (sync) instruction at time 728770ns
# [TB][mhartid 230 - Tile (6, 14)] detected AMO (sync) instruction at time 728840ns
# [TB][mhartid 90 - Tile (10, 5)] detected AMO (sync) instruction at time 728875ns
# [mhartid 247] sync_count: 1
# [TB][mhartid 52 - Tile (4, 3)] detected AMO (sync) instruction at time 728905ns
# [TB][mhartid 132 - Tile (4, 8)] detected AMO (sync) instruction at time 729105ns
# [TB][mhartid 154 - Tile (10, 9)] detected AMO (sync) instruction at time 729145ns
# [TB][mhartid 171 - Tile (11, 10)] detected AMO (sync) instruction at time 729145ns
# [TB][mhartid 232 - Tile (8, 14)] detected AMO (sync) instruction at time 729150ns
# [TB][mhartid 84 - Tile (4, 5)] detected AMO (sync) instruction at time 729165ns
# [TB][mhartid 106 - Tile (10, 6)] detected AMO (sync) instruction at time 729185ns
# [TB][mhartid 2 - Tile (2, 0)] detected AMO (sync) instruction at time 729205ns
# [TB][mhartid 59 - Tile (11, 3)] detected AMO (sync) instruction at time 729235ns
# [TB][mhartid 19 - Tile (3, 1)] detected AMO (sync) instruction at time 729275ns
# [TB][mhartid 140 - Tile (12, 8)] detected AMO (sync) instruction at time 729330ns
# [TB][mhartid 10 - Tile (10, 0)] detected AMO (sync) instruction at time 729340ns
# [TB][mhartid 4 - Tile (4, 0)] detected AMO (sync) instruction at time 729350ns
# [TB][mhartid 131 - Tile (3, 8)] detected AMO (sync) instruction at time 729375ns
# [TB][mhartid 26 - Tile (10, 1)] detected AMO (sync) instruction at time 729425ns
# [TB][mhartid 155 - Tile (11, 9)] detected AMO (sync) instruction at time 729425ns
# [TB][mhartid 20 - Tile (4, 1)] detected AMO (sync) instruction at time 729435ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 729480ns
# [TB][mhartid 27 - Tile (11, 1)] detected AMO (sync) instruction at time 729540ns
# [TB][mhartid 108 - Tile (12, 6)] detected AMO (sync) instruction at time 729580ns
# [TB][mhartid 35 - Tile (3, 2)] detected AMO (sync) instruction at time 729600ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 729625ns
# [TB][mhartid 247 - Tile (7, 15)] detected AMO (sync) instruction at time 729715ns
# [mhartid 213] sync_count: 1
# [TB][mhartid 11 - Tile (11, 0)] detected AMO (sync) instruction at time 729915ns
# [TB][mhartid 130 - Tile (2, 8)] detected AMO (sync) instruction at time 729945ns
# [TB][mhartid 67 - Tile (3, 4)] detected AMO (sync) instruction at time 730070ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 730165ns
# [mhartid 217] sync_count: 1
# [TB][mhartid 75 - Tile (11, 4)] detected AMO (sync) instruction at time 730275ns
# [TB][mhartid 99 - Tile (3, 6)] detected AMO (sync) instruction at time 730295ns
# [TB][mhartid 1 - Tile (1, 0)] detected AMO (sync) instruction at time 730315ns
# [TB][mhartid 110 - Tile (14, 6)] detected AMO (sync) instruction at time 730330ns
# [TB][mhartid 43 - Tile (11, 2)] detected AMO (sync) instruction at time 730400ns
# [TB][mhartid 66 - Tile (2, 4)] detected AMO (sync) instruction at time 730410ns
# [TB][mhartid 172 - Tile (12, 10)] detected AMO (sync) instruction at time 730435ns
# [TB][mhartid 51 - Tile (3, 3)] detected AMO (sync) instruction at time 730450ns
# [TB][mhartid 107 - Tile (11, 6)] detected AMO (sync) instruction at time 730455ns
# [TB][mhartid 83 - Tile (3, 5)] detected AMO (sync) instruction at time 730495ns
# [TB][mhartid 162 - Tile (2, 10)] detected AMO (sync) instruction at time 730510ns
# [TB][mhartid 12 - Tile (12, 0)] detected AMO (sync) instruction at time 730545ns
# [TB][mhartid 129 - Tile (1, 8)] detected AMO (sync) instruction at time 730550ns
# [TB][mhartid 77 - Tile (13, 4)] detected AMO (sync) instruction at time 730575ns
# [TB][mhartid 98 - Tile (2, 6)] detected AMO (sync) instruction at time 730600ns
# [TB][mhartid 156 - Tile (12, 9)] detected AMO (sync) instruction at time 730620ns
# [TB][mhartid 146 - Tile (2, 9)] detected AMO (sync) instruction at time 730690ns
# [TB][mhartid 76 - Tile (12, 4)] detected AMO (sync) instruction at time 730720ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 730790ns
# [TB][mhartid 15 - Tile (15, 0)] detected AMO (sync) instruction at time 730865ns
# [TB][mhartid 50 - Tile (2, 3)] detected AMO (sync) instruction at time 730870ns
# [TB][mhartid 60 - Tile (12, 3)] detected AMO (sync) instruction at time 730880ns
# [TB][mhartid 141 - Tile (13, 8)] detected AMO (sync) instruction at time 730895ns
# [TB][mhartid 213 - Tile (5, 13)] detected AMO (sync) instruction at time 730895ns
# [TB][mhartid 92 - Tile (12, 5)] detected AMO (sync) instruction at time 730980ns
# [TB][mhartid 81 - Tile (1, 5)] detected AMO (sync) instruction at time 731070ns
# [mhartid 196] sync_count: 1
# [TB][mhartid 34 - Tile (2, 2)] detected AMO (sync) instruction at time 731120ns
# [TB][mhartid 82 - Tile (2, 5)] detected AMO (sync) instruction at time 731130ns
# [TB][mhartid 13 - Tile (13, 0)] detected AMO (sync) instruction at time 731140ns
# [TB][mhartid 80 - Tile (0, 5)] detected AMO (sync) instruction at time 731140ns
# [TB][mhartid 28 - Tile (12, 1)] detected AMO (sync) instruction at time 731150ns
# [TB][mhartid 217 - Tile (9, 13)] detected AMO (sync) instruction at time 731175ns
# [TB][mhartid 46 - Tile (14, 2)] detected AMO (sync) instruction at time 731230ns
# [TB][mhartid 17 - Tile (1, 1)] detected AMO (sync) instruction at time 731240ns
# [TB][mhartid 44 - Tile (12, 2)] detected AMO (sync) instruction at time 731285ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 731305ns
# [TB][mhartid 157 - Tile (13, 9)] detected AMO (sync) instruction at time 731310ns
# [TB][mhartid 18 - Tile (2, 1)] detected AMO (sync) instruction at time 731315ns
# [TB][mhartid 145 - Tile (1, 9)] detected AMO (sync) instruction at time 731385ns
# [TB][mhartid 29 - Tile (13, 1)] detected AMO (sync) instruction at time 731400ns
# [mhartid 179] sync_count: 1
# [TB][mhartid 32 - Tile (0, 2)] detected AMO (sync) instruction at time 731675ns
# [TB][mhartid 95 - Tile (15, 5)] detected AMO (sync) instruction at time 731725ns
# [TB][mhartid 33 - Tile (1, 2)] detected AMO (sync) instruction at time 731745ns
# [mhartid 202] sync_count: 1
# [TB][mhartid 45 - Tile (13, 2)] detected AMO (sync) instruction at time 731860ns
# [TB][mhartid 78 - Tile (14, 4)] detected AMO (sync) instruction at time 731875ns
# [TB][mhartid 0 - Tile (0, 0)] detected AMO (sync) instruction at time 731880ns
# [TB][mhartid 49 - Tile (1, 3)] detected AMO (sync) instruction at time 731895ns
# [TB][mhartid 109 - Tile (13, 6)] detected AMO (sync) instruction at time 731905ns
# [TB][mhartid 128 - Tile (0, 8)] detected AMO (sync) instruction at time 731920ns
# [TB][mhartid 65 - Tile (1, 4)] detected AMO (sync) instruction at time 731945ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 731960ns
# [TB][mhartid 61 - Tile (13, 3)] detected AMO (sync) instruction at time 731985ns
# [TB][mhartid 64 - Tile (0, 4)] detected AMO (sync) instruction at time 731995ns
# [TB][mhartid 111 - Tile (15, 6)] detected AMO (sync) instruction at time 732010ns
# [TB][mhartid 97 - Tile (1, 6)] detected AMO (sync) instruction at time 732050ns
# [TB][mhartid 93 - Tile (13, 5)] detected AMO (sync) instruction at time 732070ns
# [TB][mhartid 196 - Tile (4, 12)] detected AMO (sync) instruction at time 732095ns
# [TB][mhartid 142 - Tile (14, 8)] detected AMO (sync) instruction at time 732150ns
# [TB][mhartid 48 - Tile (0, 3)] detected AMO (sync) instruction at time 732185ns
# [TB][mhartid 144 - Tile (0, 9)] detected AMO (sync) instruction at time 732335ns
# [TB][mhartid 30 - Tile (14, 1)] detected AMO (sync) instruction at time 732340ns
# [TB][mhartid 79 - Tile (15, 4)] detected AMO (sync) instruction at time 732405ns
# [TB][mhartid 96 - Tile (0, 6)] detected AMO (sync) instruction at time 732525ns
# [TB][mhartid 62 - Tile (14, 3)] detected AMO (sync) instruction at time 732565ns
# [TB][mhartid 63 - Tile (15, 3)] detected AMO (sync) instruction at time 732605ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 732650ns
# [TB][mhartid 14 - Tile (14, 0)] detected AMO (sync) instruction at time 732660ns
# [TB][mhartid 94 - Tile (14, 5)] detected AMO (sync) instruction at time 732680ns
# [TB][mhartid 143 - Tile (15, 8)] detected AMO (sync) instruction at time 732730ns
# [TB][mhartid 179 - Tile (3, 11)] detected AMO (sync) instruction at time 732800ns
# [TB][mhartid 47 - Tile (15, 2)] detected AMO (sync) instruction at time 732855ns
# [TB][mhartid 202 - Tile (10, 12)] detected AMO (sync) instruction at time 732955ns
# [TB][mhartid 31 - Tile (15, 1)] detected AMO (sync) instruction at time 732965ns
# [mhartid 187] sync_count: 1
# [mhartid 246] sync_count: 1
# [mhartid 159] sync_count: 1
# [mhartid 248] sync_count: 1
# [mhartid 178] sync_count: 1
# [TB][mhartid 246 - Tile (6, 15)] detected AMO (sync) instruction at time 733965ns
# [TB][mhartid 187 - Tile (11, 11)] detected AMO (sync) instruction at time 734025ns
# [mhartid 229] sync_count: 1
# [TB][mhartid 159 - Tile (15, 9)] detected AMO (sync) instruction at time 734230ns
# [mhartid 188] sync_count: 1
# [TB][mhartid 248 - Tile (8, 15)] detected AMO (sync) instruction at time 734545ns
# [mhartid 173] sync_count: 1
# [TB][mhartid 178 - Tile (2, 11)] detected AMO (sync) instruction at time 734660ns
# [mhartid 233] sync_count: 1
# [TB][mhartid 229 - Tile (5, 14)] detected AMO (sync) instruction at time 734875ns
# [mhartid 160] sync_count: 1
# [mhartid 161] sync_count: 1
# [TB][mhartid 188 - Tile (12, 11)] detected AMO (sync) instruction at time 735045ns
# [mhartid 158] sync_count: 1
# [mhartid 218] sync_count: 1
# [TB][mhartid 173 - Tile (13, 10)] detected AMO (sync) instruction at time 735320ns
# [TB][mhartid 233 - Tile (9, 14)] detected AMO (sync) instruction at time 735485ns
# [mhartid 212] sync_count: 1
# [TB][mhartid 160 - Tile (0, 10)] detected AMO (sync) instruction at time 735605ns
# [TB][mhartid 161 - Tile (1, 10)] detected AMO (sync) instruction at time 735645ns
# [mhartid 194] sync_count: 1
# [TB][mhartid 158 - Tile (14, 9)] detected AMO (sync) instruction at time 735765ns
# [mhartid 195] sync_count: 1
# [TB][mhartid 218 - Tile (10, 13)] detected AMO (sync) instruction at time 735930ns
# [TB][mhartid 212 - Tile (4, 13)] detected AMO (sync) instruction at time 736255ns
# [TB][mhartid 194 - Tile (2, 12)] detected AMO (sync) instruction at time 736405ns
# [TB][mhartid 195 - Tile (3, 12)] detected AMO (sync) instruction at time 736530ns
# [mhartid 203] sync_count: 1
# [mhartid 204] sync_count: 1
# [TB][mhartid 203 - Tile (11, 12)] detected AMO (sync) instruction at time 737300ns
# [TB][mhartid 204 - Tile (12, 12)] detected AMO (sync) instruction at time 737430ns
# [mhartid 211] sync_count: 1
# [mhartid 245] sync_count: 1
# [mhartid 175] sync_count: 1
# [mhartid 249] sync_count: 1
# [mhartid 228] sync_count: 1
# [mhartid 234] sync_count: 1
# [TB][mhartid 211 - Tile (3, 13)] detected AMO (sync) instruction at time 739140ns
# [TB][mhartid 245 - Tile (5, 15)] detected AMO (sync) instruction at time 739190ns
# [TB][mhartid 175 - Tile (15, 10)] detected AMO (sync) instruction at time 739210ns
# [TB][mhartid 249 - Tile (9, 15)] detected AMO (sync) instruction at time 739425ns
# [TB][mhartid 228 - Tile (4, 14)] detected AMO (sync) instruction at time 739555ns
# [mhartid 174] sync_count: 1
# [mhartid 189] sync_count: 1
# [mhartid 176] sync_count: 1
# [TB][mhartid 234 - Tile (10, 14)] detected AMO (sync) instruction at time 739710ns
# [mhartid 219] sync_count: 1
# [mhartid 177] sync_count: 1
# [TB][mhartid 174 - Tile (14, 10)] detected AMO (sync) instruction at time 740265ns
# [TB][mhartid 189 - Tile (13, 11)] detected AMO (sync) instruction at time 740375ns
# [TB][mhartid 176 - Tile (0, 11)] detected AMO (sync) instruction at time 740445ns
# [mhartid 205] sync_count: 1
# [TB][mhartid 219 - Tile (11, 13)] detected AMO (sync) instruction at time 740730ns
# [TB][mhartid 177 - Tile (1, 11)] detected AMO (sync) instruction at time 740740ns
# [mhartid 220] sync_count: 1
# [mhartid 210] sync_count: 1
# [mhartid 227] sync_count: 1
# [TB][mhartid 205 - Tile (13, 12)] detected AMO (sync) instruction at time 741250ns
# [mhartid 244] sync_count: 1
# [mhartid 250] sync_count: 1
# [mhartid 192] sync_count: 1
# [mhartid 236] sync_count: 1
# [mhartid 221] sync_count: 1
# [TB][mhartid 220 - Tile (12, 13)] detected AMO (sync) instruction at time 741715ns
# [mhartid 226] sync_count: 1
# [mhartid 193] sync_count: 1
# [TB][mhartid 210 - Tile (2, 13)] detected AMO (sync) instruction at time 741915ns
# [TB][mhartid 227 - Tile (3, 14)] detected AMO (sync) instruction at time 742000ns
# [mhartid 208] sync_count: 1
# [TB][mhartid 244 - Tile (4, 15)] detected AMO (sync) instruction at time 742130ns
# [TB][mhartid 192 - Tile (0, 12)] detected AMO (sync) instruction at time 742205ns
# [TB][mhartid 250 - Tile (10, 15)] detected AMO (sync) instruction at time 742220ns
# [mhartid 237] sync_count: 1
# [mhartid 242] sync_count: 1
# [TB][mhartid 236 - Tile (12, 14)] detected AMO (sync) instruction at time 742435ns
# [TB][mhartid 221 - Tile (13, 13)] detected AMO (sync) instruction at time 742445ns
# [TB][mhartid 193 - Tile (1, 12)] detected AMO (sync) instruction at time 742520ns
# [TB][mhartid 226 - Tile (2, 14)] detected AMO (sync) instruction at time 742560ns
# [TB][mhartid 208 - Tile (0, 13)] detected AMO (sync) instruction at time 742930ns
# [mhartid 252] sync_count: 1
# [TB][mhartid 237 - Tile (13, 14)] detected AMO (sync) instruction at time 743070ns
# [TB][mhartid 242 - Tile (2, 15)] detected AMO (sync) instruction at time 743200ns
# [mhartid 191] sync_count: 1
# [mhartid 235] sync_count: 1
# [TB][mhartid 252 - Tile (12, 15)] detected AMO (sync) instruction at time 743860ns
# [mhartid 209] sync_count: 1
# [TB][mhartid 191 - Tile (15, 11)] detected AMO (sync) instruction at time 744315ns
# [mhartid 207] sync_count: 1
# [TB][mhartid 235 - Tile (11, 14)] detected AMO (sync) instruction at time 744615ns
# [TB][mhartid 209 - Tile (1, 13)] detected AMO (sync) instruction at time 744730ns
# [mhartid 190] sync_count: 1
# [TB][mhartid 207 - Tile (15, 12)] detected AMO (sync) instruction at time 745240ns
# [mhartid 223] sync_count: 1
# [mhartid 243] sync_count: 1
# [mhartid 251] sync_count: 1
# [TB][mhartid 190 - Tile (14, 11)] detected AMO (sync) instruction at time 745725ns
# [mhartid 206] sync_count: 1
# [TB][mhartid 223 - Tile (15, 13)] detected AMO (sync) instruction at time 746140ns
# [mhartid 239] sync_count: 1
# [TB][mhartid 243 - Tile (3, 15)] detected AMO (sync) instruction at time 746185ns
# [TB][mhartid 251 - Tile (11, 15)] detected AMO (sync) instruction at time 746445ns
# [mhartid 224] sync_count: 1
# [mhartid 222] sync_count: 1
# [TB][mhartid 206 - Tile (14, 12)] detected AMO (sync) instruction at time 746745ns
# [TB][mhartid 239 - Tile (15, 14)] detected AMO (sync) instruction at time 747055ns
# [mhartid 255] sync_count: 1
# [TB][mhartid 224 - Tile (0, 14)] detected AMO (sync) instruction at time 747320ns
# [TB][mhartid 222 - Tile (14, 13)] detected AMO (sync) instruction at time 747560ns
# [mhartid 225] sync_count: 1
# [mhartid 238] sync_count: 1
# [TB][mhartid 255 - Tile (15, 15)] detected AMO (sync) instruction at time 747990ns
# [mhartid 253] sync_count: 1
# [mhartid 240] sync_count: 1
# [TB][mhartid 225 - Tile (1, 14)] detected AMO (sync) instruction at time 748490ns
# [mhartid 254] sync_count: 1
# [TB][mhartid 238 - Tile (14, 14)] detected AMO (sync) instruction at time 748615ns
# [mhartid 241] sync_count: 1
# [TB][mhartid 253 - Tile (13, 15)] detected AMO (sync) instruction at time 748895ns
# [TB][mhartid 240 - Tile (0, 15)] detected AMO (sync) instruction at time 749315ns
# [TB][mhartid 254 - Tile (14, 15)] detected AMO (sync) instruction at time 749475ns
# [TB][mhartid 241 - Tile (1, 15)] detected AMO (sync) instruction at time 749630ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 749945ns
# [TB][mhartid 0 - Tile (0, 0)] detected sentinel instruction in EX stage at time 750295ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 750345ns
# [TB][mhartid 1 - Tile (1, 0)] detected sentinel instruction in EX stage at time 750620ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 750715ns
# [TB][mhartid 2 - Tile (2, 0)] detected sentinel instruction in EX stage at time 751005ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 751065ns
# [TB][mhartid 3 - Tile (3, 0)] detected sentinel instruction in EX stage at time 751315ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 751395ns
# [TB][mhartid 4 - Tile (4, 0)] detected sentinel instruction in EX stage at time 751610ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 751705ns
# [TB][mhartid 5 - Tile (5, 0)] detected sentinel instruction in EX stage at time 751925ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 751995ns
# [TB][mhartid 6 - Tile (6, 0)] detected sentinel instruction in EX stage at time 752210ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 752265ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 752515ns
# [TB][mhartid 7 - Tile (7, 0)] detected sentinel instruction in EX stage at time 752535ns
# [TB][mhartid 8 - Tile (8, 0)] detected sentinel instruction in EX stage at time 752715ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 752785ns
# [TB][mhartid 9 - Tile (9, 0)] detected sentinel instruction in EX stage at time 753020ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 753075ns
# [TB][mhartid 10 - Tile (10, 0)] detected sentinel instruction in EX stage at time 753370ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 753385ns
# [TB][mhartid 11 - Tile (11, 0)] detected sentinel instruction in EX stage at time 753705ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 753725ns
# [TB][mhartid 12 - Tile (12, 0)] detected sentinel instruction in EX stage at time 753975ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 754075ns
# [mhartid 0] sync_count: 1
# [TB][mhartid 13 - Tile (13, 0)] detected sentinel instruction in EX stage at time 754400ns
# [mhartid 1] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 754445ns
# [TB][mhartid 14 - Tile (14, 0)] detected sentinel instruction in EX stage at time 754735ns
# [mhartid 2] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 754835ns
# [mhartid 3] sync_count: 1
# [TB][mhartid 15 - Tile (15, 0)] detected sentinel instruction in EX stage at time 755180ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 755245ns
# [mhartid 4] sync_count: 1
# [TB][mhartid 16 - Tile (0, 1)] detected sentinel instruction in EX stage at time 755550ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 755615ns
# [mhartid 5] sync_count: 1
# [TB][mhartid 17 - Tile (1, 1)] detected sentinel instruction in EX stage at time 755945ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 755975ns
# [mhartid 6] sync_count: 1
# [TB][mhartid 18 - Tile (2, 1)] detected sentinel instruction in EX stage at time 756240ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 756310ns
# [mhartid 7] sync_count: 1
# [mhartid 8] sync_count: 1
# [TB][mhartid 19 - Tile (3, 1)] detected sentinel instruction in EX stage at time 756545ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 756620ns
# [mhartid 9] sync_count: 1
# [TB][mhartid 20 - Tile (4, 1)] detected sentinel instruction in EX stage at time 756845ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 756910ns
# [TB][mhartid 21 - Tile (5, 1)] detected sentinel instruction in EX stage at time 757160ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 757180ns
# [TB][mhartid 22 - Tile (6, 1)] detected sentinel instruction in EX stage at time 757420ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 757430ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 757660ns
# [TB][mhartid 23 - Tile (7, 1)] detected sentinel instruction in EX stage at time 757685ns
# [mhartid 10] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 757910ns
# [TB][mhartid 24 - Tile (8, 1)] detected sentinel instruction in EX stage at time 757930ns
# [mhartid 11] sync_count: 1
# [TB][mhartid 25 - Tile (9, 1)] detected sentinel instruction in EX stage at time 758140ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 758180ns
# [mhartid 12] sync_count: 1
# [TB][mhartid 26 - Tile (10, 1)] detected sentinel instruction in EX stage at time 758455ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 758480ns
# [mhartid 13] sync_count: 1
# [TB][mhartid 27 - Tile (11, 1)] detected sentinel instruction in EX stage at time 758790ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 758800ns
# [mhartid 0] NoC Synch test finished...
# [mhartid 14] sync_count: 1
# [TB][mhartid 28 - Tile (12, 1)] detected sentinel instruction in EX stage at time 759105ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 759130ns
# [mhartid 1] NoC Synch test finished...
# [TB][mhartid 29 - Tile (13, 1)] detected sentinel instruction in EX stage at time 759420ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 759480ns
# [mhartid 15] sync_count: 1
# [mhartid 2] NoC Synch test finished...
# [TB][mhartid 30 - Tile (14, 1)] detected sentinel instruction in EX stage at time 759780ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 759850ns
# [mhartid 3] NoC Synch test finished...
# [TB][mhartid 31 - Tile (15, 1)] detected sentinel instruction in EX stage at time 760195ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 760245ns
# [mhartid 4] NoC Synch test finished...
# [TB][mhartid 32 - Tile (0, 2)] detected sentinel instruction in EX stage at time 760485ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 760595ns
# [mhartid 5] NoC Synch test finished...
# [mhartid 16] sync_count: 1
# [TB][mhartid 33 - Tile (1, 2)] detected sentinel instruction in EX stage at time 760815ns
# [mhartid 6] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 760925ns
# [mhartid 17] sync_count: 1
# [TB][mhartid 34 - Tile (2, 2)] detected sentinel instruction in EX stage at time 761220ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 761235ns
# [mhartid 7] NoC Synch test finished...
# [mhartid 8] NoC Synch test finished...
# [mhartid 18] sync_count: 1
# [TB][mhartid 35 - Tile (3, 2)] detected sentinel instruction in EX stage at time 761460ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 761525ns
# [mhartid 9] NoC Synch test finished...
# [mhartid 19] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 761795ns
# [TB][mhartid 36 - Tile (4, 2)] detected sentinel instruction in EX stage at time 761800ns
# [TB][mhartid 37 - Tile (5, 2)] detected sentinel instruction in EX stage at time 762035ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 762045ns
# [mhartid 20] sync_count: 1
# [TB][mhartid 38 - Tile (6, 2)] detected sentinel instruction in EX stage at time 762230ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 762275ns
# [mhartid 21] sync_count: 1
# [TB][mhartid 39 - Tile (7, 2)] detected sentinel instruction in EX stage at time 762470ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 762485ns
# [mhartid 22] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 762720ns
# [TB][mhartid 40 - Tile (8, 2)] detected sentinel instruction in EX stage at time 762725ns
# [mhartid 23] sync_count: 1
# [TB][mhartid 41 - Tile (9, 2)] detected sentinel instruction in EX stage at time 762940ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 762970ns
# [mhartid 10] NoC Synch test finished...
# [mhartid 24] sync_count: 1
# [TB][mhartid 42 - Tile (10, 2)] detected sentinel instruction in EX stage at time 763190ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 763240ns
# [mhartid 25] sync_count: 1
# [mhartid 11] NoC Synch test finished...
# [TB][mhartid 43 - Tile (11, 2)] detected sentinel instruction in EX stage at time 763490ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 763540ns
# [mhartid 26] sync_count: 1
# [mhartid 12] NoC Synch test finished...
# [TB][mhartid 44 - Tile (12, 2)] detected sentinel instruction in EX stage at time 763785ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 763850ns
# [mhartid 27] sync_count: 1
# [TB][mhartid 45 - Tile (13, 2)] detected sentinel instruction in EX stage at time 764090ns
# [mhartid 13] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 764180ns
# [mhartid 28] sync_count: 1
# [mhartid 14] NoC Synch test finished...
# [TB][mhartid 46 - Tile (14, 2)] detected sentinel instruction in EX stage at time 764495ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 764530ns
# [mhartid 29] sync_count: 1
# [TB][mhartid 47 - Tile (15, 2)] detected sentinel instruction in EX stage at time 764770ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 764900ns
# [mhartid 15] NoC Synch test finished...
# [mhartid 30] sync_count: 1
# [TB][mhartid 48 - Tile (0, 3)] detected sentinel instruction in EX stage at time 765125ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 765230ns
# [mhartid 31] sync_count: 1
# [TB][mhartid 49 - Tile (1, 3)] detected sentinel instruction in EX stage at time 765505ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 765540ns
# [TB][mhartid 50 - Tile (2, 3)] detected sentinel instruction in EX stage at time 765765ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 765830ns
# [TB][mhartid 51 - Tile (3, 3)] detected sentinel instruction in EX stage at time 766070ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 766110ns
# [TB][mhartid 52 - Tile (4, 3)] detected sentinel instruction in EX stage at time 766340ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 766370ns
# [mhartid 32] sync_count: 1
# [TB][mhartid 53 - Tile (5, 3)] detected sentinel instruction in EX stage at time 766550ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 766600ns
# [TB][mhartid 54 - Tile (6, 3)] detected sentinel instruction in EX stage at time 766795ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 766810ns
# [mhartid 33] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 767000ns
# [TB][mhartid 55 - Tile (7, 3)] detected sentinel instruction in EX stage at time 767045ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 767210ns
# [TB][mhartid 56 - Tile (8, 3)] detected sentinel instruction in EX stage at time 767220ns
# [mhartid 34] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 767450ns
# [TB][mhartid 57 - Tile (9, 3)] detected sentinel instruction in EX stage at time 767480ns
# [mhartid 35] sync_count: 1
# [mhartid 16] NoC Synch test finished...
# [TB][mhartid 58 - Tile (10, 3)] detected sentinel instruction in EX stage at time 767650ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 767700ns
# [mhartid 36] sync_count: 1
# [TB][mhartid 59 - Tile (11, 3)] detected sentinel instruction in EX stage at time 767930ns
# [mhartid 17] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 767970ns
# [mhartid 37] sync_count: 1
# [TB][mhartid 60 - Tile (12, 3)] detected sentinel instruction in EX stage at time 768180ns
# [mhartid 18] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 768260ns
# [mhartid 38] sync_count: 1
# [mhartid 39] sync_count: 1
# [mhartid 19] NoC Synch test finished...
# [TB][mhartid 61 - Tile (13, 3)] detected sentinel instruction in EX stage at time 768560ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 768570ns
# [mhartid 40] sync_count: 1
# [TB][mhartid 62 - Tile (14, 3)] detected sentinel instruction in EX stage at time 768810ns
# [mhartid 20] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 768900ns
# [mhartid 41] sync_count: 1
# [mhartid 21] NoC Synch test finished...
# [TB][mhartid 63 - Tile (15, 3)] detected sentinel instruction in EX stage at time 769195ns
# [mhartid 42] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 769250ns
# [mhartid 22] NoC Synch test finished...
# [mhartid 43] sync_count: 1
# [TB][mhartid 64 - Tile (0, 4)] detected sentinel instruction in EX stage at time 769545ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 769560ns
# [mhartid 23] NoC Synch test finished...
# [mhartid 44] sync_count: 1
# [TB][mhartid 65 - Tile (1, 4)] detected sentinel instruction in EX stage at time 769855ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 769855ns
# [mhartid 24] NoC Synch test finished...
# [TB][mhartid 66 - Tile (2, 4)] detected sentinel instruction in EX stage at time 770070ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 770125ns
# [mhartid 45] sync_count: 1
# [mhartid 25] NoC Synch test finished...
# [TB][mhartid 67 - Tile (3, 4)] detected sentinel instruction in EX stage at time 770325ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 770375ns
# [mhartid 26] NoC Synch test finished...
# [mhartid 46] sync_count: 1
# [TB][mhartid 68 - Tile (4, 4)] detected sentinel instruction in EX stage at time 770550ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 770605ns
# [TB][mhartid 69 - Tile (5, 4)] detected sentinel instruction in EX stage at time 770765ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 770815ns
# [mhartid 27] NoC Synch test finished...
# [mhartid 47] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 771005ns
# [TB][mhartid 70 - Tile (6, 4)] detected sentinel instruction in EX stage at time 771055ns
# [mhartid 28] NoC Synch test finished...
# [TB][mhartid 71 - Tile (7, 4)] detected sentinel instruction in EX stage at time 771170ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 771175ns
# [TB][mhartid 72 - Tile (8, 4)] detected sentinel instruction in EX stage at time 771345ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 771365ns
# [mhartid 29] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 771580ns
# [TB][mhartid 73 - Tile (9, 4)] detected sentinel instruction in EX stage at time 771595ns
# [mhartid 30] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 771810ns
# [TB][mhartid 74 - Tile (10, 4)] detected sentinel instruction in EX stage at time 771835ns
# [TB][mhartid 75 - Tile (11, 4)] detected sentinel instruction in EX stage at time 771995ns
# [mhartid 48] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 772060ns
# [mhartid 31] NoC Synch test finished...
# [TB][mhartid 76 - Tile (12, 4)] detected sentinel instruction in EX stage at time 772270ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 772330ns
# [mhartid 49] sync_count: 1
# [TB][mhartid 77 - Tile (13, 4)] detected sentinel instruction in EX stage at time 772535ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 772620ns
# [mhartid 50] sync_count: 1
# [TB][mhartid 78 - Tile (14, 4)] detected sentinel instruction in EX stage at time 772930ns
# [mhartid 51] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 772940ns
# [TB][mhartid 79 - Tile (15, 4)] detected sentinel instruction in EX stage at time 773205ns
# [mhartid 52] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 773275ns
# [mhartid 53] sync_count: 1
# [TB][mhartid 80 - Tile (0, 5)] detected sentinel instruction in EX stage at time 773510ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 773565ns
# [mhartid 54] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 773845ns
# [TB][mhartid 81 - Tile (1, 5)] detected sentinel instruction in EX stage at time 773855ns
# [mhartid 55] sync_count: 1
# [TB][mhartid 82 - Tile (2, 5)] detected sentinel instruction in EX stage at time 774045ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 774095ns
# [mhartid 56] sync_count: 1
# [TB][mhartid 83 - Tile (3, 5)] detected sentinel instruction in EX stage at time 774275ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 774325ns
# [mhartid 57] sync_count: 1
# [mhartid 58] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 774535ns
# [TB][mhartid 84 - Tile (4, 5)] detected sentinel instruction in EX stage at time 774575ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 774725ns
# [mhartid 32] NoC Synch test finished...
# [TB][mhartid 85 - Tile (5, 5)] detected sentinel instruction in EX stage at time 774745ns
# [mhartid 59] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 774895ns
# [TB][mhartid 86 - Tile (6, 5)] detected sentinel instruction in EX stage at time 774950ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 775045ns
# [mhartid 60] sync_count: 1
# [mhartid 33] NoC Synch test finished...
# [TB][mhartid 87 - Tile (7, 5)] detected sentinel instruction in EX stage at time 775085ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 775215ns
# [TB][mhartid 88 - Tile (8, 5)] detected sentinel instruction in EX stage at time 775245ns
# [TB][mhartid 89 - Tile (9, 5)] detected sentinel instruction in EX stage at time 775365ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 775405ns
# [mhartid 61] sync_count: 1
# [mhartid 34] NoC Synch test finished...
# [TB][mhartid 90 - Tile (10, 5)] detected sentinel instruction in EX stage at time 775600ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 775615ns
# [mhartid 35] NoC Synch test finished...
# [mhartid 62] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 775845ns
# [TB][mhartid 91 - Tile (11, 5)] detected sentinel instruction in EX stage at time 775870ns
# [mhartid 36] NoC Synch test finished...
# [mhartid 63] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 776105ns
# [TB][mhartid 92 - Tile (12, 5)] detected sentinel instruction in EX stage at time 776125ns
# [mhartid 37] NoC Synch test finished...
# [TB][mhartid 93 - Tile (13, 5)] detected sentinel instruction in EX stage at time 776295ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 776375ns
# [mhartid 38] NoC Synch test finished...
# [TB][mhartid 94 - Tile (14, 5)] detected sentinel instruction in EX stage at time 776605ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 776665ns
# [mhartid 39] NoC Synch test finished...
# [TB][mhartid 95 - Tile (15, 5)] detected sentinel instruction in EX stage at time 776960ns
# [mhartid 40] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 776975ns
# [mhartid 41] NoC Synch test finished...
# [TB][mhartid 96 - Tile (0, 6)] detected sentinel instruction in EX stage at time 777235ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 777250ns
# [mhartid 64] sync_count: 1
# [mhartid 42] NoC Synch test finished...
# [TB][mhartid 97 - Tile (1, 6)] detected sentinel instruction in EX stage at time 777475ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 777505ns
# [mhartid 65] sync_count: 1
# [TB][mhartid 98 - Tile (2, 6)] detected sentinel instruction in EX stage at time 777685ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 777735ns
# [mhartid 43] NoC Synch test finished...
# [mhartid 66] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 777945ns
# [TB][mhartid 99 - Tile (3, 6)] detected sentinel instruction in EX stage at time 777985ns
# [mhartid 67] sync_count: 1
# [mhartid 44] NoC Synch test finished...
# [TB][mhartid 100 - Tile (4, 6)] detected sentinel instruction in EX stage at time 778115ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 778135ns
# [mhartid 68] sync_count: 1
# [TB][mhartid 101 - Tile (5, 6)] detected sentinel instruction in EX stage at time 778290ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 778305ns
# [mhartid 45] NoC Synch test finished...
# [TB][mhartid 102 - Tile (6, 6)] detected sentinel instruction in EX stage at time 778455ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 778455ns
# [mhartid 69] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 778585ns
# [TB][mhartid 103 - Tile (7, 6)] detected sentinel instruction in EX stage at time 778660ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 778745ns
# [mhartid 46] NoC Synch test finished...
# [mhartid 70] sync_count: 1
# [TB][mhartid 104 - Tile (8, 6)] detected sentinel instruction in EX stage at time 778790ns
# [TB][mhartid 105 - Tile (9, 6)] detected sentinel instruction in EX stage at time 778915ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 778915ns
# [mhartid 71] sync_count: 1
# [mhartid 47] NoC Synch test finished...
# [mhartid 72] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 779105ns
# [TB][mhartid 106 - Tile (10, 6)] detected sentinel instruction in EX stage at time 779150ns
# [TB][mhartid 107 - Tile (11, 6)] detected sentinel instruction in EX stage at time 779290ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 779315ns
# [mhartid 73] sync_count: 1
# [TB][mhartid 108 - Tile (12, 6)] detected sentinel instruction in EX stage at time 779505ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 779545ns
# [mhartid 74] sync_count: 1
# [mhartid 75] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 779800ns
# [TB][mhartid 109 - Tile (13, 6)] detected sentinel instruction in EX stage at time 779820ns
# [TB][mhartid 110 - Tile (14, 6)] detected sentinel instruction in EX stage at time 779995ns
# [mhartid 76] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 780070ns
# [mhartid 77] sync_count: 1
# [TB][mhartid 111 - Tile (15, 6)] detected sentinel instruction in EX stage at time 780270ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 780360ns
# [TB][mhartid 112 - Tile (0, 7)] detected sentinel instruction in EX stage at time 780605ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 780610ns
# [mhartid 78] sync_count: 1
# [TB][mhartid 113 - Tile (1, 7)] detected sentinel instruction in EX stage at time 780800ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 780840ns
# [mhartid 79] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 781055ns
# [TB][mhartid 114 - Tile (2, 7)] detected sentinel instruction in EX stage at time 781070ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 781245ns
# [TB][mhartid 115 - Tile (3, 7)] detected sentinel instruction in EX stage at time 781290ns
# [TB][mhartid 116 - Tile (4, 7)] detected sentinel instruction in EX stage at time 781385ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 781415ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 781565ns
# [TB][mhartid 117 - Tile (5, 7)] detected sentinel instruction in EX stage at time 781575ns
# [mhartid 48] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 781700ns
# [TB][mhartid 118 - Tile (6, 7)] detected sentinel instruction in EX stage at time 781730ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 781740ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 781870ns
# [TB][mhartid 120 - Tile (8, 7)] detected sentinel instruction in EX stage at time 781885ns
# [mhartid 49] NoC Synch test finished...
# [TB][mhartid 121 - Tile (9, 7)] detected sentinel instruction in EX stage at time 782010ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 782020ns
# [mhartid 80] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 782195ns
# [TB][mhartid 122 - Tile (10, 7)] detected sentinel instruction in EX stage at time 782230ns
# [mhartid 50] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 782395ns
# [mhartid 81] sync_count: 1
# [TB][mhartid 123 - Tile (11, 7)] detected sentinel instruction in EX stage at time 782420ns
# [mhartid 51] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 782610ns
# [mhartid 82] sync_count: 1
# [TB][mhartid 124 - Tile (12, 7)] detected sentinel instruction in EX stage at time 782650ns
# [TB][mhartid 125 - Tile (13, 7)] detected sentinel instruction in EX stage at time 782815ns
# [mhartid 83] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 782840ns
# [mhartid 52] NoC Synch test finished...
# [mhartid 53] NoC Synch test finished...
# [TB][mhartid 126 - Tile (14, 7)] detected sentinel instruction in EX stage at time 783060ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 783090ns
# [mhartid 84] sync_count: 1
# [mhartid 54] NoC Synch test finished...
# [mhartid 85] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 783370ns
# [TB][mhartid 127 - Tile (15, 7)] detected sentinel instruction in EX stage at time 783380ns
# [mhartid 55] NoC Synch test finished...
# [mhartid 86] sync_count: 1
# [TB][mhartid 128 - Tile (0, 8)] detected sentinel instruction in EX stage at time 783560ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 783640ns
# [mhartid 87] sync_count: 1
# [mhartid 56] NoC Synch test finished...
# [mhartid 88] sync_count: 1
# [TB][mhartid 129 - Tile (1, 8)] detected sentinel instruction in EX stage at time 783885ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 783890ns
# [mhartid 89] sync_count: 1
# [mhartid 57] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 784120ns
# [TB][mhartid 130 - Tile (2, 8)] detected sentinel instruction in EX stage at time 784120ns
# [mhartid 58] NoC Synch test finished...
# [mhartid 90] sync_count: 1
# [TB][mhartid 131 - Tile (3, 8)] detected sentinel instruction in EX stage at time 784280ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 784330ns
# [mhartid 59] NoC Synch test finished...
# [mhartid 91] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 784520ns
# [TB][mhartid 132 - Tile (4, 8)] detected sentinel instruction in EX stage at time 784565ns
# [mhartid 60] NoC Synch test finished...
# [mhartid 92] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 784695ns
# [TB][mhartid 133 - Tile (5, 8)] detected sentinel instruction in EX stage at time 784705ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 784855ns
# [mhartid 93] sync_count: 1
# [TB][mhartid 134 - Tile (6, 8)] detected sentinel instruction in EX stage at time 784875ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 784985ns
# [TB][mhartid 135 - Tile (7, 8)] detected sentinel instruction in EX stage at time 785000ns
# [mhartid 61] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 785145ns
# [TB][mhartid 136 - Tile (8, 8)] detected sentinel instruction in EX stage at time 785165ns
# [mhartid 94] sync_count: 1
# [mhartid 62] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 785315ns
# [TB][mhartid 137 - Tile (9, 8)] detected sentinel instruction in EX stage at time 785370ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 785515ns
# [mhartid 95] sync_count: 1
# [TB][mhartid 138 - Tile (10, 8)] detected sentinel instruction in EX stage at time 785565ns
# [mhartid 63] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 785735ns
# [TB][mhartid 139 - Tile (11, 8)] detected sentinel instruction in EX stage at time 785750ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 785965ns
# [TB][mhartid 140 - Tile (12, 8)] detected sentinel instruction in EX stage at time 785970ns
# [TB][mhartid 141 - Tile (13, 8)] detected sentinel instruction in EX stage at time 786180ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 786215ns
# [TB][mhartid 142 - Tile (14, 8)] detected sentinel instruction in EX stage at time 786450ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 786490ns
# [mhartid 96] sync_count: 1
# [TB][mhartid 143 - Tile (15, 8)] detected sentinel instruction in EX stage at time 786775ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 786780ns
# [mhartid 97] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 787075ns
# [TB][mhartid 144 - Tile (0, 9)] detected sentinel instruction in EX stage at time 787075ns
# [mhartid 98] sync_count: 1
# [TB][mhartid 145 - Tile (1, 9)] detected sentinel instruction in EX stage at time 787280ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 787345ns
# [mhartid 99] sync_count: 1
# [TB][mhartid 146 - Tile (2, 9)] detected sentinel instruction in EX stage at time 787555ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 787595ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 787830ns
# [TB][mhartid 147 - Tile (3, 9)] detected sentinel instruction in EX stage at time 787835ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 788040ns
# [TB][mhartid 148 - Tile (4, 9)] detected sentinel instruction in EX stage at time 788055ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 788235ns
# [TB][mhartid 149 - Tile (5, 9)] detected sentinel instruction in EX stage at time 788235ns
# [mhartid 100] sync_count: 1
# [mhartid 64] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 788415ns
# [mhartid 101] sync_count: 1
# [TB][mhartid 150 - Tile (6, 9)] detected sentinel instruction in EX stage at time 788475ns
# [mhartid 65] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 788575ns
# [mhartid 102] sync_count: 1
# [TB][mhartid 151 - Tile (7, 9)] detected sentinel instruction in EX stage at time 788645ns
# [TB][mhartid 152 - Tile (8, 9)] detected sentinel instruction in EX stage at time 788730ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 788745ns
# [mhartid 66] NoC Synch test finished...
# [mhartid 103] sync_count: 1
# [TB][mhartid 153 - Tile (9, 9)] detected sentinel instruction in EX stage at time 788900ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 788935ns
# [mhartid 104] sync_count: 1
# [mhartid 67] NoC Synch test finished...
# [mhartid 105] sync_count: 1
# [TB][mhartid 154 - Tile (10, 9)] detected sentinel instruction in EX stage at time 789135ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 789145ns
# [mhartid 68] NoC Synch test finished...
# [mhartid 106] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 789380ns
# [TB][mhartid 155 - Tile (11, 9)] detected sentinel instruction in EX stage at time 789410ns
# [mhartid 107] sync_count: 1
# [mhartid 69] NoC Synch test finished...
# [TB][mhartid 156 - Tile (12, 9)] detected sentinel instruction in EX stage at time 789605ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 789635ns
# [mhartid 108] sync_count: 1
# [mhartid 70] NoC Synch test finished...
# [mhartid 71] NoC Synch test finished...
# [TB][mhartid 157 - Tile (13, 9)] detected sentinel instruction in EX stage at time 789885ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 789905ns
# [mhartid 109] sync_count: 1
# [mhartid 72] NoC Synch test finished...
# [TB][mhartid 158 - Tile (14, 9)] detected sentinel instruction in EX stage at time 790125ns
# [mhartid 110] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 790195ns
# [mhartid 73] NoC Synch test finished...
# [mhartid 111] sync_count: 1
# [TB][mhartid 159 - Tile (15, 9)] detected sentinel instruction in EX stage at time 790480ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 790515ns
# [mhartid 74] NoC Synch test finished...
# [mhartid 75] NoC Synch test finished...
# [TB][mhartid 160 - Tile (0, 10)] detected sentinel instruction in EX stage at time 790755ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 790825ns
# [mhartid 76] NoC Synch test finished...
# [TB][mhartid 161 - Tile (1, 10)] detected sentinel instruction in EX stage at time 791110ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 791115ns
# [mhartid 77] NoC Synch test finished...
# [TB][mhartid 162 - Tile (2, 10)] detected sentinel instruction in EX stage at time 791370ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 791385ns
# [TB][mhartid 163 - Tile (3, 10)] detected sentinel instruction in EX stage at time 791605ns
# [mhartid 112] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 791635ns
# [mhartid 78] NoC Synch test finished...
# [TB][mhartid 164 - Tile (4, 10)] detected sentinel instruction in EX stage at time 791835ns
# [mhartid 113] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 791865ns
# [mhartid 79] NoC Synch test finished...
# [TB][mhartid 165 - Tile (5, 10)] detected sentinel instruction in EX stage at time 792050ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 792075ns
# [mhartid 114] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 792265ns
# [TB][mhartid 166 - Tile (6, 10)] detected sentinel instruction in EX stage at time 792290ns
# [mhartid 115] sync_count: 1
# [mhartid 116] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 792435ns
# [TB][mhartid 167 - Tile (7, 10)] detected sentinel instruction in EX stage at time 792435ns
# [TB][mhartid 168 - Tile (8, 10)] detected sentinel instruction in EX stage at time 792615ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 792625ns
# [mhartid 117] sync_count: 1
# [mhartid 118] sync_count: 1
# [TB][mhartid 169 - Tile (9, 10)] detected sentinel instruction in EX stage at time 792790ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 792835ns
# [mhartid 120] sync_count: 1
# [mhartid 121] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 793065ns
# [TB][mhartid 170 - Tile (10, 10)] detected sentinel instruction in EX stage at time 793095ns
# [mhartid 122] sync_count: 1
# [TB][mhartid 171 - Tile (11, 10)] detected sentinel instruction in EX stage at time 793285ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 793315ns
# [mhartid 123] sync_count: 1
# [TB][mhartid 172 - Tile (12, 10)] detected sentinel instruction in EX stage at time 793565ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 793585ns
# [mhartid 124] sync_count: 1
# [TB][mhartid 173 - Tile (13, 10)] detected sentinel instruction in EX stage at time 793860ns
# [mhartid 125] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 793885ns
# [mhartid 126] sync_count: 1
# [TB][mhartid 174 - Tile (14, 10)] detected sentinel instruction in EX stage at time 794100ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 794195ns
# [mhartid 127] sync_count: 1
# [mhartid 80] NoC Synch test finished...
# [TB][mhartid 175 - Tile (15, 10)] detected sentinel instruction in EX stage at time 794500ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 794525ns
# [TB][mhartid 176 - Tile (0, 11)] detected sentinel instruction in EX stage at time 794745ns
# [mhartid 81] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 794855ns
# [mhartid 82] NoC Synch test finished...
# [TB][mhartid 177 - Tile (1, 11)] detected sentinel instruction in EX stage at time 795150ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 795165ns
# [mhartid 83] NoC Synch test finished...
# [TB][mhartid 178 - Tile (2, 11)] detected sentinel instruction in EX stage at time 795400ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 795455ns
# [mhartid 128] sync_count: 1
# [mhartid 84] NoC Synch test finished...
# [TB][mhartid 179 - Tile (3, 11)] detected sentinel instruction in EX stage at time 795685ns
# [mhartid 85] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 795725ns
# [mhartid 129] sync_count: 1
# [mhartid 86] NoC Synch test finished...
# [TB][mhartid 180 - Tile (4, 11)] detected sentinel instruction in EX stage at time 795930ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 795975ns
# [mhartid 87] NoC Synch test finished...
# [mhartid 130] sync_count: 1
# [mhartid 131] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 796215ns
# [TB][mhartid 181 - Tile (5, 11)] detected sentinel instruction in EX stage at time 796245ns
# [mhartid 88] NoC Synch test finished...
# [mhartid 89] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 796425ns
# [TB][mhartid 182 - Tile (6, 11)] detected sentinel instruction in EX stage at time 796435ns
# [mhartid 132] sync_count: 1
# [mhartid 90] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 796615ns
# [mhartid 133] sync_count: 1
# [TB][mhartid 183 - Tile (7, 11)] detected sentinel instruction in EX stage at time 796665ns
# [mhartid 134] sync_count: 1
# [mhartid 91] NoC Synch test finished...
# [TB][mhartid 184 - Tile (8, 11)] detected sentinel instruction in EX stage at time 796805ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 796825ns
# [mhartid 135] sync_count: 1
# [TB][mhartid 185 - Tile (9, 11)] detected sentinel instruction in EX stage at time 797020ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 797055ns
# [mhartid 92] NoC Synch test finished...
# [mhartid 136] sync_count: 1
# [mhartid 137] sync_count: 1
# [TB][mhartid 186 - Tile (10, 11)] detected sentinel instruction in EX stage at time 797265ns
# [mhartid 93] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 797305ns
# [TB][mhartid 187 - Tile (11, 11)] detected sentinel instruction in EX stage at time 797495ns
# [mhartid 138] sync_count: 1
# [mhartid 94] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 797575ns
# [mhartid 139] sync_count: 1
# [mhartid 95] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 797875ns
# [TB][mhartid 188 - Tile (12, 11)] detected sentinel instruction in EX stage at time 797875ns
# [mhartid 140] sync_count: 1
# [mhartid 141] sync_count: 1
# [TB][mhartid 189 - Tile (13, 11)] detected sentinel instruction in EX stage at time 798185ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 798195ns
# [mhartid 142] sync_count: 1
# [TB][mhartid 190 - Tile (14, 11)] detected sentinel instruction in EX stage at time 798475ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 798525ns
# [mhartid 143] sync_count: 1
# [TB][mhartid 191 - Tile (15, 11)] detected sentinel instruction in EX stage at time 798845ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 798875ns
# [TB][mhartid 192 - Tile (0, 12)] detected sentinel instruction in EX stage at time 799165ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 799225ns
# [TB][mhartid 193 - Tile (1, 12)] detected sentinel instruction in EX stage at time 799455ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 799555ns
# [TB][mhartid 194 - Tile (2, 12)] detected sentinel instruction in EX stage at time 799805ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 799865ns
# [mhartid 144] sync_count: 1
# [mhartid 145] sync_count: 1
# [TB][mhartid 195 - Tile (3, 12)] detected sentinel instruction in EX stage at time 800130ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 800155ns
# [mhartid 146] sync_count: 1
# [TB][mhartid 196 - Tile (4, 12)] detected sentinel instruction in EX stage at time 800410ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 800425ns
# [mhartid 96] NoC Synch test finished...
# [TB][mhartid 197 - Tile (5, 12)] detected sentinel instruction in EX stage at time 800625ns
# [mhartid 147] sync_count: 1
# [mhartid 97] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 800675ns
# [mhartid 98] NoC Synch test finished...
# [TB][mhartid 198 - Tile (6, 12)] detected sentinel instruction in EX stage at time 800855ns
# [mhartid 148] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 800905ns
# [mhartid 149] sync_count: 1
# [TB][mhartid 199 - Tile (7, 12)] detected sentinel instruction in EX stage at time 801115ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 801125ns
# [mhartid 99] NoC Synch test finished...
# [mhartid 150] sync_count: 1
# [TB][mhartid 200 - Tile (8, 12)] detected sentinel instruction in EX stage at time 801295ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 801355ns
# [mhartid 151] sync_count: 1
# [mhartid 152] sync_count: 1
# [TB][mhartid 201 - Tile (9, 12)] detected sentinel instruction in EX stage at time 801605ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 801610ns
# [mhartid 153] sync_count: 1
# [TB][mhartid 202 - Tile (10, 12)] detected sentinel instruction in EX stage at time 801820ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 801880ns
# [mhartid 154] sync_count: 1
# [TB][mhartid 203 - Tile (11, 12)] detected sentinel instruction in EX stage at time 802110ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 802170ns
# [mhartid 155] sync_count: 1
# [mhartid 156] sync_count: 1
# [TB][mhartid 204 - Tile (12, 12)] detected sentinel instruction in EX stage at time 802480ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 802490ns
# [mhartid 157] sync_count: 1
# [mhartid 100] NoC Synch test finished...
# [TB][mhartid 205 - Tile (13, 12)] detected sentinel instruction in EX stage at time 802800ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 802820ns
# [mhartid 158] sync_count: 1
# [mhartid 101] NoC Synch test finished...
# [mhartid 102] NoC Synch test finished...
# [TB][mhartid 206 - Tile (14, 12)] detected sentinel instruction in EX stage at time 803145ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 803175ns
# [mhartid 159] sync_count: 1
# [mhartid 103] NoC Synch test finished...
# [TB][mhartid 207 - Tile (15, 12)] detected sentinel instruction in EX stage at time 803420ns
# [mhartid 104] NoC Synch test finished...
# [mhartid 105] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 803545ns
# [mhartid 106] NoC Synch test finished...
# [TB][mhartid 208 - Tile (0, 13)] detected sentinel instruction in EX stage at time 803860ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 803925ns
# [mhartid 107] NoC Synch test finished...
# [mhartid 108] NoC Synch test finished...
# [TB][mhartid 209 - Tile (1, 13)] detected sentinel instruction in EX stage at time 804215ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 804275ns
# [mhartid 160] sync_count: 1
# [mhartid 109] NoC Synch test finished...
# [TB][mhartid 210 - Tile (2, 13)] detected sentinel instruction in EX stage at time 804565ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 804610ns
# [mhartid 110] NoC Synch test finished...
# [mhartid 161] sync_count: 1
# [TB][mhartid 211 - Tile (3, 13)] detected sentinel instruction in EX stage at time 804850ns
# [mhartid 111] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 804920ns
# [mhartid 162] sync_count: 1
# [TB][mhartid 212 - Tile (4, 13)] detected sentinel instruction in EX stage at time 805135ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 805210ns
# [mhartid 163] sync_count: 1
# [TB][mhartid 213 - Tile (5, 13)] detected sentinel instruction in EX stage at time 805420ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 805480ns
# [mhartid 164] sync_count: 1
# [TB][mhartid 214 - Tile (6, 13)] detected sentinel instruction in EX stage at time 805660ns
# [mhartid 165] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 805730ns
# [TB][mhartid 215 - Tile (7, 13)] detected sentinel instruction in EX stage at time 805900ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 805960ns
# [mhartid 166] sync_count: 1
# [mhartid 167] sync_count: 1
# [TB][mhartid 216 - Tile (8, 13)] detected sentinel instruction in EX stage at time 806205ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 806210ns
# [mhartid 168] sync_count: 1
# [TB][mhartid 217 - Tile (9, 13)] detected sentinel instruction in EX stage at time 806420ns
# [mhartid 169] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 806480ns
# [TB][mhartid 218 - Tile (10, 13)] detected sentinel instruction in EX stage at time 806680ns
# [mhartid 170] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 806770ns
# [mhartid 171] sync_count: 1
# [TB][mhartid 219 - Tile (11, 13)] detected sentinel instruction in EX stage at time 806990ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 807080ns
# [mhartid 172] sync_count: 1
# [TB][mhartid 220 - Tile (12, 13)] detected sentinel instruction in EX stage at time 807335ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 807410ns
# [mhartid 173] sync_count: 1
# [mhartid 112] NoC Synch test finished...
# [TB][mhartid 221 - Tile (13, 13)] detected sentinel instruction in EX stage at time 807670ns
# [mhartid 113] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 807760ns
# [mhartid 174] sync_count: 1
# [mhartid 114] NoC Synch test finished...
# [TB][mhartid 222 - Tile (14, 13)] detected sentinel instruction in EX stage at time 808050ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 808140ns
# [mhartid 175] sync_count: 1
# [mhartid 115] NoC Synch test finished...
# [mhartid 116] NoC Synch test finished...
# [TB][mhartid 223 - Tile (15, 13)] detected sentinel instruction in EX stage at time 808410ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 808530ns
# [mhartid 117] NoC Synch test finished...
# [mhartid 118] NoC Synch test finished...
# [TB][mhartid 224 - Tile (0, 14)] detected sentinel instruction in EX stage at time 808820ns
# [mhartid 120] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 808920ns
# [mhartid 121] NoC Synch test finished...
# [mhartid 122] NoC Synch test finished...
# [TB][mhartid 225 - Tile (1, 14)] detected sentinel instruction in EX stage at time 809200ns
# [mhartid 176] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 809290ns
# [mhartid 123] NoC Synch test finished...
# [TB][mhartid 226 - Tile (2, 14)] detected sentinel instruction in EX stage at time 809530ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 809640ns
# [mhartid 124] NoC Synch test finished...
# [mhartid 177] sync_count: 1
# [mhartid 125] NoC Synch test finished...
# [TB][mhartid 227 - Tile (3, 14)] detected sentinel instruction in EX stage at time 809930ns
# [mhartid 178] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 809975ns
# [mhartid 126] NoC Synch test finished...
# [TB][mhartid 228 - Tile (4, 14)] detected sentinel instruction in EX stage at time 810215ns
# [mhartid 179] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 810285ns
# [mhartid 127] NoC Synch test finished...
# [mhartid 180] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 810575ns
# [TB][mhartid 229 - Tile (5, 14)] detected sentinel instruction in EX stage at time 810575ns
# [mhartid 181] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 810845ns
# [TB][mhartid 230 - Tile (6, 14)] detected sentinel instruction in EX stage at time 810850ns
# [mhartid 182] sync_count: 1
# [TB][mhartid 231 - Tile (7, 14)] detected sentinel instruction in EX stage at time 811100ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 811105ns
# [mhartid 183] sync_count: 1
# [TB][mhartid 232 - Tile (8, 14)] detected sentinel instruction in EX stage at time 811305ns
# [mhartid 184] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 811375ns
# [mhartid 185] sync_count: 1
# [TB][mhartid 233 - Tile (9, 14)] detected sentinel instruction in EX stage at time 811625ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 811675ns
# [mhartid 186] sync_count: 1
# [TB][mhartid 234 - Tile (10, 14)] detected sentinel instruction in EX stage at time 811915ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 811985ns
# [mhartid 187] sync_count: 1
# [TB][mhartid 235 - Tile (11, 14)] detected sentinel instruction in EX stage at time 812225ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 812315ns
# [mhartid 188] sync_count: 1
# [TB][mhartid 236 - Tile (12, 14)] detected sentinel instruction in EX stage at time 812585ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 812665ns
# [mhartid 189] sync_count: 1
# [mhartid 128] NoC Synch test finished...
# [TB][mhartid 237 - Tile (13, 14)] detected sentinel instruction in EX stage at time 812910ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 813035ns
# [mhartid 190] sync_count: 1
# [mhartid 129] NoC Synch test finished...
# [TB][mhartid 238 - Tile (14, 14)] detected sentinel instruction in EX stage at time 813305ns
# [mhartid 130] NoC Synch test finished...
# [mhartid 191] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 813425ns
# [mhartid 131] NoC Synch test finished...
# [TB][mhartid 239 - Tile (15, 14)] detected sentinel instruction in EX stage at time 813755ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 813840ns
# [mhartid 132] NoC Synch test finished...
# [mhartid 133] NoC Synch test finished...
# [TB][mhartid 240 - Tile (0, 15)] detected sentinel instruction in EX stage at time 814145ns
# [mhartid 134] NoC Synch test finished...
# [mhartid 135] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 814255ns
# [mhartid 136] NoC Synch test finished...
# [TB][mhartid 241 - Tile (1, 15)] detected sentinel instruction in EX stage at time 814540ns
# [mhartid 192] sync_count: 1
# [mhartid 137] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 814645ns
# [mhartid 138] NoC Synch test finished...
# [mhartid 193] sync_count: 1
# [TB][mhartid 242 - Tile (2, 15)] detected sentinel instruction in EX stage at time 814910ns
# [mhartid 139] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 815015ns
# [mhartid 140] NoC Synch test finished...
# [mhartid 194] sync_count: 1
# [TB][mhartid 243 - Tile (3, 15)] detected sentinel instruction in EX stage at time 815245ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 815365ns
# [mhartid 141] NoC Synch test finished...
# [mhartid 195] sync_count: 1
# [mhartid 142] NoC Synch test finished...
# [TB][mhartid 244 - Tile (4, 15)] detected sentinel instruction in EX stage at time 815675ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 815695ns
# [mhartid 196] sync_count: 1
# [TB][mhartid 245 - Tile (5, 15)] detected sentinel instruction in EX stage at time 815905ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 816005ns
# [mhartid 143] NoC Synch test finished...
# [mhartid 197] sync_count: 1
# [TB][mhartid 246 - Tile (6, 15)] detected sentinel instruction in EX stage at time 816265ns
# [mhartid 198] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 816295ns
# [TB][mhartid 247 - Tile (7, 15)] detected sentinel instruction in EX stage at time 816520ns
# [mhartid 199] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 816565ns
# [mhartid 200] sync_count: 1
# [TB][mhartid 248 - Tile (8, 15)] detected sentinel instruction in EX stage at time 816850ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 816855ns
# [mhartid 201] sync_count: 1
# [TB][mhartid 249 - Tile (9, 15)] detected sentinel instruction in EX stage at time 817125ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 817165ns
# [mhartid 202] sync_count: 1
# [TB][mhartid 250 - Tile (10, 15)] detected sentinel instruction in EX stage at time 817445ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 817495ns
# [mhartid 203] sync_count: 1
# [TB][mhartid 251 - Tile (11, 15)] detected sentinel instruction in EX stage at time 817810ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 817845ns
# [mhartid 204] sync_count: 1
# [TB][mhartid 252 - Tile (12, 15)] detected sentinel instruction in EX stage at time 818100ns
# [mhartid 205] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 818215ns
# [TB][mhartid 253 - Tile (13, 15)] detected sentinel instruction in EX stage at time 818535ns
# [mhartid 206] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 818610ns
# [mhartid 144] NoC Synch test finished...
# [mhartid 145] NoC Synch test finished...
# [mhartid 207] sync_count: 1
# [TB][mhartid 254 - Tile (14, 15)] detected sentinel instruction in EX stage at time 818930ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 819020ns
# [mhartid 146] NoC Synch test finished...
# [TB][mhartid 255 - Tile (15, 15)] detected sentinel instruction in EX stage at time 819325ns
# [mhartid 147] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected sentinel instruction in EX stage at time 819435ns
# [mhartid 148] NoC Synch test finished...
# [mhartid 149] NoC Synch test finished...
# [mhartid 150] NoC Synch test finished...
# [mhartid 208] sync_count: 1
# [mhartid 151] NoC Synch test finished...
# [mhartid 152] NoC Synch test finished...
# [mhartid 153] NoC Synch test finished...
# [mhartid 209] sync_count: 1
# [mhartid 154] NoC Synch test finished...
# [mhartid 210] sync_count: 1
# [mhartid 155] NoC Synch test finished...
# [mhartid 156] NoC Synch test finished...
# [mhartid 211] sync_count: 1
# [mhartid 157] NoC Synch test finished...
# [mhartid 212] sync_count: 1
# [mhartid 158] NoC Synch test finished...
# [mhartid 213] sync_count: 1
# [mhartid 214] sync_count: 1
# [mhartid 159] NoC Synch test finished...
# [mhartid 215] sync_count: 1
# [mhartid 216] sync_count: 1
# [mhartid 217] sync_count: 1
# [mhartid 218] sync_count: 1
# [mhartid 219] sync_count: 1
# [mhartid 220] sync_count: 1
# [mhartid 221] sync_count: 1
# [mhartid 222] sync_count: 1
# [mhartid 160] NoC Synch test finished...
# [mhartid 223] sync_count: 1
# [mhartid 161] NoC Synch test finished...
# [mhartid 162] NoC Synch test finished...
# [mhartid 163] NoC Synch test finished...
# [mhartid 164] NoC Synch test finished...
# [mhartid 165] NoC Synch test finished...
# [mhartid 224] sync_count: 1
# [mhartid 166] NoC Synch test finished...
# [mhartid 167] NoC Synch test finished...
# [mhartid 225] sync_count: 1
# [mhartid 168] NoC Synch test finished...
# [mhartid 169] NoC Synch test finished...
# [mhartid 226] sync_count: 1
# [mhartid 170] NoC Synch test finished...
# [mhartid 227] sync_count: 1
# [mhartid 171] NoC Synch test finished...
# [mhartid 228] sync_count: 1
# [mhartid 172] NoC Synch test finished...
# [mhartid 173] NoC Synch test finished...
# [mhartid 229] sync_count: 1
# [mhartid 174] NoC Synch test finished...
# [mhartid 230] sync_count: 1
# [mhartid 231] sync_count: 1
# [mhartid 175] NoC Synch test finished...
# [mhartid 232] sync_count: 1
# [mhartid 233] sync_count: 1
# [mhartid 234] sync_count: 1
# [mhartid 235] sync_count: 1
# [mhartid 236] sync_count: 1
# [mhartid 237] sync_count: 1
# [mhartid 238] sync_count: 1
# [mhartid 176] NoC Synch test finished...
# [mhartid 239] sync_count: 1
# [mhartid 177] NoC Synch test finished...
# [mhartid 178] NoC Synch test finished...
# [mhartid 179] NoC Synch test finished...
# [mhartid 180] NoC Synch test finished...
# [mhartid 119] sync_count: 256
# [mhartid 240] sync_count: 1
# [mhartid 181] NoC Synch test finished...
# [mhartid 182] NoC Synch test finished...
# [mhartid 241] sync_count: 1
# [mhartid 183] NoC Synch test finished...
# [mhartid 242] sync_count: 1
# [mhartid 184] NoC Synch test finished...
# [mhartid 185] NoC Synch test finished...
# [mhartid 243] sync_count: 1
# [mhartid 186] NoC Synch test finished...
# [mhartid 187] NoC Synch test finished...
# [mhartid 244] sync_count: 1
# [mhartid 245] sync_count: 1
# [mhartid 188] NoC Synch test finished...
# [mhartid 189] NoC Synch test finished...
# [mhartid 246] sync_count: 1
# [mhartid 247] sync_count: 1
# [mhartid 190] NoC Synch test finished...
# [mhartid 248] sync_count: 1
# [mhartid 191] NoC Synch test finished...
# [mhartid 249] sync_count: 1
# [mhartid 250] sync_count: 1
# [mhartid 251] sync_count: 1
# [mhartid 252] sync_count: 1
# [mhartid 253] sync_count: 1
# [mhartid 254] sync_count: 1
# [mhartid 255] sync_count: 1
# [mhartid 192] NoC Synch test finished...
# [mhartid 193] NoC Synch test finished...
# [mhartid 194] NoC Synch test finished...
# [mhartid 195] NoC Synch test finished...
# [mhartid 196] NoC Synch test finished...
# [mhartid 197] NoC Synch test finished...
# [mhartid 198] NoC Synch test finished...
# [mhartid 199] NoC Synch test finished...
# [mhartid 200] NoC Synch test finished...
# [mhartid 201] NoC Synch test finished...
# [mhartid 202] NoC Synch test finished...
# [mhartid 203] NoC Synch test finished...
# [mhartid 204] NoC Synch test finished...
# [mhartid 205] NoC Synch test finished...
# [mhartid 206] NoC Synch test finished...
# [mhartid 207] NoC Synch test finished...
# [mhartid 208] NoC Synch test finished...
# [mhartid 209] NoC Synch test finished...
# [mhartid 210] NoC Synch test finished...
# [mhartid 211] NoC Synch test finished...
# [mhartid 212] NoC Synch test finished...
# [mhartid 213] NoC Synch test finished...
# [mhartid 214] NoC Synch test finished...
# [mhartid 215] NoC Synch test finished...
# [mhartid 216] NoC Synch test finished...
# [mhartid 217] NoC Synch test finished...
# [mhartid 218] NoC Synch test finished...
# [mhartid 219] NoC Synch test finished...
# [mhartid 119] NoC Synch test finished...
# [mhartid 220] NoC Synch test finished...
# [mhartid 221] NoC Synch test finished...
# [mhartid 222] NoC Synch test finished...
# [mhartid 223] NoC Synch test finished...
# [mhartid 224] NoC Synch test finished...
# [mhartid 225] NoC Synch test finished...
# [mhartid 226] NoC Synch test finished...
# [mhartid 227] NoC Synch test finished...
# [mhartid 228] NoC Synch test finished...
# [mhartid 229] NoC Synch test finished...
# [mhartid 230] NoC Synch test finished...
# [mhartid 231] NoC Synch test finished...
# [mhartid 232] NoC Synch test finished...
# [mhartid 233] NoC Synch test finished...
# [mhartid 234] NoC Synch test finished...
# [mhartid 235] NoC Synch test finished...
# [mhartid 236] NoC Synch test finished...
# [mhartid 237] NoC Synch test finished...
# [mhartid 238] NoC Synch test finished...
# [mhartid 239] NoC Synch test finished...
# [mhartid 240] NoC Synch test finished...
# [mhartid 241] NoC Synch test finished...
# [mhartid 242] NoC Synch test finished...
# [mhartid 243] NoC Synch test finished...
# [mhartid 244] NoC Synch test finished...
# [mhartid 245] NoC Synch test finished...
# [mhartid 246] NoC Synch test finished...
# [mhartid 247] NoC Synch test finished...
# SIMULATION FINISHED WITH EXIT CODE: 7cdede7d7ddede7e7edede7f7fdede8080dede8181dede8282dede8383dede8484dede8585dede8686dede8787dede8888dede8989dede8a8adede8b8bdede8c8cdede8d8ddede8e8edede8f8fdede9090dede9191dede9292dede9393dede9494dede9595dede9696dede9797dede9898dede9999dede9a9adede9b9bdede9c9cdede9d9ddede9e9edede9f9fdedea0a0dedea1a1dedea2a2dedea3a3dedea4a4dedea5a5dedea6a6dedea7a7dedea8a8dedea9a9dedeaaaadedeababdedeacacdedeadaddedeaeaededeafafdedeb0b0dedeb1b1dedeb2b2dedeb3b3dedeb4b4dedeb5b5dedeb6b6dedeb7b7dedeb8b8dedeb9b9dedebabadedebbbbdedebcbcdedebdbddedebebededebfbfdedec0c0dedec1c1dedec2c2dedec3c3dedec4c4dedec5c5dedec6c6dedec7c7dedec8c8dedec9c9dedecacadedecbcbdedeccccdedecdcddedececededecfcfdeded0d0deded1d1deded2d2deded3d3deded4d4deded5d5deded6d6deded7d7deded8d8deded9d9dededadadededbdbdededcdcdededddddededededededfdfdedee0e0dedee1e1dedee2e2dedee3e3dedee4e4dedee5e5dedee6e6dedee7e7dedee8e8dedee9e9dedeeaeadedeebebdedeececdedeededdedeeeeededeefefdedef0f0dedef1f1dedef2f2dedef3f3dedef4f4dedef5f5dedef6f6dedef7f7dedef8f8dedef9f9dedefafadedefbfbdedefc
# 
# ** Note: $finish    : /scratch/visachi/redmule_perf/redmule-mesh/target/src/mesh/redmule_mesh_tb.sv(51)
#    Time: 862030 ns  Iteration: 0  Instance: /redmule_mesh_tb
# End time: 21:24:27 on Jan 17,2025, Elapsed time: 2:27:00
# Errors: 0, Warnings: 256
