{
	"cts__timing__setup__tns__pre_repair": -89.2101,
	"cts__timing__setup__ws__pre_repair": -3.07682,
	"cts__clock__skew__setup__pre_repair": 0.0767143,
	"cts__clock__skew__hold__pre_repair": 0.0767143,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.0865395,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.0869168,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 125,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.225171,
	"cts__power__switching__total__pre_repair": 0.0713012,
	"cts__power__leakage__total__pre_repair": 2.15933e-06,
	"cts__power__total__pre_repair": 0.296474,
	"cts__design__io__pre_repair": 165,
	"cts__design__die__area__pre_repair": 720097,
	"cts__design__core__area__pre_repair": 712196,
	"cts__design__instance__count__pre_repair": 7270,
	"cts__design__instance__area__pre_repair": 334929,
	"cts__design__instance__count__stdcell__pre_repair": 7270,
	"cts__design__instance__area__stdcell__pre_repair": 334929,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.470276,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.470276,
	"cts__timing__setup__tns__post_repair": -89.2101,
	"cts__timing__setup__ws__post_repair": -3.07682,
	"cts__clock__skew__setup__post_repair": 0.0767143,
	"cts__clock__skew__hold__post_repair": 0.0767143,
	"cts__timing__drv__max_slew_limit__post_repair": 0.0865395,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.0869168,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 125,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.225171,
	"cts__power__switching__total__post_repair": 0.0713012,
	"cts__power__leakage__total__post_repair": 2.15933e-06,
	"cts__power__total__post_repair": 0.296474,
	"cts__design__io__post_repair": 165,
	"cts__design__die__area__post_repair": 720097,
	"cts__design__core__area__post_repair": 712196,
	"cts__design__instance__count__post_repair": 7270,
	"cts__design__instance__area__post_repair": 334929,
	"cts__design__instance__count__stdcell__post_repair": 7270,
	"cts__design__instance__area__stdcell__post_repair": 334929,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.470276,
	"cts__design__instance__utilization__stdcell__post_repair": 0.470276,
	"cts__design__instance__displacement__total": 713.955,
	"cts__design__instance__displacement__mean": 0.098,
	"cts__design__instance__displacement__max": 23.6,
	"cts__route__wirelength__estimated": 406262,
	"cts__design__instance__count__setup_buffer": 190,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 13950.1,
	"cts__design__instance__displacement__mean": 1.8695,
	"cts__design__instance__displacement__max": 105.84,
	"cts__route__wirelength__estimated": 490454,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -0.00010747,
	"cts__timing__setup__ws": 0.00951239,
	"cts__clock__skew__setup": 0.0773194,
	"cts__clock__skew__hold": 0.0773194,
	"cts__timing__drv__max_slew_limit": 0.321872,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.290241,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.216546,
	"cts__power__switching__total": 0.0674799,
	"cts__power__leakage__total": 2.23711e-06,
	"cts__power__total": 0.284028,
	"cts__design__io": 165,
	"cts__design__die__area": 720097,
	"cts__design__core__area": 712196,
	"cts__design__instance__count": 7460,
	"cts__design__instance__area": 347965,
	"cts__design__instance__count__stdcell": 7460,
	"cts__design__instance__area__stdcell": 347965,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.488581,
	"cts__design__instance__utilization__stdcell": 0.488581
}