==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./pdes_fpga_2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name test_state_buffer test_state_buffer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.68 seconds. CPU system time: 0.7 seconds. Elapsed time: 9.88 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'StateBuffer::get_gvt() const' into 'test_state_buffer(hls::stream<TestOperation, 0>&, hls::stream<int, 0>&)' (cpp/StateBuffer.cpp:40:29)
INFO: [HLS 214-131] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'test_state_buffer(hls::stream<TestOperation, 0>&, hls::stream<int, 0>&)' (cpp/StateBuffer.cpp:34:24)
INFO: [HLS 214-131] Inlining function 'StateBuffer::rollback(int, ap_int<32>)' into 'test_state_buffer(hls::stream<TestOperation, 0>&, hls::stream<int, 0>&)' (cpp/StateBuffer.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'StateBuffer::push(LPState const&)' into 'test_state_buffer(hls::stream<TestOperation, 0>&, hls::stream<int, 0>&)' (cpp/StateBuffer.cpp:27:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_1' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:107:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_113_2' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:113:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_85_1' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:85:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (cpp/StateBuffer.hpp:107:27) in function 'test_state_buffer' completely with a factor of 64 (cpp/StateBuffer.cpp:11:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_107_1' (cpp/StateBuffer.hpp:107:27) in function 'test_state_buffer' has been removed because the loop is unrolled completely (cpp/StateBuffer.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer()' into 'test_state_buffer(hls::stream<TestOperation, 0>&, hls::stream<int, 0>&)' (cpp/StateBuffer.cpp:11:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'buffer.lp_heads' due to pipeline pragma (cpp/StateBuffer.cpp:20:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'buffer.lp_sizes' due to pipeline pragma (cpp/StateBuffer.cpp:20:9)
INFO: [HLS 214-248] Applying array_partition to 'buffer.lp_heads': Cyclic partitioning with factor 2 on dimension 1. (cpp/StateBuffer.cpp:16:14)
INFO: [HLS 214-248] Applying array_partition to 'buffer.lp_sizes': Cyclic partitioning with factor 2 on dimension 1. (cpp/StateBuffer.cpp:16:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.42 seconds. CPU system time: 0.54 seconds. Elapsed time: 10.33 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/StateBuffer.hpp:34) in function 'test_state_buffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (cpp/StateBuffer.hpp:39) in function 'test_state_buffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_3' (cpp/StateBuffer.cpp:44) in function 'test_state_buffer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'test_state_buffer' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_85_1' (cpp/StateBuffer.hpp:86) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 776.184 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_19_1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'test_state_buffer' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_41_2' (cpp/StateBuffer.cpp:41:31) in function 'test_state_buffer' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.buffer.next' (cpp/StateBuffer.hpp:35:28)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.buffer.next' (cpp/StateBuffer.hpp:37:48)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.lp_heads' (cpp/StateBuffer.hpp:40:25)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.lp_sizes' (cpp/StateBuffer.hpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.buffer.state.lvt.V' (cpp/StateBuffer.hpp:52:32)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.lp_heads' (cpp/StateBuffer.hpp:55:31)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.buffer.next' (cpp/StateBuffer.hpp:56:31)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.lp_sizes' (cpp/StateBuffer.hpp:58:30)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.buffer.next' (cpp/StateBuffer.hpp:88:34)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.lp_heads' (cpp/StateBuffer.hpp:96:29)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.lp_sizes' (cpp/StateBuffer.hpp:97:29)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.lp_heads' (cpp/StateBuffer.hpp:117:37)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.buffer.next' (cpp/StateBuffer.hpp:122:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.lp_sizes' (cpp/StateBuffer.hpp:129:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_state_buffer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_state_buffer_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.33 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_state_buffer_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_state_buffer_Pipeline_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buffer_buffer_state_lvt_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_state_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buffer_buffer_state_lvt_V'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_19_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.09 seconds; current allocated memory: 904.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.61 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_state_buffer_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_state_buffer_Pipeline_VITIS_LOOP_34_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.48 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_state_buffer_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_state_buffer_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_state_buffer_Pipeline_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_state_buffer_Pipeline_VITIS_LOOP_43_3' pipeline 'VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_state_buffer_Pipeline_VITIS_LOOP_43_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_state_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_state_buffer/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_state_buffer/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_state_buffer' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_21_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_state_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 904.184 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.58 seconds. CPU system time: 1.5 seconds. Elapsed time: 20.87 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:66:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:69:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:76:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:82:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, ap_uint<16>)' (cpp/EventQueue.cpp:26:27)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, ap_uint<16>)' (cpp/EventQueue.cpp:20:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_1' is marked as complete unroll implied by the pipeline pragma (cpp/EventQueue.hpp:48:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (cpp/EventQueue.hpp:33:26)
INFO: [HLS 214-178] Inlining function 'EventQueue::EventQueue()' into 'event_queue_kernel(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, ap_uint<16>)' (cpp/EventQueue.cpp:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'pq.heap.recv_time' due to pipeline pragma (cpp/EventQueue.cpp:25:9)
INFO: [HLS 214-248] Applying array_partition to 'pq.heap.recv_time': Cyclic partitioning with factor 2 on dimension 1. (cpp/EventQueue.cpp:13:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'event_queue_kernel(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, ap_uint<16>)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.61 seconds. CPU system time: 0.6 seconds. Elapsed time: 8.82 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_16_1' (cpp/EventQueue.cpp:16) in function 'event_queue_kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_24_2' (cpp/EventQueue.cpp:24) in function 'event_queue_kernel' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_33_1' in function 'event_queue_kernel' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_48_1' (cpp/EventQueue.hpp:45) in function 'event_queue_kernel' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:54:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 840.184 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_1' (cpp/EventQueue.cpp:16:39) in function 'event_queue_kernel' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_24_2' (cpp/EventQueue.cpp:24:39) in function 'event_queue_kernel' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:68:20)
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:36:29)
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:42:21)
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:81:21)
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:55:29)
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:61:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_16_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_24_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.54 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/input_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/output_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/num_events' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'event_queue_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'num_events' and 'return' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.63 seconds. CPU system time: 1.45 seconds. Elapsed time: 12.32 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:66:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:69:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:76:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:82:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, ap_uint<16>)' (cpp/EventQueue.cpp:26:27)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, ap_uint<16>)' (cpp/EventQueue.cpp:20:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_1' is marked as complete unroll implied by the pipeline pragma (cpp/EventQueue.hpp:48:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (cpp/EventQueue.hpp:33:26)
INFO: [HLS 214-178] Inlining function 'EventQueue::EventQueue()' into 'event_queue_kernel(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, ap_uint<16>)' (cpp/EventQueue.cpp:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'pq.heap.recv_time' due to pipeline pragma (cpp/EventQueue.cpp:25:9)
INFO: [HLS 214-248] Applying array_partition to 'pq.heap.recv_time': Cyclic partitioning with factor 2 on dimension 1. (cpp/EventQueue.cpp:13:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'event_queue_kernel(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, ap_uint<16>)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.62 seconds. CPU system time: 0.6 seconds. Elapsed time: 4.48 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_16_1' (cpp/EventQueue.cpp:16) in function 'event_queue_kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_24_2' (cpp/EventQueue.cpp:24) in function 'event_queue_kernel' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_33_1' in function 'event_queue_kernel' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_48_1' (cpp/EventQueue.hpp:45) in function 'event_queue_kernel' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:54:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 840.184 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_1' (cpp/EventQueue.cpp:16:39) in function 'event_queue_kernel' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_24_2' (cpp/EventQueue.cpp:24:39) in function 'event_queue_kernel' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:68:20)
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:36:29)
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:42:21)
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:81:21)
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:55:29)
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:61:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_16_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_24_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.47 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/input_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/output_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/num_events' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'event_queue_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'num_events' and 'return' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.42 seconds. CPU system time: 1.51 seconds. Elapsed time: 16.24 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:66:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:69:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:76:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:82:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(bool, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:17:33)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(bool, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:19:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.59 seconds. Elapsed time: 8.51 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:54:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'event_queue_kernel' (cpp/EventQueue.cpp:7)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:68:20)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:36:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:42:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:81:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:55:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:61:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
WARNING: [SYN 201-506] An incorrect offset '64' is defined with AXILite port 'success', and it will be replaced with a new offset '24'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.23 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.5 seconds. CPU system time: 1.33 seconds. Elapsed time: 12.13 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:68:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:71:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:78:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:84:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(bool, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:17:33)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(bool, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:19:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.51 seconds. Elapsed time: 4.37 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:56:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'event_queue_kernel' (cpp/EventQueue.cpp:7)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:70:20)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:38:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:44:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:83:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:57:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:63:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
WARNING: [SYN 201-506] An incorrect offset '64' is defined with AXILite port 'success', and it will be replaced with a new offset '24'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_50_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.24 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('or_cond', cpp/EventQueue.hpp:33)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_50_1' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.52 seconds. CPU system time: 1.42 seconds. Elapsed time: 12.2 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:67:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:70:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:77:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:83:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(bool, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:17:33)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(bool, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:19:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.57 seconds. Elapsed time: 4.44 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:55:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'event_queue_kernel' (cpp/EventQueue.cpp:7)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:69:20)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:37:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:43:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:82:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:56:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:62:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
WARNING: [SYN 201-506] An incorrect offset '64' is defined with AXILite port 'success', and it will be replaced with a new offset '24'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.23 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('or_cond', cpp/EventQueue.hpp:33)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.48 seconds. CPU system time: 1.44 seconds. Elapsed time: 16.3 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:67:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:70:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:77:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:83:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(bool, TimeWarpEvent const&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:19:33)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(bool, TimeWarpEvent const&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:21:38)
INFO: [HLS 214-241] Aggregating scalar variable 'output_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'input_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.62 seconds. Elapsed time: 8.56 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:55:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:69:20)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:37:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:43:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:82:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:56:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:62:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.28 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('or_cond', cpp/EventQueue.hpp:33)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 840.184 MB.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.48 seconds. CPU system time: 1.34 seconds. Elapsed time: 12.08 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:67:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:70:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:77:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:83:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(bool, TimeWarpEvent const&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:19:33)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(bool, TimeWarpEvent const&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:21:38)
INFO: [HLS 214-241] Aggregating scalar variable 'output_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'input_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.53 seconds. CPU system time: 0.6 seconds. Elapsed time: 4.4 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:55:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:69:20)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:37:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:43:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:82:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:56:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:62:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.23 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('or_cond', cpp/EventQueue.hpp:33)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 840.184 MB.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.4 seconds. CPU system time: 1.35 seconds. Elapsed time: 12.02 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:67:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:70:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:77:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:83:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(EventQueueInput&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:21:33)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(EventQueueInput&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:23:38)
INFO: [HLS 214-241] Aggregating scalar variable 'output_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:15:0)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 130-bits (cpp/EventQueue.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.54 seconds. Elapsed time: 4.4 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:55:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:69:20)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:37:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:43:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:82:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:56:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:62:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.23 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('or_cond', cpp/EventQueue.hpp:33)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.51 seconds. CPU system time: 1.48 seconds. Elapsed time: 15.85 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:40:38)
INFO: [HLS 214-131] Inlining function 'StateBuffer::rollback(int, ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:33:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_115_2' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:115:31)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 82-bits (cpp/StateBuffer.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.67 seconds. Elapsed time: 12.14 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_1' (cpp/StateBuffer.hpp:86) in function 'state_buffer_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_108_1' (cpp/StateBuffer.hpp:108) in function 'state_buffer_kernel' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_115_2' (cpp/StateBuffer.hpp:112) in function 'state_buffer_kernel' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 840.184 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_108_1' (cpp/StateBuffer.hpp:108:36) in function 'state_buffer_kernel' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.state.lvt.V' (cpp/StateBuffer.hpp:53:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads' (cpp/StateBuffer.hpp:56:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:57:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes' (cpp/StateBuffer.hpp:59:30)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:89:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads' (cpp/StateBuffer.hpp:97:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes' (cpp/StateBuffer.hpp:98:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads' (cpp/StateBuffer.hpp:127:45)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:129:47)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:132:46)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes' (cpp/StateBuffer.hpp:144:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.22 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_108_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'state_buffer_kernel/input_r' to 'ap_vld'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.52 seconds. CPU system time: 1.42 seconds. Elapsed time: 16.37 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:67:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:70:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:77:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:83:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(EventQueueInput&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:21:33)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(EventQueueInput&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:23:38)
INFO: [HLS 214-241] Aggregating scalar variable 'output_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:15:0)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 130-bits (cpp/EventQueue.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.66 seconds. Elapsed time: 8.69 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:55:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:69:20)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:37:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:43:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:82:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:56:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:62:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.25 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('or_cond', cpp/EventQueue.hpp:33)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.5 seconds. CPU system time: 1.4 seconds. Elapsed time: 17.12 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:67:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:70:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:77:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:83:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(EventQueueInput&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:21:33)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(EventQueueInput&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:23:38)
INFO: [HLS 214-241] Aggregating scalar variable 'output_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:15:0)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 130-bits (cpp/EventQueue.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.62 seconds. Elapsed time: 8.89 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:55:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:69:20)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:37:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:43:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:82:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:56:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:62:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.26 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('or_cond', cpp/EventQueue.hpp:33)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.7 seconds. CPU system time: 1.46 seconds. Elapsed time: 16.74 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:67:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:70:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:77:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:83:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(EventQueueInput&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:21:33)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(EventQueueInput&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:23:38)
INFO: [HLS 214-241] Aggregating scalar variable 'output_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:15:0)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 130-bits (cpp/EventQueue.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.65 seconds. Elapsed time: 8.58 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:55:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:69:20)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:37:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:43:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:82:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:56:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:62:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.21 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('or_cond', cpp/EventQueue.hpp:33)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: source ./pdes_fpga_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name event_queue_kernel event_queue_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.242 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.8 seconds. CPU system time: 1.15 seconds. Elapsed time: 23.22 seconds; current allocated memory: 754.863 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:67:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:70:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:77:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:83:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(EventQueueInput&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:21:33)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(EventQueueInput&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:23:38)
INFO: [HLS 214-241] Aggregating scalar variable 'output_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:15:0)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 130-bits (cpp/EventQueue.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.45 seconds. Elapsed time: 10.99 seconds; current allocated memory: 756.250 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.250 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.36 seconds; current allocated memory: 767.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 782.996 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:55:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 817.684 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:69:20)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:37:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:43:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:82:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:56:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:62:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 835.730 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 836.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 836.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('or_cond', cpp/EventQueue.hpp:33)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 836.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 836.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 836.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 754.238 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.8 seconds. CPU system time: 1.14 seconds. Elapsed time: 11.26 seconds; current allocated memory: 754.840 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:40:38)
INFO: [HLS 214-131] Inlining function 'StateBuffer::rollback(int, ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:33:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_115_2' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:115:31)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 82-bits (cpp/StateBuffer.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.97 seconds; current allocated memory: 756.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 765.660 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 777.766 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_1' (cpp/StateBuffer.hpp:86) in function 'state_buffer_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_108_1' (cpp/StateBuffer.hpp:108) in function 'state_buffer_kernel' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_115_2' (cpp/StateBuffer.hpp:112) in function 'state_buffer_kernel' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 810.754 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_108_1' (cpp/StateBuffer.hpp:108:36) in function 'state_buffer_kernel' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.state.lvt.V' (cpp/StateBuffer.hpp:53:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads' (cpp/StateBuffer.hpp:56:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:57:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes' (cpp/StateBuffer.hpp:59:30)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:89:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads' (cpp/StateBuffer.hpp:97:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes' (cpp/StateBuffer.hpp:98:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads' (cpp/StateBuffer.hpp:127:45)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:129:47)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:132:46)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes' (cpp/StateBuffer.hpp:144:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 821.867 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 821.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_108_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 821.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 821.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.238 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.52 seconds. CPU system time: 1.12 seconds. Elapsed time: 10.95 seconds; current allocated memory: 754.859 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:40:38)
INFO: [HLS 214-131] Inlining function 'StateBuffer::rollback(int, ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:33:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_115_2' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:115:31)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 82-bits (cpp/StateBuffer.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.88 seconds; current allocated memory: 756.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 764.945 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 776.684 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_1' (cpp/StateBuffer.hpp:86) in function 'state_buffer_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_108_1' (cpp/StateBuffer.hpp:108) in function 'state_buffer_kernel' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_115_2' (cpp/StateBuffer.hpp:112) in function 'state_buffer_kernel' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 809.578 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_108_1' (cpp/StateBuffer.hpp:108:36) in function 'state_buffer_kernel' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.state.lvt.V' (cpp/StateBuffer.hpp:53:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads' (cpp/StateBuffer.hpp:56:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:57:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes' (cpp/StateBuffer.hpp:59:30)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:89:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads' (cpp/StateBuffer.hpp:97:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes' (cpp/StateBuffer.hpp:98:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads' (cpp/StateBuffer.hpp:127:45)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:129:47)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:132:46)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes' (cpp/StateBuffer.hpp:144:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 819.121 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 819.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 819.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_108_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 819.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 819.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 819.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.238 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.53 seconds. CPU system time: 1.12 seconds. Elapsed time: 11.24 seconds; current allocated memory: 754.859 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:40:38)
INFO: [HLS 214-131] Inlining function 'StateBuffer::rollback(int, ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:33:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_115_2' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:115:31)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 82-bits (cpp/StateBuffer.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.2 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.92 seconds; current allocated memory: 756.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 765.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 778.074 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_1' (cpp/StateBuffer.hpp:86) in function 'state_buffer_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_108_1' (cpp/StateBuffer.hpp:108) in function 'state_buffer_kernel' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_115_2' (cpp/StateBuffer.hpp:112) in function 'state_buffer_kernel' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 810.789 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_108_1' (cpp/StateBuffer.hpp:108:36) in function 'state_buffer_kernel' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.state.lvt.V' (cpp/StateBuffer.hpp:53:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:56:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:57:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:89:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:97:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:127:45)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:129:47)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:132:46)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 821.578 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 821.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_108_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'state_buffer_kernel/input_r' to 'ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.238 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.64 seconds. CPU system time: 1.18 seconds. Elapsed time: 11.14 seconds; current allocated memory: 754.844 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:44:34)
INFO: [HLS 214-131] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:36:34)
INFO: [HLS 214-131] Inlining function 'StateBuffer::rollback(int, ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:40:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_130_2' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:130:31)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 82-bits (cpp/StateBuffer.cpp:26:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.25 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.99 seconds; current allocated memory: 756.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 765.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 778.074 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (cpp/StateBuffer.hpp:95) in function 'state_buffer_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_122_1' (cpp/StateBuffer.hpp:122) in function 'state_buffer_kernel' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_130_2' (cpp/StateBuffer.hpp:127) in function 'state_buffer_kernel' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 810.797 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_122_1' (cpp/StateBuffer.hpp:122:36) in function 'state_buffer_kernel' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.state.lvt.V' (cpp/StateBuffer.hpp:60:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:63:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:64:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:99:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:108:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:148:45)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:152:47)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:155:46)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.566 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 821.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 821.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_122_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 821.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel_Pipeline_VITIS_LOOP_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_kernel_Pipeline_VITIS_LOOP_95_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 821.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'state_buffer_kernel/input_r' to 'ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.238 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.68 seconds. CPU system time: 1.09 seconds. Elapsed time: 11.11 seconds; current allocated memory: 754.844 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:44:34)
INFO: [HLS 214-131] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:36:34)
INFO: [HLS 214-131] Inlining function 'StateBuffer::rollback(int, ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:40:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_132_2' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:132:31)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 82-bits (cpp/StateBuffer.cpp:26:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.02 seconds; current allocated memory: 756.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 765.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 778.078 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_1' (cpp/StateBuffer.hpp:97) in function 'state_buffer_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_124_1' (cpp/StateBuffer.hpp:124) in function 'state_buffer_kernel' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_132_2' (cpp/StateBuffer.hpp:129) in function 'state_buffer_kernel' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 810.922 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_124_1' (cpp/StateBuffer.hpp:124:36) in function 'state_buffer_kernel' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.state.lvt.V' (cpp/StateBuffer.hpp:62:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:65:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:66:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:101:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:110:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:150:45)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:154:47)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:157:46)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.574 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_97_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_97_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 821.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_124_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 821.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel_Pipeline_VITIS_LOOP_97_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_kernel_Pipeline_VITIS_LOOP_97_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 821.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'state_buffer_kernel/input_r' to 'ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.238 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.83 seconds. CPU system time: 1.06 seconds. Elapsed time: 11.23 seconds; current allocated memory: 755.031 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:44:34)
INFO: [HLS 214-131] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:36:34)
INFO: [HLS 214-131] Inlining function 'StateBuffer::rollback(int, ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:40:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_2' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:128:31)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 82-bits (cpp/StateBuffer.cpp:26:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.33 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.01 seconds; current allocated memory: 756.215 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 756.215 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 765.672 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 777.707 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_1' (cpp/StateBuffer.hpp:93) in function 'state_buffer_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_120_1' (cpp/StateBuffer.hpp:120) in function 'state_buffer_kernel' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_128_2' (cpp/StateBuffer.hpp:125) in function 'state_buffer_kernel' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 811.035 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_120_1' (cpp/StateBuffer.hpp:120:36) in function 'state_buffer_kernel' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.state.lvt.V' (cpp/StateBuffer.hpp:58:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:61:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:62:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:97:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:106:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:146:45)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:150:47)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:153:46)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 821.824 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_93_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 821.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_120_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 821.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 821.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel_Pipeline_VITIS_LOOP_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_kernel_Pipeline_VITIS_LOOP_93_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 821.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'state_buffer_kernel/input_r' to 'ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.238 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.77 seconds. CPU system time: 1.08 seconds. Elapsed time: 11.17 seconds; current allocated memory: 755.031 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:44:34)
INFO: [HLS 214-131] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:36:34)
INFO: [HLS 214-131] Inlining function 'StateBuffer::rollback(int, ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:40:34)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 82-bits (cpp/StateBuffer.cpp:26:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.91 seconds; current allocated memory: 756.199 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.199 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 765.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 777.695 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_1' (cpp/StateBuffer.hpp:93) in function 'state_buffer_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_127_2' (cpp/StateBuffer.hpp:129) in function 'state_buffer_kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 810.816 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_120_1' (cpp/StateBuffer.hpp:120:36) in function 'state_buffer_kernel' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.state.lvt.V' (cpp/StateBuffer.hpp:58:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:61:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:62:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:97:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:106:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:145:45)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:149:47)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:152:46)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 829.766 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_127_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_127_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_kernel_Pipeline_VITIS_LOOP_127_2' (loop 'VITIS_LOOP_127_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('g_state_buffer_buffer_next_V_addr_write_ln152', cpp/StateBuffer.hpp:152) of variable 'g_state_buffer_free_list_head_V_load', cpp/StateBuffer.hpp:152 on array 'g_state_buffer_buffer_next_V' and 'load' operation ('next') on array 'g_state_buffer_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_127_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 829.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 829.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_93_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 829.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 829.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 829.766 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.238 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.82 seconds. CPU system time: 1.2 seconds. Elapsed time: 11.31 seconds; current allocated memory: 755.031 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:44:34)
INFO: [HLS 214-131] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:36:34)
INFO: [HLS 214-131] Inlining function 'StateBuffer::rollback(int, ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:40:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_2' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:128:20)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 82-bits (cpp/StateBuffer.cpp:26:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.02 seconds; current allocated memory: 756.215 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.215 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 765.672 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 777.711 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_1' (cpp/StateBuffer.hpp:93) in function 'state_buffer_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_120_1' (cpp/StateBuffer.hpp:120) in function 'state_buffer_kernel' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_128_2' (cpp/StateBuffer.hpp:124) in function 'state_buffer_kernel' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 810.914 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_120_1' (cpp/StateBuffer.hpp:120:36) in function 'state_buffer_kernel' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.state.lvt.V' (cpp/StateBuffer.hpp:58:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:61:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:62:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:97:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:106:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:146:45)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:150:47)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:153:46)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 821.824 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_93_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 821.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 821.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_120_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 821.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 821.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel_Pipeline_VITIS_LOOP_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_kernel_Pipeline_VITIS_LOOP_93_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 821.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'state_buffer_kernel/input_r' to 'ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.242 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.66 seconds. CPU system time: 1.18 seconds. Elapsed time: 11.15 seconds; current allocated memory: 754.863 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'StateBuffer::get_gvt() const' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:64:57)
INFO: [HLS 214-131] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:62:36)
INFO: [HLS 214-131] Inlining function 'StateBuffer::push(LPState)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:41:36)
INFO: [HLS 214-131] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:45:51)
INFO: [HLS 214-131] Inlining function 'StateBuffer::pop(ap_int<16>, LPState&)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:54:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_2' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:140:20)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 82-bits (cpp/StateBuffer.cpp:26:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.45 seconds. Elapsed time: 4.06 seconds; current allocated memory: 756.230 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.230 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 765.895 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 778.449 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_132_1' (cpp/StateBuffer.hpp:132) in function 'state_buffer_kernel' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_140_2' (cpp/StateBuffer.hpp:134) in function 'state_buffer_kernel' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 813.566 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_132_1' (cpp/StateBuffer.hpp:132:44) in function 'state_buffer_kernel' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.hpp:60:32)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:64:31)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:65:31)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:86:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:88:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:158:45)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:162:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:165:46)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 815.102 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_132_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 815.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 815.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'state_buffer_kernel/input_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'state_buffer_kernel/success' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'state_buffer_kernel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_list_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 815.102 MB.
INFO: [RTMG 210-278] Implementing memory 'state_buffer_kernel_state_buffer_buffer_next_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with reset.
INFO: [RTMG 210-279] Implementing memory 'state_buffer_kernel_state_buffer_buffer_next_V_RAM_AUTO_1R1W_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'state_buffer_kernel_state_buffer_buffer_state_lp_id_V_RAM_AUTO_0R0W_ram (RAM)' using auto RAMs with reset.
INFO: [RTMG 210-278] Implementing memory 'state_buffer_kernel_state_buffer_buffer_state_lvt_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with reset.
INFO: [RTMG 210-278] Implementing memory 'state_buffer_kernel_state_buffer_buffer_state_rng_state_V_RAM_AUTO_0R0W_ram (RAM)' using auto RAMs with reset.
INFO: [RTMG 210-278] Implementing memory 'state_buffer_kernel_state_buffer_lp_heads_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with reset.
INFO: [RTMG 210-278] Implementing memory 'state_buffer_kernel_state_buffer_lp_sizes_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with reset.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.297 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/LinkedList.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.37 seconds. CPU system time: 1.13 seconds. Elapsed time: 10.85 seconds; current allocated memory: 754.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::push(LPState const&)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::pop(ap_int<16>, LPState&)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::commit(ap_int<32>)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::get_gvt() const' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result' with compact=bit mode in 80-bits (cpp/LinkedList.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.03 seconds; current allocated memory: 755.801 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 755.801 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 765.613 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 778.070 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' in function 'multi_linked_list_kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 810.996 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_85_1' (cpp/LinkedList.hpp:85:43) in function 'multi_linked_list_kernel' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.state.lp_id.V' (cpp/LinkedList.hpp:57:31)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:58:30)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:59:31)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:71:25)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:73:28)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:100:45)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:102:46)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:105:45)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 822.703 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multi_linked_list_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_90_2' (loop 'VITIS_LOOP_90_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('list_nodes_next_V_addr_write_ln105', cpp/LinkedList.hpp:105) of variable 'list_free_head_V_load', cpp/LinkedList.hpp:105 on array 'list_nodes_next_V' and 'load' operation ('current.V', cpp/LinkedList.hpp:110) on array 'list_nodes_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 822.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 822.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_linked_list_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 822.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 822.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 822.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_linked_list_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 754.297 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/LinkedList.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.59 seconds. CPU system time: 1.11 seconds. Elapsed time: 11.01 seconds; current allocated memory: 754.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::push(LPState const&)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::pop(ap_int<16>, LPState&)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::commit(ap_int<32>)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::get_gvt() const' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result' with compact=bit mode in 80-bits (cpp/LinkedList.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.39 seconds. Elapsed time: 3.97 seconds; current allocated memory: 755.801 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 755.801 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 765.609 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 778.062 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' in function 'multi_linked_list_kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 810.875 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_85_1' (cpp/LinkedList.hpp:85:43) in function 'multi_linked_list_kernel' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.state.lp_id.V' (cpp/LinkedList.hpp:57:31)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:58:30)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:59:31)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:71:25)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:73:28)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:100:45)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:102:46)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:105:45)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 822.680 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multi_linked_list_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_90_2' (loop 'VITIS_LOOP_90_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('list_nodes_next_V_addr_write_ln105', cpp/LinkedList.hpp:105) of variable 'list_free_head_V_load', cpp/LinkedList.hpp:105 on array 'list_nodes_next_V' and 'load' operation ('current.V', cpp/LinkedList.hpp:110) on array 'list_nodes_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 822.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 822.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_linked_list_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 822.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 822.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 822.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_linked_list_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.297 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/LinkedList.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.45 seconds. CPU system time: 1.13 seconds. Elapsed time: 10.92 seconds; current allocated memory: 754.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::push(LPState const&)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::pop(ap_int<16>, LPState&)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::commit(ap_int<32>)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::get_gvt() const' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result' with compact=bit mode in 80-bits (cpp/LinkedList.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.27 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.99 seconds; current allocated memory: 755.801 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 755.801 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 765.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 778.062 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_2' in function 'multi_linked_list_kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 811.078 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_103_2'in function 'multi_linked_list_kernel' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_97_1' (cpp/LinkedList.hpp:97:43) in function 'multi_linked_list_kernel' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.state.lp_id.V' (cpp/LinkedList.hpp:66:31)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:67:30)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:68:31)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:82:25)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:84:28)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:126:46)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:129:45)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 822.691 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multi_linked_list_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_103_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_2'.
WARNING: [HLS 200-880] The II Violation in module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_103_2' (loop 'VITIS_LOOP_103_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('list_lp_sizes_V_addr_write_ln887') of variable 'add_ln887' on array 'list_lp_sizes_V' and 'load' operation ('list_lp_sizes_V_load') on array 'list_lp_sizes_V'.
WARNING: [HLS 200-880] The II Violation in module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_103_2' (loop 'VITIS_LOOP_103_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('list_nodes_next_V_addr_write_ln129', cpp/LinkedList.hpp:129) of variable 'list_free_head_V_load', cpp/LinkedList.hpp:129 on array 'list_nodes_next_V' and 'load' operation ('current.V', cpp/LinkedList.hpp:141) on array 'list_nodes_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_103_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 822.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 822.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_linked_list_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 822.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 822.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_103_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_103_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 822.691 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.207 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/LinkedList.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.6 seconds. CPU system time: 1.18 seconds. Elapsed time: 11.09 seconds; current allocated memory: 760.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::push(LPState const&)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::pop(ap_int<16>, LPState&)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::commit(ap_int<32>)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::get_gvt() const' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::rollback(ap_int<16>, ap_int<32>)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result' with compact=bit mode in 80-bits (cpp/LinkedList.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.29 seconds. CPU system time: 0.43 seconds. Elapsed time: 4 seconds; current allocated memory: 761.828 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.828 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 771.652 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 784.090 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_2' in function 'multi_linked_list_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_156_1' in function 'multi_linked_list_kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 817.652 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_103_2'in function 'multi_linked_list_kernel' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_97_1' (cpp/LinkedList.hpp:97:43) in function 'multi_linked_list_kernel' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.state.lp_id.V' (cpp/LinkedList.hpp:66:31)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:67:30)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:68:31)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:82:25)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:84:28)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:126:46)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:129:45)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:163:33)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:170:33)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 836.820 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multi_linked_list_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_103_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_2'.
WARNING: [HLS 200-880] The II Violation in module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_103_2' (loop 'VITIS_LOOP_103_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('list_lp_sizes_V_addr_write_ln887') of variable 'add_ln887' on array 'list_lp_sizes_V' and 'load' operation ('list_lp_sizes_V_load') on array 'list_lp_sizes_V'.
WARNING: [HLS 200-880] The II Violation in module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_103_2' (loop 'VITIS_LOOP_103_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('list_nodes_next_V_addr_write_ln129', cpp/LinkedList.hpp:129) of variable 'list_free_head_V_load', cpp/LinkedList.hpp:129 on array 'list_nodes_next_V' and 'load' operation ('current.V', cpp/LinkedList.hpp:141) on array 'list_nodes_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_103_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 836.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 836.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_156_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_156_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_156_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 836.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.254 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.03 seconds. CPU system time: 1.16 seconds. Elapsed time: 11.54 seconds; current allocated memory: 754.762 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/StateBuffer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::pop(ap_int<16>, LPState&)' into 'state_buffer_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/StateBuffer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/StateBuffer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::get_gvt() const' into 'state_buffer_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/StateBuffer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(ap_int<16>, ap_int<32>)' into 'state_buffer_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/StateBuffer.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result' with compact=bit mode in 80-bits (cpp/StateBuffer.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.46 seconds. Elapsed time: 4.18 seconds; current allocated memory: 755.855 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 755.855 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 765.582 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 778.020 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_2' in function 'state_buffer_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_154_1' in function 'state_buffer_kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 811.074 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_101_2'in function 'state_buffer_kernel' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_95_1' (cpp/StateBuffer.hpp:95:43) in function 'state_buffer_kernel' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.state.lp_id.V' (cpp/StateBuffer.hpp:64:31)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/StateBuffer.hpp:65:30)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/StateBuffer.hpp:66:31)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/StateBuffer.hpp:80:25)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/StateBuffer.hpp:82:28)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/StateBuffer.hpp:120:45)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/StateBuffer.hpp:124:46)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/StateBuffer.hpp:127:45)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/StateBuffer.hpp:161:33)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/StateBuffer.hpp:168:33)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 830.754 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_101_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_2'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_kernel_Pipeline_VITIS_LOOP_101_2' (loop 'VITIS_LOOP_101_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('list_lp_sizes_V_addr_write_ln887') of variable 'add_ln887' on array 'list_lp_sizes_V' and 'load' operation ('list_lp_sizes_V_load') on array 'list_lp_sizes_V'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_kernel_Pipeline_VITIS_LOOP_101_2' (loop 'VITIS_LOOP_101_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('list_nodes_next_V_addr_write_ln127', cpp/StateBuffer.hpp:127) of variable 'list_free_head_V_load', cpp/StateBuffer.hpp:127 on array 'list_nodes_next_V' and 'load' operation ('current.V', cpp/StateBuffer.hpp:139) on array 'list_nodes_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_101_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 830.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 830.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_154_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 830.754 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.383 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventHistory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.93 seconds. CPU system time: 1.97 seconds. Elapsed time: 26.38 seconds; current allocated memory: 755.266 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:82:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:86:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'EventHistory::rollback(ap_uint<16>, ap_int<32>, EventQueue&)' (cpp/EventHistory.hpp:136:29)
INFO: [HLS 214-178] Inlining function 'EventHistory::push(TimeWarpEvent const&)' into 'event_history_kernel(ap_uint<2>, TimeWarpEvent, TimeWarpEvent&, bool&)' (cpp/EventHistory.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventHistory::pop(ap_int<16>, TimeWarpEvent&)' into 'event_history_kernel(ap_uint<2>, TimeWarpEvent, TimeWarpEvent&, bool&)' (cpp/EventHistory.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventHistory::commit(ap_int<32>)' into 'event_history_kernel(ap_uint<2>, TimeWarpEvent, TimeWarpEvent&, bool&)' (cpp/EventHistory.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventHistory::get_gvt() const' into 'event_history_kernel(ap_uint<2>, TimeWarpEvent, TimeWarpEvent&, bool&)' (cpp/EventHistory.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result' with compact=bit mode in 129-bits (cpp/EventHistory.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.43 seconds. CPU system time: 0.57 seconds. Elapsed time: 12.35 seconds; current allocated memory: 756.516 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.516 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 766.465 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 779.141 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_1' in function 'EventHistory::rollback' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_2' in function 'event_history_kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 814.930 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_94_2'in function 'event_history_kernel' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (cpp/EventHistory.hpp:89:43) in function 'event_history_kernel' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_134_1' in function 'EventHistory::rollback' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.heap.send_time.V' (cpp/EventQueue.hpp:85:20)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.heap.send_time.V' (cpp/EventQueue.hpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.heap.send_time.V' (cpp/EventQueue.hpp:50:21)
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_heads.V' (cpp/EventHistory.hpp:139:33)
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.next.V' (cpp/EventHistory.hpp:140:38)
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.event.send_time.V' (cpp/EventHistory.hpp:58:40)
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.next.V' (cpp/EventHistory.hpp:59:39)
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_heads.V' (cpp/EventHistory.hpp:60:37)
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_heads.V' (cpp/EventHistory.hpp:74:25)
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.next.V' (cpp/EventHistory.hpp:76:29)
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_heads.V' (cpp/EventHistory.hpp:103:41)
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.next.V' (cpp/EventHistory.hpp:107:43)
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.next.V' (cpp/EventHistory.hpp:110:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 840.094 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_history_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rollback_Pipeline_VITIS_LOOP_35_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('or_cond', cpp/EventQueue.hpp:35)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_35_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.32 seconds; current allocated memory: 840.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 840.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rollback' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 840.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 841.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_history_kernel_Pipeline_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_2'.
WARNING: [HLS 200-880] The II Violation in module 'event_history_kernel_Pipeline_VITIS_LOOP_94_2' (loop 'VITIS_LOOP_94_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('history_buffer_next_V_addr_write_ln110', cpp/EventHistory.hpp:110) of variable 'history_free_head_V_load', cpp/EventHistory.hpp:110 on array 'history_buffer_next_V' and 'load' operation ('current.V', cpp/EventHistory.hpp:121) on array 'history_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'event_history_kernel_Pipeline_VITIS_LOOP_94_2' (loop 'VITIS_LOOP_94_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('history_buffer_next_V_addr_write_ln110', cpp/EventHistory.hpp:110) of variable 'history_free_head_V_load', cpp/EventHistory.hpp:110 on array 'history_buffer_next_V' and 'load' operation ('current.V', cpp/EventHistory.hpp:121) on array 'history_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_94_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 841.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 841.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_history_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 842.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 842.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rollback_Pipeline_VITIS_LOOP_35_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rollback_Pipeline_VITIS_LOOP_35_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 842.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rollback' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rollback'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 844.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_history_kernel_Pipeline_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_history_kernel_Pipeline_VITIS_LOOP_94_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 846.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_history_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'event_history_kernel/op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_history_kernel/event_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_history_kernel/result' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_history_kernel/success' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'event_history_kernel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'history_total_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'history_free_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_history_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 848.828 MB.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_rollback_event_queue_heap_send_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_rollback_event_queue_heap_sender_id_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_rollback_event_queue_heap_is_anti_message_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_history_buffer_next_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_history_buffer_event_send_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_history_buffer_event_sender_id_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_history_buffer_event_is_anti_message_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_history_lp_heads_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 855.617 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 861.555 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for event_history_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for event_history_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 307.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 20.75 seconds. CPU system time: 2.71 seconds. Elapsed time: 42.31 seconds; current allocated memory: 107.336 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.414 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventHistory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.07 seconds. CPU system time: 1.94 seconds. Elapsed time: 23.82 seconds; current allocated memory: 755.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'EventHistory::rollback(ap_uint<16>, ap_int<32>, EventQueue&)' (cpp/EventHistory.hpp:131:0)
INFO: [HLS 214-178] Inlining function 'EventHistory::push(TimeWarpEvent const&)' into 'event_history_kernel(ap_uint<2>, TimeWarpEvent, TimeWarpEvent&, bool&)' (cpp/EventHistory.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventHistory::pop(ap_int<16>, TimeWarpEvent&)' into 'event_history_kernel(ap_uint<2>, TimeWarpEvent, TimeWarpEvent&, bool&)' (cpp/EventHistory.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventHistory::commit(ap_int<32>)' into 'event_history_kernel(ap_uint<2>, TimeWarpEvent, TimeWarpEvent&, bool&)' (cpp/EventHistory.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventHistory::get_gvt() const' into 'event_history_kernel(ap_uint<2>, TimeWarpEvent, TimeWarpEvent&, bool&)' (cpp/EventHistory.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result' with compact=bit mode in 129-bits (cpp/EventHistory.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.59 seconds. CPU system time: 0.56 seconds. Elapsed time: 10.16 seconds; current allocated memory: 756.410 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.410 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 766.750 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 779.992 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_1' in function 'EventHistory::rollback' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_2' in function 'event_history_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:142:27) in function 'EventHistory::rollback'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 816.184 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_94_2'in function 'event_history_kernel' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (cpp/EventHistory.hpp:89:43) in function 'event_history_kernel' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_134_1' in function 'EventHistory::rollback' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:148:55)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:163:38)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.hpp:167:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.hpp:168:25)
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_heads.V' (cpp/EventHistory.hpp:139:33)
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.next.V' (cpp/EventHistory.hpp:140:38)
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.event.send_time.V' (cpp/EventHistory.hpp:58:40)
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.next.V' (cpp/EventHistory.hpp:59:39)
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_heads.V' (cpp/EventHistory.hpp:60:37)
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_heads.V' (cpp/EventHistory.hpp:74:25)
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.next.V' (cpp/EventHistory.hpp:76:29)
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_heads.V' (cpp/EventHistory.hpp:103:41)
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.next.V' (cpp/EventHistory.hpp:107:43)
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.next.V' (cpp/EventHistory.hpp:110:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 841.781 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_history_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rollback_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_142_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.23 seconds; current allocated memory: 842.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 842.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rollback' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 843.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 843.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_history_kernel_Pipeline_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_2'.
WARNING: [HLS 200-880] The II Violation in module 'event_history_kernel_Pipeline_VITIS_LOOP_94_2' (loop 'VITIS_LOOP_94_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('history_buffer_next_V_addr_write_ln110', cpp/EventHistory.hpp:110) of variable 'history_free_head_V_load', cpp/EventHistory.hpp:110 on array 'history_buffer_next_V' and 'load' operation ('current.V', cpp/EventHistory.hpp:121) on array 'history_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'event_history_kernel_Pipeline_VITIS_LOOP_94_2' (loop 'VITIS_LOOP_94_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('history_buffer_next_V_addr_write_ln110', cpp/EventHistory.hpp:110) of variable 'history_free_head_V_load', cpp/EventHistory.hpp:110 on array 'history_buffer_next_V' and 'load' operation ('current.V', cpp/EventHistory.hpp:121) on array 'history_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_94_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 843.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 843.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_history_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 844.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 844.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rollback_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rollback_Pipeline_VITIS_LOOP_142_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 844.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rollback' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rollback'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 848.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_history_kernel_Pipeline_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_history_kernel_Pipeline_VITIS_LOOP_94_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 850.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_history_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'event_history_kernel/op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_history_kernel/event_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_history_kernel/result' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_history_kernel/success' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'event_history_kernel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'history_total_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'history_free_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_history_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 852.602 MB.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_rollback_event_queue_buffer_event_send_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_rollback_event_queue_buffer_event_sender_id_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_rollback_event_queue_buffer_event_is_anti_message_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_rollback_event_queue_buffer_next_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_rollback_event_queue_buffer_event_recv_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_rollback_event_queue_lp_heads_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_history_buffer_next_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_history_buffer_event_send_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_history_buffer_event_recv_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_history_buffer_event_sender_id_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_history_buffer_event_is_anti_message_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_history_lp_heads_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.379 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventHistory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.48 seconds. CPU system time: 1.84 seconds. Elapsed time: 17.86 seconds; current allocated memory: 755.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:175:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.55 seconds. CPU system time: 0.54 seconds. Elapsed time: 4.36 seconds; current allocated memory: 756.746 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.746 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 767.457 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 781.070 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (cpp/EventQueue.hpp:212) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_252_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:142:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 818.273 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:148:55)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:163:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:167:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:168:25)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:185:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:196:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:217:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:237:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:256:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 862.297 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_252_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_kernel_Pipeline_VITIS_LOOP_252_1' (loop 'VITIS_LOOP_252_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('g_event_queue_buffer_is_issued_V_addr_write_ln256', cpp/EventQueue.hpp:256) of constant 0 on array 'g_event_queue_buffer_is_issued_V' and 'load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_252_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 862.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_230_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'VITIS_LOOP_230_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 863.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 863.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 863.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069_1')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_190_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 863.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_142_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 865.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 865.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 866.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 866.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_252_1' pipeline 'VITIS_LOOP_252_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_252_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 866.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 866.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 868.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 869.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_142_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 870.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.383 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventHistory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.28 seconds. CPU system time: 1.92 seconds. Elapsed time: 17.79 seconds; current allocated memory: 755.168 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:175:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.52 seconds. Elapsed time: 4.44 seconds; current allocated memory: 756.797 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.797 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 767.508 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 781.129 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (cpp/EventQueue.hpp:212) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_252_1' (cpp/EventQueue.hpp:254) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:142:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 818.445 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:148:55)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:163:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:167:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:168:25)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:185:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:196:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:217:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:237:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:257:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 862.320 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_252_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_252_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.12 seconds; current allocated memory: 862.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_230_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'VITIS_LOOP_230_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 863.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 863.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 863.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069_1')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_190_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 863.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_142_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 865.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 865.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 866.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 866.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_252_1' pipeline 'VITIS_LOOP_252_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_252_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 866.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 866.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 868.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 869.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.379 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventHistory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.34 seconds. CPU system time: 1.99 seconds. Elapsed time: 22.95 seconds; current allocated memory: 755.164 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:175:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.5 seconds. CPU system time: 0.52 seconds. Elapsed time: 9.76 seconds; current allocated memory: 756.793 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 756.793 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 767.504 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 781.125 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (cpp/EventQueue.hpp:212) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_250_1' (cpp/EventQueue.hpp:252) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:142:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 818.305 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:148:55)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:163:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:167:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:168:25)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:185:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:196:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:217:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:235:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:255:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 862.301 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_250_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_250_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.16 seconds; current allocated memory: 862.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_230_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_230_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 863.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 863.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 863.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 863.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069_1')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_190_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 863.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_142_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 865.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 865.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 866.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 866.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1' pipeline 'VITIS_LOOP_250_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 866.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 866.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 867.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 868.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.414 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventHistory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.17 seconds. CPU system time: 1.94 seconds. Elapsed time: 17.6 seconds; current allocated memory: 755.195 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:175:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.26 seconds; current allocated memory: 756.809 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.809 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 767.527 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 781.152 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (cpp/EventQueue.hpp:212) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_250_1' (cpp/EventQueue.hpp:252) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:142:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 818.328 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:148:55)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:163:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:167:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:168:25)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:185:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:196:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:217:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:235:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:255:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 862.355 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_250_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_250_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.13 seconds; current allocated memory: 862.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_230_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_230_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 863.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 863.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 863.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069_1')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_190_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 863.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_142_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 865.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 865.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 866.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 866.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1' pipeline 'VITIS_LOOP_250_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 866.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 866.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 868.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 868.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.414 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventHistory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.16 seconds. CPU system time: 1.95 seconds. Elapsed time: 24.86 seconds; current allocated memory: 755.195 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:175:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::operator!=(TimeWarpEvent const&) const' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.74 seconds. CPU system time: 0.57 seconds. Elapsed time: 11.9 seconds; current allocated memory: 756.875 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.875 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 767.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 781.242 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (cpp/EventQueue.hpp:212) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_250_1' (cpp/EventQueue.hpp:252) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:142:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 818.457 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:148:55)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:163:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:167:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:168:25)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:185:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:196:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:217:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:235:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:255:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 862.480 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_250_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_250_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.19 seconds; current allocated memory: 862.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_230_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_230_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 863.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 863.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 863.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069_1')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_190_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 863.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 864.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_142_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 865.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 865.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 866.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 866.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1' pipeline 'VITIS_LOOP_250_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 866.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 867.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 868.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.383 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventHistory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.19 seconds. CPU system time: 1.87 seconds. Elapsed time: 17.54 seconds; current allocated memory: 755.168 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:175:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::operator!=(TimeWarpEvent const&) const' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.52 seconds. Elapsed time: 4.44 seconds; current allocated memory: 756.848 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.848 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 767.582 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 781.199 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_1' (cpp/EventQueue.hpp:213) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_233_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_253_1' (cpp/EventQueue.hpp:255) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:142:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 818.488 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:148:55)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:163:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:167:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:168:25)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:185:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:196:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:218:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:238:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:258:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 862.418 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_253_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_253_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_253_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 862.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_233_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_233_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_233_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 863.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 863.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_213_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 863.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069_1')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_190_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 863.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 864.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_142_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 865.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 865.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 866.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 866.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_253_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_253_1' pipeline 'VITIS_LOOP_253_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_253_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 866.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_233_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_233_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 867.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_213_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 868.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.383 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventHistory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.05 seconds. CPU system time: 1.9 seconds. Elapsed time: 17.55 seconds; current allocated memory: 755.168 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:175:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::issue(TimeWarpEvent&)' (cpp/EventQueue.hpp:208:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::operator!=(TimeWarpEvent const&) const' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.76 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.57 seconds; current allocated memory: 756.895 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.895 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 767.633 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 781.258 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_1' (cpp/EventQueue.hpp:215) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_235_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_255_1' (cpp/EventQueue.hpp:257) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:142:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 818.535 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:148:55)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:163:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:167:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:168:25)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:185:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:196:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:220:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:240:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:260:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 862.508 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_255_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_255_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.32 seconds; current allocated memory: 862.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 863.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_235_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 863.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 863.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_215_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 863.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 863.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069_1')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_190_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 864.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 864.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_142_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 865.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 865.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 866.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 866.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_255_1' pipeline 'VITIS_LOOP_255_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_255_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 866.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_235_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 867.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_215_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 868.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 754.418 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventHistory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.38 seconds. CPU system time: 1.93 seconds. Elapsed time: 23.15 seconds; current allocated memory: 755.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_1' (cpp/EventQueue.hpp:275:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:272:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:203:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.8 seconds. CPU system time: 0.55 seconds. Elapsed time: 10.92 seconds; current allocated memory: 757.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 757.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 767.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 784.039 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_175_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (cpp/EventQueue.hpp:210) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_243_1' (cpp/EventQueue.hpp:243) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_262_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_304_1' (cpp/EventQueue.hpp:306) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:210:44) to (cpp/EventQueue.hpp:210:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:243:44) to (cpp/EventQueue.hpp:243:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 819.074 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:150:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:151:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:152:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:183:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:188:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:189:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:228:36)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:258:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:309:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:285:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 912.355 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_304_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_304_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.2 seconds; current allocated memory: 913.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 913.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 913.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 913.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 913.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 914.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 914.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 914.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 914.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 914.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 915.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 915.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_243_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_243_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 915.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 915.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_262_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_262_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_262_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 915.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 916.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 916.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 916.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_175_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 916.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 916.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 919.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 919.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' pipeline 'VITIS_LOOP_304_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 919.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_2' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 920.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_21' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 921.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_22' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 923.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_23' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 924.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 926.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' pipeline 'VITIS_LOOP_243_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 927.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_262_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_262_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 928.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 929.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 930.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/op' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/event_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/lp_id' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/time_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/result_entry' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/success' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'event_queue_kernel' to 'ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'g_event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_next_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_send_time_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_recv_time_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_data_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_sender_id_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_receiver_id_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_is_anti_message_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_is_issued_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_oldest_unissued_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_oldest_unissued_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_oldest_unissued_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_oldest_unissued_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 933.348 MB.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_next_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_event_send_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_event_recv_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_event_sender_id_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_event_is_anti_message_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_is_issued_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.2 seconds; current allocated memory: 942.004 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 754.418 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventHistory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.81 seconds. CPU system time: 1.98 seconds. Elapsed time: 23.43 seconds; current allocated memory: 755.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_1' (cpp/EventQueue.hpp:275:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:272:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:203:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.82 seconds. CPU system time: 0.58 seconds. Elapsed time: 12.83 seconds; current allocated memory: 757.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 767.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 784.043 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_175_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (cpp/EventQueue.hpp:210) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_243_1' (cpp/EventQueue.hpp:243) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_262_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_304_1' (cpp/EventQueue.hpp:306) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:210:44) to (cpp/EventQueue.hpp:210:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:243:44) to (cpp/EventQueue.hpp:243:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 819.188 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:150:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:151:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:152:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:183:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:188:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:189:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:228:36)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:258:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:309:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:285:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 912.355 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_304_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_304_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 913.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 913.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 913.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 913.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 913.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 914.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 914.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 914.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 914.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 914.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 915.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 915.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_243_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_243_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 915.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 915.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_262_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_262_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_262_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 915.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 916.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 916.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 916.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_175_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 916.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 916.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 919.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 919.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' pipeline 'VITIS_LOOP_304_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 919.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_2' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 920.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_21' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 921.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_22' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 923.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_23' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 924.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 926.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' pipeline 'VITIS_LOOP_243_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 927.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_262_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_262_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 928.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 929.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 930.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/op' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/event_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/lp_id' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/time_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/result_entry' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/success' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'event_queue_kernel' to 'ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'g_event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_next_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_send_time_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_recv_time_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_data_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_sender_id_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_receiver_id_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_is_anti_message_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_is_issued_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_oldest_unissued_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_oldest_unissued_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_oldest_unissued_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_oldest_unissued_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 933.344 MB.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_next_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_event_send_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_event_recv_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_event_sender_id_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_event_is_anti_message_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_is_issued_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.15 seconds; current allocated memory: 942.008 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.86 seconds. CPU system time: 1.25 seconds. Elapsed time: 11.45 seconds; current allocated memory: 755.086 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_1' (cpp/EventQueue.hpp:275:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:272:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:203:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.67 seconds. CPU system time: 0.54 seconds. Elapsed time: 4.49 seconds; current allocated memory: 756.625 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 756.625 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 767.410 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 783.750 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_175_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (cpp/EventQueue.hpp:210) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_243_1' (cpp/EventQueue.hpp:243) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_262_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_304_1' (cpp/EventQueue.hpp:306) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:210:44) to (cpp/EventQueue.hpp:210:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:243:44) to (cpp/EventQueue.hpp:243:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 818.266 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:150:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:151:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:152:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:183:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:188:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:189:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:228:36)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:258:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:309:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:285:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 911.422 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_304_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_304_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.14 seconds; current allocated memory: 912.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 912.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 912.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 912.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 912.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 912.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 913.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 913.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 913.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 913.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 914.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 914.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_243_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_243_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 914.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 914.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_262_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_262_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_262_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 914.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 915.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 915.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 915.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_175_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 915.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 915.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 918.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 918.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' pipeline 'VITIS_LOOP_304_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 918.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_2' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 919.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_21' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 920.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_22' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 922.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.88 seconds. CPU system time: 1.28 seconds. Elapsed time: 11.48 seconds; current allocated memory: 755.086 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_1' (cpp/EventQueue.hpp:275:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:272:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:203:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.76 seconds. CPU system time: 0.5 seconds. Elapsed time: 4.57 seconds; current allocated memory: 756.625 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.625 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 767.410 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 783.746 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_175_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (cpp/EventQueue.hpp:210) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_243_1' (cpp/EventQueue.hpp:243) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_262_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_304_1' (cpp/EventQueue.hpp:306) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:210:44) to (cpp/EventQueue.hpp:210:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:243:44) to (cpp/EventQueue.hpp:243:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 818.383 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:150:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:151:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:152:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:183:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:188:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:189:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:228:36)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:258:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:309:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:285:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 911.426 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_304_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_304_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.14 seconds; current allocated memory: 912.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 912.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 912.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 912.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 912.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 913.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 913.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 913.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 913.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 913.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 914.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 914.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_243_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_243_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 914.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 914.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_262_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_262_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_262_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 914.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 915.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 915.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 915.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_175_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 915.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 915.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 918.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 918.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' pipeline 'VITIS_LOOP_304_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 918.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_2' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 919.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_21' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 920.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_22' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 922.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.297 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.92 seconds. CPU system time: 1.25 seconds. Elapsed time: 11.54 seconds; current allocated memory: 755.031 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_1' (cpp/EventQueue.hpp:275:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:272:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:203:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.7 seconds. CPU system time: 0.5 seconds. Elapsed time: 4.53 seconds; current allocated memory: 756.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 767.836 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 783.871 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_175_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (cpp/EventQueue.hpp:210) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_243_1' (cpp/EventQueue.hpp:243) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_262_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_303_1' (cpp/EventQueue.hpp:305) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:210:44) to (cpp/EventQueue.hpp:210:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:243:44) to (cpp/EventQueue.hpp:243:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 818.996 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:150:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:151:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:152:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:183:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:188:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:189:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:228:36)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:258:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:284:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:308:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 902.613 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_303_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_303_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_303_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.13 seconds; current allocated memory: 903.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 903.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 904.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 904.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 904.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 904.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 904.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 904.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_243_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_243_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 905.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 905.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_262_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_262_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_262_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 905.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 905.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 905.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 906.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_175_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 906.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 906.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 909.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 909.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_303_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_303_1' pipeline 'VITIS_LOOP_303_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_303_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 909.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_2' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_278_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 910.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_21' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_278_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 911.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_22' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_278_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 912.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_23' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_278_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 913.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' pipeline 'VITIS_LOOP_243_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 914.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_262_2' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.9 seconds. CPU system time: 1.23 seconds. Elapsed time: 11.45 seconds; current allocated memory: 755.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_1' (cpp/EventQueue.hpp:275:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:272:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:203:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.5 seconds. Elapsed time: 4.43 seconds; current allocated memory: 756.605 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.605 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 767.816 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 783.859 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_175_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (cpp/EventQueue.hpp:210) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_243_1' (cpp/EventQueue.hpp:243) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_303_1' (cpp/EventQueue.hpp:305) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:210:44) to (cpp/EventQueue.hpp:210:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:243:44) to (cpp/EventQueue.hpp:243:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 818.824 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:150:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:151:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:152:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:183:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:188:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:189:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:228:36)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:258:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:284:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:308:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 892.918 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_303_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_303_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_303_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.19 seconds; current allocated memory: 893.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 893.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 893.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 894.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 894.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 894.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 894.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 894.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 895.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 895.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_243_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_243_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 895.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 895.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 895.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 896.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_175_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 896.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 896.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 899.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 899.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_303_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_303_1' pipeline 'VITIS_LOOP_303_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_303_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 899.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_2' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_278_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 899.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_21' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_278_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 901.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_22' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_278_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 902.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_23' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_278_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 903.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' pipeline 'VITIS_LOOP_243_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 904.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 906.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 907.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/op' to 'ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.92 seconds. CPU system time: 1.3 seconds. Elapsed time: 20.63 seconds; current allocated memory: 755.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_279_1' (cpp/EventQueue.hpp:279:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:276:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:203:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.77 seconds. CPU system time: 0.55 seconds. Elapsed time: 15.33 seconds; current allocated memory: 756.605 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.605 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 767.816 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 783.855 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_175_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (cpp/EventQueue.hpp:210) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_243_1' (cpp/EventQueue.hpp:243) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_282_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_282_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_282_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_282_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_307_1' (cpp/EventQueue.hpp:309) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:210:44) to (cpp/EventQueue.hpp:210:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:243:44) to (cpp/EventQueue.hpp:243:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 818.941 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:150:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:151:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:152:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:183:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:188:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:189:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:228:36)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:262:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:288:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:312:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 892.914 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_307_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_307_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_307_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.36 seconds; current allocated memory: 893.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 893.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_282_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_282_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 893.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 894.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_282_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_282_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 894.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 894.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_282_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_282_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 894.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 894.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_282_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_282_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 895.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 895.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_243_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_243_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 895.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 895.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 895.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 896.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_175_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 896.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 896.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 899.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 899.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_307_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_307_1' pipeline 'VITIS_LOOP_307_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_307_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 899.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_2' pipeline 'VITIS_LOOP_282_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_282_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 899.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_21' pipeline 'VITIS_LOOP_282_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_282_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 901.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_22' pipeline 'VITIS_LOOP_282_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_282_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 902.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_23' pipeline 'VITIS_LOOP_282_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_282_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 903.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' pipeline 'VITIS_LOOP_243_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 904.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 906.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 907.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.83 seconds. CPU system time: 1.29 seconds. Elapsed time: 11.46 seconds; current allocated memory: 755.086 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_285_1' (cpp/EventQueue.hpp:285:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:282:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:209:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.63 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.44 seconds; current allocated memory: 756.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 756.609 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 767.816 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 783.863 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_1' (cpp/EventQueue.hpp:216) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_249_1' (cpp/EventQueue.hpp:249) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_288_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_288_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_288_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_288_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_313_1' (cpp/EventQueue.hpp:315) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:216:44) to (cpp/EventQueue.hpp:216:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:249:44) to (cpp/EventQueue.hpp:249:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 818.824 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:156:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:157:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:158:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:189:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:194:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:195:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:234:36)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:268:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:294:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:318:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 892.930 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_313_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_313_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_313_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 893.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 893.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_288_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_288_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 893.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 894.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_288_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_288_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 894.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 894.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_288_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_288_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 894.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 894.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_288_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_288_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 895.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 895.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_249_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_249_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 895.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 895.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_216_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_216_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 895.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 896.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_181_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 896.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 896.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 899.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 899.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_313_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_313_1' pipeline 'VITIS_LOOP_313_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_313_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 899.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_2' pipeline 'VITIS_LOOP_288_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_288_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 899.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_21' pipeline 'VITIS_LOOP_288_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_288_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 901.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_22' pipeline 'VITIS_LOOP_288_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_288_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 902.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_23' pipeline 'VITIS_LOOP_288_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_288_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 903.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_249_1' pipeline 'VITIS_LOOP_249_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_249_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 904.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_216_1' pipeline 'VITIS_LOOP_216_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_216_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 906.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_181_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 907.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/op' to 'ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.08 seconds. CPU system time: 1.37 seconds. Elapsed time: 22.18 seconds; current allocated memory: 755.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_305_1' (cpp/EventQueue.hpp:305:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:302:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:209:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.77 seconds. CPU system time: 0.58 seconds. Elapsed time: 15.01 seconds; current allocated memory: 756.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.609 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 767.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 783.824 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_1' (cpp/EventQueue.hpp:216) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_257_1' (cpp/EventQueue.hpp:257) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_1' (cpp/EventQueue.hpp:335) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:216:44) to (cpp/EventQueue.hpp:216:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:257:44) to (cpp/EventQueue.hpp:257:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 819.285 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:158:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:159:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:160:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:188:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:193:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:194:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:234:36)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:280:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:314:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:338:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 893.863 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_333_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_333_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.23 seconds; current allocated memory: 894.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 894.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_308_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 894.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 895.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_308_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 895.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 895.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_308_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 895.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 895.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_308_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 895.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 896.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_257_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_257_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_257_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 896.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 896.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_216_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_216_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 896.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 896.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 897.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 897.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 900.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 900.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_333_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_333_1' pipeline 'VITIS_LOOP_333_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_333_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 900.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_2' pipeline 'VITIS_LOOP_308_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_308_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 901.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_21' pipeline 'VITIS_LOOP_308_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_308_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 902.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_22' pipeline 'VITIS_LOOP_308_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_308_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 903.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_23' pipeline 'VITIS_LOOP_308_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_308_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 904.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_257_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_257_1' pipeline 'VITIS_LOOP_257_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_257_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 906.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_216_1' pipeline 'VITIS_LOOP_216_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_216_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 907.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_180_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 908.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.13 seconds. CPU system time: 1.37 seconds. Elapsed time: 21.87 seconds; current allocated memory: 755.152 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_331_1' (cpp/EventQueue.hpp:331:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:328:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:174:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:234:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:234:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::issue(TimeWarpEvent&)' (cpp/EventQueue.hpp:275:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'debug_out' with compact=bit mode in 272-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.93 seconds. CPU system time: 0.61 seconds. Elapsed time: 14.44 seconds; current allocated memory: 756.727 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 756.727 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 788.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 837.754 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_203_1' in function 'EventQueue::enqueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'EventQueue::enqueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_241_1' (cpp/EventQueue.hpp:241) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_282_1' (cpp/EventQueue.hpp:282) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_359_1' (cpp/EventQueue.hpp:361) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:282:44) to (cpp/EventQueue.hpp:282:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:241:44) to (cpp/EventQueue.hpp:241:27) in function 'EventQueue::dequeue'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.69 seconds; current allocated memory: 907.863 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:305:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:340:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:364:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:181:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:182:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:183:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:211:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:216:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:217:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:265:36)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_359_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_282_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_282_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_241_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_Pipeline_VITIS_LOOP_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_203_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1' pipeline 'VITIS_LOOP_359_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1' pipeline 'VITIS_LOOP_282_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dequeue_Pipeline_VITIS_LOOP_241_1' pipeline 'VITIS_LOOP_241_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_241_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_Pipeline_VITIS_LOOP_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_Pipeline_VITIS_LOOP_203_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.042 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.34 seconds. CPU system time: 1.28 seconds. Elapsed time: 12 seconds; current allocated memory: 755.152 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_331_1' (cpp/EventQueue.hpp:331:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:328:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:174:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:234:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:234:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::issue(TimeWarpEvent&)' (cpp/EventQueue.hpp:275:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'debug_out' with compact=bit mode in 272-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.86 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.75 seconds; current allocated memory: 756.727 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.727 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 788.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 837.684 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_203_1' in function 'EventQueue::enqueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'EventQueue::enqueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_241_1' (cpp/EventQueue.hpp:241) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_282_1' (cpp/EventQueue.hpp:282) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_359_1' (cpp/EventQueue.hpp:361) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:282:44) to (cpp/EventQueue.hpp:282:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:241:44) to (cpp/EventQueue.hpp:241:27) in function 'EventQueue::dequeue'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 907.656 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:305:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:340:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:364:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:181:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:182:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:183:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:211:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:216:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:217:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:265:36)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_359_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_282_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_282_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_241_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_Pipeline_VITIS_LOOP_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_203_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1' pipeline 'VITIS_LOOP_359_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1' pipeline 'VITIS_LOOP_282_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dequeue_Pipeline_VITIS_LOOP_241_1' pipeline 'VITIS_LOOP_241_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_241_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_Pipeline_VITIS_LOOP_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_Pipeline_VITIS_LOOP_203_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.042 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.08 seconds. CPU system time: 1.24 seconds. Elapsed time: 11.71 seconds; current allocated memory: 755.152 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_1' (cpp/EventQueue.hpp:339:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:336:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:174:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:242:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:242:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::issue(TimeWarpEvent&)' (cpp/EventQueue.hpp:283:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'debug_out' with compact=bit mode in 272-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.77 seconds. CPU system time: 0.58 seconds. Elapsed time: 5.7 seconds; current allocated memory: 756.727 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.727 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 788.020 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 837.699 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_209_1' in function 'EventQueue::enqueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'EventQueue::enqueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_249_1' (cpp/EventQueue.hpp:249) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (cpp/EventQueue.hpp:290) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_342_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_342_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_342_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_342_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_367_1' (cpp/EventQueue.hpp:369) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:290:44) to (cpp/EventQueue.hpp:290:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:249:44) to (cpp/EventQueue.hpp:249:27) in function 'EventQueue::dequeue'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.71 seconds; current allocated memory: 907.691 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:313:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:348:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:372:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:181:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:182:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:183:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:219:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:224:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:225:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:273:36)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_367_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_367_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_367_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_342_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_342_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_342_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_342_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_249_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_249_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.022 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_Pipeline_VITIS_LOOP_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_209_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_209_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_367_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_367_1' pipeline 'VITIS_LOOP_367_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_367_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_2' pipeline 'VITIS_LOOP_342_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_342_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_21' pipeline 'VITIS_LOOP_342_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_342_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_22' pipeline 'VITIS_LOOP_342_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_342_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_23' pipeline 'VITIS_LOOP_342_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_342_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_290_1' pipeline 'VITIS_LOOP_290_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dequeue_Pipeline_VITIS_LOOP_249_1' pipeline 'VITIS_LOOP_249_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_249_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_Pipeline_VITIS_LOOP_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_Pipeline_VITIS_LOOP_209_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.042 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.02 seconds. CPU system time: 1.25 seconds. Elapsed time: 11.59 seconds; current allocated memory: 755.152 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_331_1' (cpp/EventQueue.hpp:331:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:328:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:174:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:234:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:234:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::issue(TimeWarpEvent&)' (cpp/EventQueue.hpp:275:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'debug_out' with compact=bit mode in 272-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.7 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.65 seconds; current allocated memory: 756.727 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.727 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 788.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 837.676 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_203_1' in function 'EventQueue::enqueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'EventQueue::enqueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_241_1' (cpp/EventQueue.hpp:241) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_282_1' (cpp/EventQueue.hpp:282) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_359_1' (cpp/EventQueue.hpp:361) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:282:44) to (cpp/EventQueue.hpp:282:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:241:44) to (cpp/EventQueue.hpp:241:27) in function 'EventQueue::dequeue'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 906.398 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:305:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:340:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:364:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:181:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:182:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:183:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:211:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:216:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:217:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:265:36)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_359_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_282_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_282_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_241_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_Pipeline_VITIS_LOOP_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_203_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1' pipeline 'VITIS_LOOP_359_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1' pipeline 'VITIS_LOOP_282_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dequeue_Pipeline_VITIS_LOOP_241_1' pipeline 'VITIS_LOOP_241_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_241_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_Pipeline_VITIS_LOOP_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_Pipeline_VITIS_LOOP_203_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.042 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
WARNING: [HLS 207-5558] Only for/while/do support the pipeline  pragma (cpp/EventQueue.hpp:206:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.18 seconds. CPU system time: 1.27 seconds. Elapsed time: 11.78 seconds; current allocated memory: 755.152 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_335_1' (cpp/EventQueue.hpp:335:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:332:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:177:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:238:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:238:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::issue(TimeWarpEvent&)' (cpp/EventQueue.hpp:279:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'debug_out' with compact=bit mode in 272-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.81 seconds. CPU system time: 0.57 seconds. Elapsed time: 5.74 seconds; current allocated memory: 756.848 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.848 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 788.125 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 836.316 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_207_1' in function 'EventQueue::enqueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_1' (cpp/EventQueue.hpp:135) in function 'EventQueue::enqueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_245_1' (cpp/EventQueue.hpp:245) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_1' (cpp/EventQueue.hpp:135) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_1' (cpp/EventQueue.hpp:286) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_1' (cpp/EventQueue.hpp:135) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_338_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_338_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_338_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_338_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_363_1' (cpp/EventQueue.hpp:365) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:286:44) to (cpp/EventQueue.hpp:286:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:245:44) to (cpp/EventQueue.hpp:245:27) in function 'EventQueue::dequeue'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.66 seconds; current allocated memory: 907.785 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:309:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:344:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:368:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:184:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:185:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:186:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:215:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:220:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:221:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:269:36)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_363_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_363_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_363_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_338_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_338_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_338_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_338_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_338_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_338_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_338_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_338_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_286_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_286_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_286_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_135_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_245_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_245_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_135_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.022 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_Pipeline_VITIS_LOOP_207_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_207_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_135_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_363_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_363_1' pipeline 'VITIS_LOOP_363_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_363_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_2' pipeline 'VITIS_LOOP_338_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_338_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_21' pipeline 'VITIS_LOOP_338_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_338_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_22' pipeline 'VITIS_LOOP_338_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_338_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_23' pipeline 'VITIS_LOOP_338_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_338_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_286_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_286_1' pipeline 'VITIS_LOOP_286_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_286_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_135_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dequeue_Pipeline_VITIS_LOOP_245_1' pipeline 'VITIS_LOOP_245_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_245_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_135_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_Pipeline_VITIS_LOOP_207_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_Pipeline_VITIS_LOOP_207_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_Pipeline_VITIS_LOOP_135_1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
WARNING: [HLS 207-5558] Only for/while/do support the pipeline  pragma (cpp/EventQueue.hpp:206:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.03 seconds. CPU system time: 1.25 seconds. Elapsed time: 11.62 seconds; current allocated memory: 755.152 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_1' (cpp/EventQueue.hpp:336:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:333:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:177:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:239:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:239:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::issue(TimeWarpEvent&)' (cpp/EventQueue.hpp:280:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'debug_out' with compact=bit mode in 272-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.74 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.66 seconds; current allocated memory: 756.863 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.863 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 788.145 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 837.883 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_1' (cpp/EventQueue.hpp:135) in function 'EventQueue::enqueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_246_1' (cpp/EventQueue.hpp:246) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_1' (cpp/EventQueue.hpp:135) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_287_1' (cpp/EventQueue.hpp:287) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_1' (cpp/EventQueue.hpp:135) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_339_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_339_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_339_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_339_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_364_1' (cpp/EventQueue.hpp:366) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:287:44) to (cpp/EventQueue.hpp:287:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:246:44) to (cpp/EventQueue.hpp:246:27) in function 'EventQueue::dequeue'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 907.852 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:310:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:345:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:369:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:184:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:185:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:186:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:216:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:221:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:222:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:270:36)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_364_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_364_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_364_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.009 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_339_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_339_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_339_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_339_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_339_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_339_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_339_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_339_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_287_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_287_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_287_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_135_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_246_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_246_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_246_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_135_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_135_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_364_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_364_1' pipeline 'VITIS_LOOP_364_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_364_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_2' pipeline 'VITIS_LOOP_339_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_339_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_21' pipeline 'VITIS_LOOP_339_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_339_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_22' pipeline 'VITIS_LOOP_339_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_339_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_23' pipeline 'VITIS_LOOP_339_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_339_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_287_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_287_1' pipeline 'VITIS_LOOP_287_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_287_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_135_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_246_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dequeue_Pipeline_VITIS_LOOP_246_1' pipeline 'VITIS_LOOP_246_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_246_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_135_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_Pipeline_VITIS_LOOP_135_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/op' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/event_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/lp_id' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/time_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/result_entry' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/success' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/debug_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'event_queue_kernel' to 'ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'g_event_queue_size_V' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.92 seconds. CPU system time: 1.25 seconds. Elapsed time: 12.05 seconds; current allocated memory: 755.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_302_1' (cpp/EventQueue.hpp:302:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:299:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:222:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.69 seconds. CPU system time: 0.48 seconds. Elapsed time: 4.54 seconds; current allocated memory: 756.625 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.625 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 767.840 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 783.844 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_229_1' (cpp/EventQueue.hpp:229) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_269_1' (cpp/EventQueue.hpp:269) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_305_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_305_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_305_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_305_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_1' (cpp/EventQueue.hpp:332) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:229:44) to (cpp/EventQueue.hpp:229:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:269:44) to (cpp/EventQueue.hpp:269:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 818.875 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:169:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:170:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:171:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:200:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:205:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:206:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:253:36)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:288:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:311:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:335:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 883.449 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_330_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_330_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 884.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 884.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_305_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_305_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 884.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 884.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_305_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_305_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 884.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 884.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_305_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_305_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 885.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 885.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_305_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_305_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 885.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 885.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_269_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 885.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 886.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_229_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_229_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_229_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 886.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 886.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 889.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 889.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_330_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_330_1' pipeline 'VITIS_LOOP_330_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_330_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 889.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_2' pipeline 'VITIS_LOOP_305_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_305_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 890.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_21' pipeline 'VITIS_LOOP_305_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_305_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 891.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_22' pipeline 'VITIS_LOOP_305_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_305_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 892.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_23' pipeline 'VITIS_LOOP_305_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_305_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 894.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_269_1' pipeline 'VITIS_LOOP_269_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_269_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 895.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_229_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_229_1' pipeline 'VITIS_LOOP_229_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_229_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 896.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/op' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/event_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/lp_id' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/time_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/result_entry' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/success' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'event_queue_kernel' to 'ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_oldest_unissued_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_oldest_unissued_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_oldest_unissued_V_2' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: source ./pdes_fpga_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lpcore_kernel lpcore_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.277 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'state_buffer_output_stream' (cpp/StateBuffer.cpp:205:27)
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'event_router' (cpp/EventRouter.cpp:31:18)
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'anti_message_stream' (cpp/CancellationUnit.cpp:196:33)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 56.57 seconds. CPU system time: 6.89 seconds. Elapsed time: 64.73 seconds; current allocated memory: 757.367 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:39:22)
INFO: [HLS 214-131] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(TimeWarpSimulation*, LPCore*)' (cpp/EventProcessor.cpp:14:19)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP()' into 'std::array<VirtualLP, 4ul>::array()' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueueEntry::EventQueueEntry()' (cpp/EventQueue.hpp:26:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry()' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset()' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset()' into 'StateBuffer::StateBuffer()' (cpp/StateBuffer.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'CancellationEntry::CancellationEntry()' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry()' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset()' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'std::array<VirtualLP, 4ul>::array()' into 'LPCore::LPCore()' (cpp/LPCore.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::EventQueue()' into 'LPCore::LPCore()' (cpp/LPCore.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer()' into 'LPCore::LPCore()' (cpp/LPCore.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit()' into 'LPCore::LPCore()' (cpp/LPCore.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor()' into 'LPCore::LPCore()' (cpp/LPCore.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.122.129.142.149.162.169.182.192.199.212.222.229.242.252.259.272.282.289.302)' into 'EventQueueEntry::EventQueueEntry() (.461.470.479.488.497.506.515.524.533.542.551.560.569.578.587.596.605.614.623.632.641.650.659.668.677.686)' (cpp/EventQueue.hpp:26:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.461.470.479.488.497.506.515.524.533.542.551.560.569.578.587.596.605.614.623.632.641.650.659.668.677.686)' into 'EventQueue::EventQueue() (.305)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.308.314.320.326.332.338.344.350.356.362.368.374.380.386.392.398.404.410.416.422.428.434.440.446.452.458.467.476.485.494.503.512.521.530.539.548.557.566.575.584.593.602.611.620.629.638.647.656.665.674.683)' into 'EventQueue::EventQueue() (.305)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.122.129.142.149.162.169.182.192.199.212.222.229.242.252.259.272.282.289.302)' into 'CancellationEntry::CancellationEntry() (.91)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.91)' into 'CancellationUnit::CancellationUnit(TimeWarpSimulation*)' (cpp/CancellationUnit.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.24)' into 'CancellationUnit::CancellationUnit(TimeWarpSimulation*)' (cpp/CancellationUnit.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'EventProcessor::EventProcessor(TimeWarpSimulation*, LPCore*)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<VirtualLP, 4ul>::_S_ref(VirtualLP const (&) [4], unsigned long)' into 'std::array<VirtualLP, 4ul>::operator[](unsigned long)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::EventQueue() (.305)' into 'LPCore::init(TimeWarpSimulation*, int)' (cpp/LPCore.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit(TimeWarpSimulation*)' into 'LPCore::init(TimeWarpSimulation*, int)' (cpp/LPCore.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(TimeWarpSimulation*, LPCore*)' into 'LPCore::init(TimeWarpSimulation*, int)' (cpp/LPCore.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'EventRouter::EventRouter(TimeWarpSimulation*)' into 'LPCore::init(TimeWarpSimulation*, int)' (cpp/LPCore.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::init(TimeWarpSimulation*, int)' (cpp/LPCore.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'std::array<VirtualLP, 4ul>::operator[](unsigned long)' into 'LPCore::init(TimeWarpSimulation*, int)' (cpp/LPCore.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore()' into 'TimeWarpSimulation::TimeWarpSimulation()' (cpp/TimeWarpSimulation.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpSimulation::TimeWarpSimulation()' into '__cxx_global_var_init.1.73' (cpp/CancellationUnit.cpp:152:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpSimulation::TimeWarpSimulation()' into 'lpcore_kernel(ap_uint<2>, hls::stream<bool, 0>&)' (cpp/LPCore.cpp:92:0)
ERROR: [HLS 214-134] in function 'LPCore::init(TimeWarpSimulation*, int)': Pointer to pointer is not supported for variable '' (cpp/LPCore.cpp:15:23)
ERROR: [HLS 214-134] in function 'LPCore::init(TimeWarpSimulation*, int)': Pointer to pointer is not supported for variable '' (cpp/LPCore.cpp:16:21)
ERROR: [HLS 214-134] in function 'LPCore::init(TimeWarpSimulation*, int)': Pointer to pointer is not supported for variable '' (cpp/LPCore.cpp:17:18)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.250 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'state_buffer_output_stream' (cpp/StateBuffer.cpp:205:27)
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'anti_message_stream' (cpp/CancellationUnit.cpp:188:33)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 51.57 seconds. CPU system time: 6.91 seconds. Elapsed time: 59.66 seconds; current allocated memory: 757.086 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_226_1' (cpp/EventQueue.cpp:226:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:223:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.cpp:146:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:380:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:380:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:380:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:380:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:380:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' argument 'result_entry': from '192' to '256' due to access pattern. (cpp/EventQueue.cpp:380:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.24 seconds. CPU system time: 0.65 seconds. Elapsed time: 6.25 seconds; current allocated memory: 758.637 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.637 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 770.594 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 785.875 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_229_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_229_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_229_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_229_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_1' (cpp/EventQueue.cpp:153) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_1' (cpp/EventQueue.cpp:198) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_261_1' (cpp/EventQueue.cpp:263) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_youngest_issued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_youngest_issued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:153:40) to (cpp/EventQueue.cpp:153:23) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:198:40) to (cpp/EventQueue.cpp:198:23) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'event_queue_kernel' (cpp/EventQueue.cpp:376)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 823.273 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:93:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:94:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.cpp:95:28)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.cpp:124:36)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.cpp:129:36)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.cpp:130:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.cpp:182:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:212:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:266:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.cpp:235:39)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 897.418 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
WARNING: [SYN 201-506] An incorrect offset '96' is defined with AXILite port 'success', and it will be replaced with a new offset '136'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_261_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_261_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_261_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.21 seconds; current allocated memory: 898.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 898.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_229_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_229_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_229_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 898.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 898.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_229_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_229_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_229_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 899.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 899.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_229_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_229_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_229_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 899.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 899.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_229_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_229_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_229_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 899.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 900.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 900.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 900.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_198_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_198_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 900.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 900.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_153_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 900.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 901.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 904.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 904.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_261_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_261_1' pipeline 'VITIS_LOOP_261_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_261_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 904.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_229_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_229_2' pipeline 'VITIS_LOOP_229_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_229_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 905.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_229_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_229_21' pipeline 'VITIS_LOOP_229_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_229_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 906.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_229_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_229_22' pipeline 'VITIS_LOOP_229_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_229_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 908.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_229_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_229_23' pipeline 'VITIS_LOOP_229_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_229_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 909.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 911.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_198_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_198_1' pipeline 'VITIS_LOOP_198_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_198_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 912.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_153_1' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.164 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'state_buffer_output_stream' (cpp/StateBuffer.cpp:205:27)
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'anti_message_stream' (cpp/CancellationUnit.cpp:188:33)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 51.17 seconds. CPU system time: 6.69 seconds. Elapsed time: 59.11 seconds; current allocated memory: 756.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.564.573.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789)' (cpp/EventQueue.hpp:26:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.564.573.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789)' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.570.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786)' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset()' into 'StateBuffer::StateBuffer()' (cpp/StateBuffer.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::EventQueue()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.63' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'cancellation_unit_kernel(ap_uint<2>, TimeWarpEvent, TimeWarpEvent&, bool&)' (cpp/CancellationUnit.cpp:147:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'cancellation_unit_kernel(ap_uint<2>, TimeWarpEvent, TimeWarpEvent&, bool&)' (cpp/CancellationUnit.cpp:147:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'cancellation_unit_kernel(ap_uint<2>, TimeWarpEvent, TimeWarpEvent&, bool&)' (cpp/CancellationUnit.cpp:147:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::get_gvt() const' into 'cancellation_unit_kernel(ap_uint<2>, TimeWarpEvent, TimeWarpEvent&, bool&)' (cpp/CancellationUnit.cpp:147:0)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'Stream', ignore it. (cpp/CancellationUnit.cpp:154:2)
INFO: [HLS 214-241] Aggregating scalar variable 'result' with compact=bit mode in 129-bits (cpp/CancellationUnit.cpp:147:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'cancellation_unit_kernel(ap_uint<2>, TimeWarpEvent, TimeWarpEvent&, bool&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 18.29 seconds. CPU system time: 1 seconds. Elapsed time: 23.98 seconds; current allocated memory: 763.664 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 763.664 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.01 seconds; current allocated memory: 843.922 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_GLOBAL__sub_I_CancellationUnit.pp.0.cpp.1' into 'cancellation_unit_kernel' (cpp/CancellationUnit.cpp:146) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.61 seconds; current allocated memory: 937.387 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/LPCore.cpp:4) in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (cpp/EventQueue.cpp:51) in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_1' in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_2' (cpp/StateBuffer.cpp:23) in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' (cpp/CancellationUnit.cpp:10) in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (cpp/CancellationUnit.cpp:27) in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-13' (cpp/EventQueue.cpp:51) in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'cancellation_unit.lp_sizes.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cancellation_unit.lp_heads.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'this.lp_heads.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'this.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'this.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'this.lp_youngest_issued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'this.prng' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'cancellation_unit.lp_sizes.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cancellation_unit.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function '_GLOBAL__sub_I_CancellationUnit.pp.0.cpp.1' into 'cancellation_unit_kernel' (cpp/CancellationUnit.cpp:146) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function '__cxx_global_var_init.1.63.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.35 seconds; current allocated memory: 1.003 GB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_kernel' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_kernel' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:106:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:109:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cancellation_unit_kernel' ...
WARNING: [SYN 201-103] Legalizing function name '__cxx_global_var_init.1.63.1_Pipeline_VITIS_LOOP_11_1' to 'p_cxx_global_var_init_1_63_1_Pipeline_VITIS_LOOP_11_1'.
WARNING: [SYN 201-103] Legalizing function name '__cxx_global_var_init.1.63.1_Pipeline_VITIS_LOOP_11_11' to 'p_cxx_global_var_init_1_63_1_Pipeline_VITIS_LOOP_11_11'.
WARNING: [SYN 201-103] Legalizing function name '__cxx_global_var_init.1.63.1' to 'p_cxx_global_var_init_1_63_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_cxx_global_var_init_1_63_1_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_cxx_global_var_init_1_63_1_Pipeline_VITIS_LOOP_11_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_cxx_global_var_init_1_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_kernel_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_kernel_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_kernel_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_kernel_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_cxx_global_var_init_1_63_1_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_cxx_global_var_init_1_63_1_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_cxx_global_var_init_1_63_1_Pipeline_VITIS_LOOP_11_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_cxx_global_var_init_1_63_1_Pipeline_VITIS_LOOP_11_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_cxx_global_var_init_1_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'g_multi_prng_num_generators' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_cxx_global_var_init_1_63_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_kernel_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_kernel_Pipeline_VITIS_LOOP_93_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_kernel_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_kernel_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_kernel_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cancellation_unit_kernel/op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cancellation_unit_kernel/event_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cancellation_unit_kernel/result' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cancellation_unit_kernel/success' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cancellation_unit_kernel/g_lpcore_stall_signal' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cancellation_unit_kernel/g_lpcore_cancellation_unit_output_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cancellation_unit_kernel' to 'ap_ctrl_hs'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.102 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'state_buffer_output_stream' (cpp/StateBuffer.cpp:205:27)
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'anti_message_stream' (cpp/CancellationUnit.cpp:188:33)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 50.06 seconds. CPU system time: 6.67 seconds. Elapsed time: 58.04 seconds; current allocated memory: 756.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.564.573.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789)' (cpp/EventQueue.hpp:26:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.564.573.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.570.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset() (.1544.1554.1564.1574.1584.1594.1604.1614.1624.1634.1644.1654.1664.1674.1684.1694.1703.1713.1723.1733.1742.1752.1762.1772.1782.1792.1802.1812.1822.1832)' into 'StateBuffer::StateBuffer() (.1541.1551.1561.1571.1581.1591.1601.1611.1621.1631.1641.1651.1661.1671.1681.1691.1700.1710.1720.1730.1739.1749.1759.1769.1779.1789.1799.1809.1819.1829)' (cpp/StateBuffer.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>) (.27)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2039.2045.2052.2059.2066.2073.2080.2087.2094.2101.2108)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1541.1551.1561.1571.1581.1591.1601.1611.1621.1631.1641.1651.1661.1671.1681.1691.1700.1710.1720.1730.1739.1749.1759.1769.1779.1789.1799.1809.1819.1829)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.63' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into 'lpcore_kernel(ap_uint<2>, hls::stream<bool, 0>&)' (cpp/LPCore.cpp:106:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'success_stream' (cpp/LPCore.cpp:106:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 25.13 seconds. CPU system time: 1.12 seconds. Elapsed time: 26.86 seconds; current allocated memory: 771.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 771.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 6.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.79 seconds; current allocated memory: 873.809 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_GLOBAL__sub_I_CancellationUnit.pp.0.cpp.1' into 'lpcore_kernel' (cpp/LPCore.cpp:105) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4.62 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.86 seconds; current allocated memory: 1.016 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'EventProcessor::EventProcessor' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/LPCore.cpp:4) in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_1' in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_2' (cpp/StateBuffer.cpp:23) in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' (cpp/CancellationUnit.cpp:10) in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (cpp/CancellationUnit.cpp:27) in function '__cxx_global_var_init.1.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' in function '__cxx_global_var_init.1.63.1' automatically.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.098 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'state_buffer_output_stream' (cpp/StateBuffer.cpp:205:27)
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'anti_message_stream' (cpp/CancellationUnit.cpp:188:33)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 49.13 seconds. CPU system time: 6.5 seconds. Elapsed time: 56.8 seconds; current allocated memory: 756.957 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.564.573.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789)' (cpp/EventQueue.hpp:26:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.564.573.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.570.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset() (.1540.1550.1560.1570.1580.1590.1600.1610.1620.1630.1640.1650.1660.1670.1680.1690.1699.1709.1719.1729.1738.1748.1758.1768.1778.1788.1798.1808.1818.1828)' into 'StateBuffer::StateBuffer() (.1537.1547.1557.1567.1577.1587.1597.1607.1617.1627.1637.1647.1657.1667.1677.1687.1696.1706.1716.1726.1735.1745.1755.1765.1775.1785.1795.1805.1815.1825)' (cpp/StateBuffer.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>) (.27)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2035.2041.2048.2055.2062.2069.2076.2083.2090.2097.2104)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1537.1547.1557.1567.1577.1587.1597.1607.1617.1627.1637.1647.1657.1667.1677.1687.1696.1706.1716.1726.1735.1745.1755.1765.1775.1785.1795.1805.1815.1825)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.63' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into 'lpcore_kernel(ap_uint<2>, hls::stream<bool, 0>&)' (cpp/LPCore.cpp:106:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'success_stream' (cpp/LPCore.cpp:106:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 28.45 seconds. CPU system time: 1.21 seconds. Elapsed time: 30.14 seconds; current allocated memory: 764.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 764.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.36 seconds; current allocated memory: 825.312 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.94 seconds; current allocated memory: 912.148 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'EventProcessor::EventProcessor' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'lpcore.event_queue.lp_youngest_issued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'lpcore.event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'lpcore.event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'lpcore.event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'lpcore.event_processor.prng' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.2.i' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.3.i' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.4.i' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp24.1.i' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'lpcore.event_queue.lp_youngest_issued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lpcore.event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lpcore.event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lpcore.event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lpcore.event_processor.prng' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.2.i' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.3.i' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.4.i' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp24.1.i' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventProcessor.cpp:14:9) to (cpp/EventProcessor.cpp:11:22) in function 'EventProcessor::EventProcessor'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.45 seconds; current allocated memory: 1.000 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.event.send_time.V' (cpp/LPCore.cpp:7:17)
INFO: [HLS 200-472] Inferring partial write operation for 'this_buffer_event_send_time' 
INFO: [HLS 200-472] Inferring partial write operation for 'this_buffer_event_sender_id' 
INFO: [HLS 200-472] Inferring partial write operation for 'this_buffer_event_is_anti_message' 
INFO: [HLS 200-472] Inferring partial write operation for 'this_buffer_next' (cpp/EventQueue.cpp:72:24)
INFO: [HLS 200-472] Inferring partial write operation for 'this_buffer_next' (cpp/EventQueue.cpp:74:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.17 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lpcore_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'EventQueue_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.07 seconds; current allocated memory: 1.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'EventQueue_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'EventQueue_Pipeline_VITIS_LOOP_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'EventQueue_Pipeline_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'EventQueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'EventProcessor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.94 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.17 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'EventQueue_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'EventQueue_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.4 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'EventQueue_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'EventQueue_Pipeline_VITIS_LOOP_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'EventQueue_Pipeline_VITIS_LOOP_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'EventQueue_Pipeline_VITIS_LOOP_70_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'EventQueue_Pipeline_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'EventQueue_Pipeline_VITIS_LOOP_76_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'EventQueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'EventQueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'EventProcessor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'g_multi_prng_num_generators' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'EventProcessor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/success_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'lpcore_kernel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_lpcore_kernel_ap_uint_2_stream_bool_0_lpcore' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lpcore_event_queue_lp_heads_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lpcore_event_queue_lp_heads_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lpcore_event_queue_lp_heads_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lpcore_event_queue_lp_heads_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lpcore_event_queue_lp_tails_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lpcore_event_queue_lp_tails_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lpcore_event_queue_lp_tails_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lpcore_event_queue_lp_tails_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lpcore_event_queue_lp_oldest_unissued_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lpcore_event_queue_lp_oldest_unissued_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lpcore_event_queue_lp_oldest_unissued_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lpcore_event_queue_lp_oldest_unissued_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lpcore_event_queue_lp_youngest_issued_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lpcore_event_queue_lp_youngest_issued_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lpcore_event_queue_lp_youngest_issued_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lpcore_event_queue_lp_youngest_issued_V_3' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'op' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'lpcore_kernel/success_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lpcore_kernel/success_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lpcore_kernel/success_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1.132 GB.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_lpcore_event_queue_buffer_event_send_time_V_RAM_AUTO_0R0W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_lpcore_event_queue_buffer_event_recv_time_V_RAM_AUTO_0R0W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_lpcore_event_queue_buffer_next_V_RAM_AUTO_0R0W_ram (RAM)' using auto RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.102 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'state_buffer_output_stream' (cpp/StateBuffer.cpp:205:27)
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'anti_message_stream' (cpp/CancellationUnit.cpp:188:33)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.94 seconds. CPU system time: 6.66 seconds. Elapsed time: 56.81 seconds; current allocated memory: 756.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_226_1' (cpp/EventQueue.cpp:226:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:223:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.564.573.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789)' (cpp/EventQueue.hpp:26:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.564.573.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.570.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset() (.1397.1415.1425.1443.1453.1471.1481.1499.1509.1527.1537.1555.1565.1583.1593.1611.1620.1638.1648.1666.1675.1693.1703.1721.1731.1749.1759.1777.1787.1805)' into 'StateBuffer::StateBuffer() (.1394.1412.1422.1440.1450.1468.1478.1496.1506.1524.1534.1552.1562.1580.1590.1608.1617.1635.1645.1663.1672.1690.1700.1718.1728.1746.1756.1774.1784.1802)' (cpp/StateBuffer.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>) (.27)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2644.2650.2659.2666.2675.2682.2691.2698.2707.2714.2723)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1394.1412.1422.1440.1450.1468.1478.1496.1506.1524.1534.1552.1562.1580.1590.1608.1617.1635.1645.1663.1672.1690.1700.1718.1728.1746.1756.1774.1784.1802)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.63' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2644.2650.2659.2666.2675.2682.2691.2698.2707.2714.2723)' into 'LPCore::LPCore(ap_uint<8>) (.1047)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1394.1412.1422.1440.1450.1468.1478.1496.1506.1524.1534.1552.1562.1580.1590.1608.1617.1635.1645.1663.1672.1690.1700.1718.1728.1746.1756.1774.1784.1802)' into 'LPCore::LPCore(ap_uint<8>) (.1047)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>) (.1047)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>) (.1047)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:280:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventQueue.cpp:428:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventQueue.cpp:428:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventQueue.cpp:428:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventQueue.cpp:428:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventQueue.cpp:428:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventQueue.cpp:428:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_Vector_impl::_Vector_impl()' into 'std::_Vector_base<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_Vector_base()' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:249:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_Vector_base()' into 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::vector() (.953)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:395:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_Vector_base()' into 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::vector()' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:395:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.914.923.932)' into 'MultiLFSR_PRNG::generate(int) (.911.920.929)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.911.920.929)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent& std::forward<TimeWarpEvent&>(std::remove_reference<TimeWarpEvent&>::type&)' into 'void __gnu_cxx::new_allocator<TimeWarpEvent>::construct<TimeWarpEvent, TimeWarpEvent&>(TimeWarpEvent*, TimeWarpEvent&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/ext/new_allocator.h:136:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent& std::forward<TimeWarpEvent&>(std::remove_reference<TimeWarpEvent&>::type&)' into 'void std::allocator_traits<std::allocator<TimeWarpEvent> >::construct<TimeWarpEvent, TimeWarpEvent&>(std::allocator<TimeWarpEvent>&, TimeWarpEvent*, TimeWarpEvent&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:475:0)
INFO: [HLS 214-178] Inlining function 'void __gnu_cxx::new_allocator<TimeWarpEvent>::construct<TimeWarpEvent, TimeWarpEvent&>(TimeWarpEvent*, TimeWarpEvent&)' into 'void std::allocator_traits<std::allocator<TimeWarpEvent> >::construct<TimeWarpEvent, TimeWarpEvent&>(std::allocator<TimeWarpEvent>&, TimeWarpEvent*, TimeWarpEvent&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:475:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >::__normal_iterator(TimeWarpEvent* const&)' into 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::end()' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:717:0)
INFO: [HLS 214-178] Inlining function 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::size() const' into 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_M_check_len(unsigned long, char const*) const' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:1641:0)
INFO: [HLS 214-178] Inlining function 'unsigned long const& std::max<unsigned long>(unsigned long const&, unsigned long const&)' into 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_M_check_len(unsigned long, char const*) const' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:1641:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >::__normal_iterator(TimeWarpEvent* const&)' into 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::begin()' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:699:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >::base() const' into '__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >::difference_type __gnu_cxx::operator-<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >(__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > > const&, __gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > > const&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_iterator.h:969:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<TimeWarpEvent>::allocate(unsigned long, void const*)' into 'std::allocator_traits<std::allocator<TimeWarpEvent> >::allocate(std::allocator<TimeWarpEvent>&, unsigned long)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:436:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<TimeWarpEvent> >::allocate(std::allocator<TimeWarpEvent>&, unsigned long)' into 'std::_Vector_base<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_M_allocate(unsigned long)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:294:0)
INFO: [HLS 214-178] Inlining function 'std::move_iterator<TimeWarpEvent*>::move_iterator(TimeWarpEvent*)' into 'std::move_iterator<TimeWarpEvent*> std::__make_move_if_noexcept_iterator<TimeWarpEvent, std::move_iterator<TimeWarpEvent*> >(TimeWarpEvent*)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_iterator.h:1219:0)
INFO: [HLS 214-178] Inlining function 'std::move_iterator<TimeWarpEvent*>::base() const' into 'bool std::operator==<TimeWarpEvent*>(std::move_iterator<TimeWarpEvent*> const&, std::move_iterator<TimeWarpEvent*> const&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_iterator.h:1123:0)
INFO: [HLS 214-178] Inlining function 'bool std::operator==<TimeWarpEvent*>(std::move_iterator<TimeWarpEvent*> const&, std::move_iterator<TimeWarpEvent*> const&)' into 'bool std::operator!=<TimeWarpEvent*>(std::move_iterator<TimeWarpEvent*> const&, std::move_iterator<TimeWarpEvent*> const&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_iterator.h:1135:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent&& std::forward<TimeWarpEvent>(std::remove_reference<TimeWarpEvent>::type&)' into 'void std::_Construct<TimeWarpEvent, TimeWarpEvent>(TimeWarpEvent*, TimeWarpEvent&&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_construct.h:75:0)
INFO: [HLS 214-178] Inlining function 'bool std::operator!=<TimeWarpEvent*>(std::move_iterator<TimeWarpEvent*> const&, std::move_iterator<TimeWarpEvent*> const&)' into 'TimeWarpEvent* std::__uninitialized_copy<false>::__uninit_copy<std::move_iterator<TimeWarpEvent*>, TimeWarpEvent*>(std::move_iterator<TimeWarpEvent*>, std::move_iterator<TimeWarpEvent*>, TimeWarpEvent*)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_uninitialized.h:78:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent* std::__addressof<TimeWarpEvent>(TimeWarpEvent&)' into 'TimeWarpEvent* std::__uninitialized_copy<false>::__uninit_copy<std::move_iterator<TimeWarpEvent*>, TimeWarpEvent*>(std::move_iterator<TimeWarpEvent*>, std::move_iterator<TimeWarpEvent*>, TimeWarpEvent*)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_uninitialized.h:78:0)
INFO: [HLS 214-178] Inlining function 'std::move_iterator<TimeWarpEvent*>::operator*() const' into 'TimeWarpEvent* std::__uninitialized_copy<false>::__uninit_copy<std::move_iterator<TimeWarpEvent*>, TimeWarpEvent*>(std::move_iterator<TimeWarpEvent*>, std::move_iterator<TimeWarpEvent*>, TimeWarpEvent*)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_uninitialized.h:78:0)
INFO: [HLS 214-178] Inlining function 'void std::_Construct<TimeWarpEvent, TimeWarpEvent>(TimeWarpEvent*, TimeWarpEvent&&)' into 'TimeWarpEvent* std::__uninitialized_copy<false>::__uninit_copy<std::move_iterator<TimeWarpEvent*>, TimeWarpEvent*>(std::move_iterator<TimeWarpEvent*>, std::move_iterator<TimeWarpEvent*>, TimeWarpEvent*)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_uninitialized.h:78:0)
INFO: [HLS 214-178] Inlining function 'std::move_iterator<TimeWarpEvent*>::operator++()' into 'TimeWarpEvent* std::__uninitialized_copy<false>::__uninit_copy<std::move_iterator<TimeWarpEvent*>, TimeWarpEvent*>(std::move_iterator<TimeWarpEvent*>, std::move_iterator<TimeWarpEvent*>, TimeWarpEvent*)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_uninitialized.h:78:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent* std::__uninitialized_copy<false>::__uninit_copy<std::move_iterator<TimeWarpEvent*>, TimeWarpEvent*>(std::move_iterator<TimeWarpEvent*>, std::move_iterator<TimeWarpEvent*>, TimeWarpEvent*)' into 'TimeWarpEvent* std::uninitialized_copy<std::move_iterator<TimeWarpEvent*>, TimeWarpEvent*>(std::move_iterator<TimeWarpEvent*>, std::move_iterator<TimeWarpEvent*>, TimeWarpEvent*)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_uninitialized.h:117:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent* std::uninitialized_copy<std::move_iterator<TimeWarpEvent*>, TimeWarpEvent*>(std::move_iterator<TimeWarpEvent*>, std::move_iterator<TimeWarpEvent*>, TimeWarpEvent*)' into 'TimeWarpEvent* std::__uninitialized_copy_a<std::move_iterator<TimeWarpEvent*>, TimeWarpEvent*, TimeWarpEvent>(std::move_iterator<TimeWarpEvent*>, std::move_iterator<TimeWarpEvent*>, TimeWarpEvent*, std::allocator<TimeWarpEvent>&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_uninitialized.h:289:0)
INFO: [HLS 214-178] Inlining function 'std::move_iterator<TimeWarpEvent*> std::__make_move_if_noexcept_iterator<TimeWarpEvent, std::move_iterator<TimeWarpEvent*> >(TimeWarpEvent*)' into 'TimeWarpEvent* std::__uninitialized_move_if_noexcept_a<TimeWarpEvent*, TimeWarpEvent*, std::allocator<TimeWarpEvent> >(TimeWarpEvent*, TimeWarpEvent*, TimeWarpEvent*, std::allocator<TimeWarpEvent>&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_uninitialized.h:309:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent* std::__uninitialized_copy_a<std::move_iterator<TimeWarpEvent*>, TimeWarpEvent*, TimeWarpEvent>(std::move_iterator<TimeWarpEvent*>, std::move_iterator<TimeWarpEvent*>, TimeWarpEvent*, std::allocator<TimeWarpEvent>&)' into 'TimeWarpEvent* std::__uninitialized_move_if_noexcept_a<TimeWarpEvent*, TimeWarpEvent*, std::allocator<TimeWarpEvent> >(TimeWarpEvent*, TimeWarpEvent*, TimeWarpEvent*, std::allocator<TimeWarpEvent>&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_uninitialized.h:309:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<TimeWarpEvent>::deallocate(TimeWarpEvent*, unsigned long)' into 'std::allocator_traits<std::allocator<TimeWarpEvent> >::deallocate(std::allocator<TimeWarpEvent>&, TimeWarpEvent*, unsigned long)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:462:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<TimeWarpEvent> >::deallocate(std::allocator<TimeWarpEvent>&, TimeWarpEvent*, unsigned long)' into 'std::_Vector_base<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_M_deallocate(TimeWarpEvent*, unsigned long)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:301:0)
INFO: [HLS 214-178] Inlining function 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_M_check_len(unsigned long, char const*) const' into 'void std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_M_realloc_insert<TimeWarpEvent&>(__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >, TimeWarpEvent&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::begin()' into 'void std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_M_realloc_insert<TimeWarpEvent&>(__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >, TimeWarpEvent&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >::difference_type __gnu_cxx::operator-<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >(__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > > const&, __gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > > const&)' into 'void std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_M_realloc_insert<TimeWarpEvent&>(__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >, TimeWarpEvent&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_M_allocate(unsigned long)' into 'void std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_M_realloc_insert<TimeWarpEvent&>(__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >, TimeWarpEvent&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent& std::forward<TimeWarpEvent&>(std::remove_reference<TimeWarpEvent&>::type&)' into 'void std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_M_realloc_insert<TimeWarpEvent&>(__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >, TimeWarpEvent&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function 'void std::allocator_traits<std::allocator<TimeWarpEvent> >::construct<TimeWarpEvent, TimeWarpEvent&>(std::allocator<TimeWarpEvent>&, TimeWarpEvent*, TimeWarpEvent&)' into 'void std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_M_realloc_insert<TimeWarpEvent&>(__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >, TimeWarpEvent&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >::base() const' into 'void std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_M_realloc_insert<TimeWarpEvent&>(__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >, TimeWarpEvent&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent* std::__uninitialized_move_if_noexcept_a<TimeWarpEvent*, TimeWarpEvent*, std::allocator<TimeWarpEvent> >(TimeWarpEvent*, TimeWarpEvent*, TimeWarpEvent*, std::allocator<TimeWarpEvent>&)' into 'void std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_M_realloc_insert<TimeWarpEvent&>(__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >, TimeWarpEvent&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_M_deallocate(TimeWarpEvent*, unsigned long)' into 'void std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_M_realloc_insert<TimeWarpEvent&>(__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >, TimeWarpEvent&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent& std::forward<TimeWarpEvent&>(std::remove_reference<TimeWarpEvent&>::type&)' into 'void std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::emplace_back<TimeWarpEvent&>(TimeWarpEvent&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/vector.tcc:99:0)
INFO: [HLS 214-178] Inlining function 'void std::allocator_traits<std::allocator<TimeWarpEvent> >::construct<TimeWarpEvent, TimeWarpEvent&>(std::allocator<TimeWarpEvent>&, TimeWarpEvent*, TimeWarpEvent&)' into 'void std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::emplace_back<TimeWarpEvent&>(TimeWarpEvent&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/vector.tcc:99:0)
INFO: [HLS 214-178] Inlining function 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::end()' into 'void std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::emplace_back<TimeWarpEvent&>(TimeWarpEvent&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/vector.tcc:99:0)
INFO: [HLS 214-178] Inlining function 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::vector()' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&)' (cpp/EventProcessor.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&)' (cpp/EventProcessor.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&)' (cpp/EventProcessor.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&)' (cpp/EventProcessor.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'void std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::emplace_back<TimeWarpEvent&>(TimeWarpEvent&)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&)' (cpp/EventProcessor.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_Vector_impl::_Vector_impl(std::allocator<TimeWarpEvent> const&)' into 'std::_Vector_base<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_Vector_base(std::allocator<TimeWarpEvent> const&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:252:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_Vector_base(std::allocator<TimeWarpEvent> const&)' into 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::vector(std::allocator<TimeWarpEvent> const&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:403:0)
INFO: [HLS 214-178] Inlining function 'std::remove_reference<TimeWarpEvent*&>::type&& std::move<TimeWarpEvent*&>(TimeWarpEvent*&)' into 'std::enable_if<__and_<std::__not_<std::__is_tuple_like<TimeWarpEvent*> >, std::is_move_constructible<TimeWarpEvent*>, std::is_move_assignable<TimeWarpEvent*> >::value, void>::type std::swap<TimeWarpEvent*>(TimeWarpEvent*&, TimeWarpEvent*&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:189:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<__and_<std::__not_<std::__is_tuple_like<TimeWarpEvent*> >, std::is_move_constructible<TimeWarpEvent*>, std::is_move_assignable<TimeWarpEvent*> >::value, void>::type std::swap<TimeWarpEvent*>(TimeWarpEvent*&, TimeWarpEvent*&)' into 'std::_Vector_base<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_Vector_impl::_M_swap_data(std::_Vector_base<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_Vector_impl&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:111:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_M_deallocate(TimeWarpEvent*, unsigned long)' into 'std::_Vector_base<TimeWarpEvent, std::allocator<TimeWarpEvent> >::~_Vector_base()' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:284:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<TimeWarpEvent, std::allocator<TimeWarpEvent> >::~_Vector_base()' into 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::~vector() (.942)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:566:0)
INFO: [HLS 214-178] Inlining function 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::vector(std::allocator<TimeWarpEvent> const&)' into 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_M_move_assign(std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >&&, std::integral_constant<bool, true>)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:1678:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_Vector_impl::_M_swap_data(std::_Vector_base<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_Vector_impl&)' into 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_M_move_assign(std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >&&, std::integral_constant<bool, true>)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:1678:0)
INFO: [HLS 214-178] Inlining function 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::~vector() (.942)' into 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_M_move_assign(std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >&&, std::integral_constant<bool, true>)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:1678:0)
INFO: [HLS 214-178] Inlining function 'std::remove_reference<std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >&>::type&& std::move<std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >&>(std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >&)' into 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::operator=(std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >&&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:597:0)
INFO: [HLS 214-178] Inlining function 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_M_move_assign(std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >&&, std::integral_constant<bool, true>)' into 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::operator=(std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >&&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:597:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<TimeWarpEvent, std::allocator<TimeWarpEvent> >::~_Vector_base()' into 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::~vector()' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:566:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >::__normal_iterator(TimeWarpEvent* const&)' into 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::begin() (.948)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:699:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >::__normal_iterator(TimeWarpEvent* const&)' into 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::end() (.945)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:717:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >::base() const' into 'bool __gnu_cxx::operator!=<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >(__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > > const&, __gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > > const&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_iterator.h:887:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::vector() (.953)' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::operator=(std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >&&)' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::~vector()' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::begin() (.948)' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::end() (.945)' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::operator!=<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >(__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > > const&, __gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > > const&)' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::~vector() (.942)' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:48:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >::operator*() const' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:48:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<TimeWarpEvent*, std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> > >::operator++()' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'cancellation_unit_top(CancellationUnit&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'cancellation_unit_top(CancellationUnit&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>*)' (cpp/EventRouter.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'LPCore::run()' into 'lpcore_kernel(ap_uint<2>, hls::stream<bool, 0>&)' (cpp/LPCore.cpp:106:0)
ERROR: [HLS 214-195] in function 'EventProcessor::process_event(TimeWarpEvent&, LPState&)': Unsupported std function std::vector<TimeWarpEvent, std::allocator<TimeWarpEvent> >::_M_realloc_insert<TimeWarpEvent&> (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/vector.tcc:109:4)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.102 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'state_buffer_output_stream' (cpp/StateBuffer.cpp:205:27)
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'anti_message_stream' (cpp/CancellationUnit.cpp:188:33)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.86 seconds. CPU system time: 6.59 seconds. Elapsed time: 56.56 seconds; current allocated memory: 756.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_226_1' (cpp/EventQueue.cpp:226:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:223:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.564.573.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789)' (cpp/EventQueue.hpp:26:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.564.573.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.570.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset() (.1398.1416.1426.1444.1454.1472.1482.1500.1510.1528.1538.1556.1566.1584.1594.1612.1621.1639.1649.1667.1676.1694.1704.1722.1732.1750.1760.1778.1788.1806)' into 'StateBuffer::StateBuffer() (.1395.1413.1423.1441.1451.1469.1479.1497.1507.1525.1535.1553.1563.1581.1591.1609.1618.1636.1646.1664.1673.1691.1701.1719.1729.1747.1757.1775.1785.1803)' (cpp/StateBuffer.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>) (.27)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2645.2651.2660.2667.2676.2683.2692.2699.2708.2715.2724)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1395.1413.1423.1441.1451.1469.1479.1497.1507.1525.1535.1553.1563.1581.1591.1609.1618.1636.1646.1664.1673.1691.1701.1719.1729.1747.1757.1775.1785.1803)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.62' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2645.2651.2660.2667.2676.2683.2692.2699.2708.2715.2724)' into 'LPCore::LPCore(ap_uint<8>) (.1048)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1395.1413.1423.1441.1451.1469.1479.1497.1507.1525.1535.1553.1563.1581.1591.1609.1618.1636.1646.1664.1673.1691.1701.1719.1729.1747.1757.1775.1785.1803)' into 'LPCore::LPCore(ap_uint<8>) (.1048)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>) (.1048)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>) (.1048)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:280:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventQueue.cpp:428:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventQueue.cpp:428:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventQueue.cpp:428:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventQueue.cpp:428:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventQueue.cpp:428:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventQueue.cpp:428:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.933.942.951)' into 'MultiLFSR_PRNG::generate(int) (.930.939.948)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.930.939.948)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'cancellation_unit_top(CancellationUnit&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'cancellation_unit_top(CancellationUnit&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>*)' (cpp/EventRouter.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'LPCore::run()' into 'lpcore_kernel(ap_uint<2>, hls::stream<bool, 0>&)' (cpp/LPCore.cpp:106:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.anti_message_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:111:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.enqueue_event_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:111:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'success_stream' (cpp/LPCore.cpp:106:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 29.43 seconds. CPU system time: 1.38 seconds. Elapsed time: 31.39 seconds; current allocated memory: 765.645 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 765.645 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.96 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.33 seconds; current allocated memory: 866.449 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.87 seconds; current allocated memory: 972.820 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_229_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_229_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_229_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_229_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_261_1' (cpp/EventQueue.cpp:263) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_1' (cpp/EventQueue.cpp:198) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'EventProcessor::EventProcessor' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_2' (cpp/StateBuffer.cpp:23) in function 'LPCore::LPCore' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' in function 'LPCore::LPCore' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (cpp/CancellationUnit.cpp:27) in function 'LPCore::LPCore' automatically.
WARNING: [HLS 200-805] An internal stream 'lpcore_kernel(ap_uint<2>, stream<bool, 0>&)lpcore.4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_kernel(ap_uint<2>, stream<bool, 0>&)lpcore.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore.rollback_info_stream' is invalid: it has no data producer
WARNING: [HLS 200-805] An internal stream 'lpcore.output_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore.event_queue_full_stream' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore.event_processor_stall_stream' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore.commit_time_stream' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore.cancellation_unit_output_stream' is invalid: it has no data producer
WARNING: [HLS 200-805]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.277 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'state_buffer_output_stream' (cpp/StateBuffer.cpp:205:27)
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 56.43 seconds. CPU system time: 7.46 seconds. Elapsed time: 65.29 seconds; current allocated memory: 757.234 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/EventQueue.hpp:26:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset() (.1462.1480.1490.1508.1518.1536.1546.1564.1574.1592.1602.1620.1630.1648.1658.1676.1685.1703.1713.1731.1740.1758.1768.1786.1796.1814.1824.1842.1852.1870)' into 'StateBuffer::StateBuffer() (.1459.1477.1487.1505.1515.1533.1543.1561.1571.1589.1599.1617.1627.1645.1655.1673.1682.1700.1710.1728.1737.1755.1765.1783.1793.1811.1821.1839.1849.1867)' (cpp/StateBuffer.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>) (.27)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2756.2764.2771.2780.2787.2796.2803.2812.2819.2828.2835)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1459.1477.1487.1505.1515.1533.1543.1561.1571.1589.1599.1617.1627.1645.1655.1673.1682.1700.1710.1728.1737.1755.1765.1783.1793.1811.1821.1839.1849.1867)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.62' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2756.2764.2771.2780.2787.2796.2803.2812.2819.2828.2835)' into 'LPCore::LPCore(ap_uint<8>) (.1073)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1459.1477.1487.1505.1515.1533.1543.1561.1571.1589.1599.1617.1627.1645.1655.1673.1682.1700.1710.1728.1737.1755.1765.1783.1793.1811.1821.1839.1849.1867)' into 'LPCore::LPCore(ap_uint<8>) (.1073)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>) (.1073)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>) (.1073)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.951.960.969)' into 'MultiLFSR_PRNG::generate(int) (.948.957.966)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.948.957.966)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'cancellation_unit_top(CancellationUnit&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'cancellation_unit_top(CancellationUnit&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'cancellation_unit_top(CancellationUnit&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>*)' (cpp/EventRouter.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'LPCore::run()' into 'lpcore_kernel(ap_uint<2>, hls::stream<bool, 0>&)' (cpp/LPCore.cpp:107:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.anti_message_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:112:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.enqueue_event_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:112:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'success_stream' (cpp/LPCore.cpp:107:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'cancellation_unit_top(CancellationUnit&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 37.53 seconds. CPU system time: 1.63 seconds. Elapsed time: 44.39 seconds; current allocated memory: 766.059 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 766.059 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 6.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.95 seconds; current allocated memory: 871.242 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.39 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.57 seconds; current allocated memory: 1001.613 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'EventProcessor::EventProcessor' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_2' (cpp/StateBuffer.cpp:23) in function 'LPCore::LPCore' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (cpp/CancellationUnit.cpp:10) in function 'LPCore::LPCore' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' in function 'LPCore::LPCore' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (cpp/CancellationUnit.cpp:27) in function 'LPCore::LPCore' automatically.
WARNING: [HLS 200-805] An internal stream 'lpcore_kernel(ap_uint<2>, stream<bool, 0>&)lpcore.4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.277 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 53.57 seconds. CPU system time: 7.44 seconds. Elapsed time: 62.2 seconds; current allocated memory: 757.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/EventQueue.hpp:26:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset() (.1469.1493.1503.1527.1537.1561.1571.1595.1605.1629.1639.1663.1673.1697.1707.1731.1740.1764.1774.1798.1807.1831.1841.1865.1875.1899.1909.1933.1943.1967)' into 'StateBuffer::StateBuffer() (.1466.1490.1500.1524.1534.1558.1568.1592.1602.1626.1636.1660.1670.1694.1704.1728.1737.1761.1771.1795.1804.1828.1838.1862.1872.1896.1906.1930.1940.1964)' (cpp/StateBuffer.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>) (.27)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2853.2861.2868.2877.2884.2893.2900.2909.2916.2925.2932)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1466.1490.1500.1524.1534.1558.1568.1592.1602.1626.1636.1660.1670.1694.1704.1728.1737.1761.1771.1795.1804.1828.1838.1862.1872.1896.1906.1930.1940.1964)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.62' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2853.2861.2868.2877.2884.2893.2900.2909.2916.2925.2932)' into 'LPCore::LPCore(ap_uint<8>) (.1080)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1466.1490.1500.1524.1534.1558.1568.1592.1602.1626.1636.1660.1670.1694.1704.1728.1737.1761.1771.1795.1804.1828.1838.1862.1872.1896.1906.1930.1940.1964)' into 'LPCore::LPCore(ap_uint<8>) (.1080)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>) (.1080)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>) (.1080)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.951.960.969)' into 'MultiLFSR_PRNG::generate(int) (.948.957.966)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.948.957.966)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'state_buffer_top(StateBuffer&, hls::stream<RollbackInfo, 0>&)' (cpp/StateBuffer.cpp:229:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'cancellation_unit_top(CancellationUnit&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'cancellation_unit_top(CancellationUnit&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'cancellation_unit_top(CancellationUnit&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>*)' (cpp/EventRouter.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'LPCore::run()' into 'lpcore_kernel(ap_uint<2>, hls::stream<bool, 0>&)' (cpp/LPCore.cpp:108:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.anti_message_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:113:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.enqueue_event_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:113:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'success_stream' (cpp/LPCore.cpp:108:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'cancellation_unit_top(CancellationUnit&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 36.74 seconds. CPU system time: 1.64 seconds. Elapsed time: 38.97 seconds; current allocated memory: 766.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 766.105 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.55 seconds; current allocated memory: 871.316 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.58 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.75 seconds; current allocated memory: 1001.434 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_130_1' in function 'state_buffer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'EventProcessor::EventProcessor' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_1' in function 'LPCore::LPCore' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_2' (cpp/StateBuffer.cpp:23) in function 'LPCore::LPCore' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' (cpp/CancellationUnit.cpp:10) in function 'LPCore::LPCore' automatically.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 755.453 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CommitControlDummy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 62.72 seconds. CPU system time: 8.42 seconds. Elapsed time: 72.55 seconds; current allocated memory: 757.656 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/EventQueue.hpp:26:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset() (.1469.1493.1503.1527.1537.1561.1571.1595.1605.1629.1639.1663.1673.1697.1707.1731.1740.1764.1774.1798.1807.1831.1841.1865.1875.1899.1909.1933.1943.1967)' into 'StateBuffer::StateBuffer() (.1466.1490.1500.1524.1534.1558.1568.1592.1602.1626.1636.1660.1670.1694.1704.1728.1737.1761.1771.1795.1804.1828.1838.1862.1872.1896.1906.1930.1940.1964)' (cpp/StateBuffer.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>) (.27)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2853.2861.2868.2877.2884.2893.2900.2909.2916.2925.2932)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1466.1490.1500.1524.1534.1558.1568.1592.1602.1626.1636.1660.1670.1694.1704.1728.1737.1761.1771.1795.1804.1828.1838.1862.1872.1896.1906.1930.1940.1964)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.64' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2853.2861.2868.2877.2884.2893.2900.2909.2916.2925.2932)' into 'LPCore::LPCore(ap_uint<8>) (.1080)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1466.1490.1500.1524.1534.1558.1568.1592.1602.1626.1636.1660.1670.1694.1704.1728.1737.1761.1771.1795.1804.1828.1838.1862.1872.1896.1906.1930.1940.1964)' into 'LPCore::LPCore(ap_uint<8>) (.1080)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>) (.1080)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>) (.1080)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.951.960.969)' into 'MultiLFSR_PRNG::generate(int) (.948.957.966)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.948.957.966)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'state_buffer_top(StateBuffer&, hls::stream<RollbackInfo, 0>&)' (cpp/StateBuffer.cpp:229:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'cancellation_unit_top(CancellationUnit&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'cancellation_unit_top(CancellationUnit&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'cancellation_unit_top(CancellationUnit&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>*)' (cpp/EventRouter.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'LPCore::run()' into 'lpcore_kernel(ap_uint<2>, hls::stream<bool, 0>&)' (cpp/LPCore.cpp:109:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.anti_message_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:114:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.enqueue_event_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:114:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'success_stream' (cpp/LPCore.cpp:109:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'cancellation_unit_top(CancellationUnit&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 30.06 seconds. CPU system time: 1.48 seconds. Elapsed time: 32.15 seconds; current allocated memory: 766.492 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 766.492 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 7.26 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.6 seconds; current allocated memory: 870.965 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.6 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.77 seconds; current allocated memory: 1001.848 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_130_1' in function 'state_buffer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'EventProcessor::EventProcessor' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_1' in function 'LPCore::LPCore' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_2' (cpp/StateBuffer.cpp:23) in function 'LPCore::LPCore' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' (cpp/CancellationUnit.cpp:10) in function 'LPCore::LPCore' automatically.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.457 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CommitControlDummy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 60.29 seconds. CPU system time: 8.19 seconds. Elapsed time: 69.86 seconds; current allocated memory: 757.660 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/EventQueue.hpp:26:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset() (.1469.1493.1503.1527.1537.1561.1571.1595.1605.1629.1639.1663.1673.1697.1707.1731.1740.1764.1774.1798.1807.1831.1841.1865.1875.1899.1909.1933.1943.1967)' into 'StateBuffer::StateBuffer() (.1466.1490.1500.1524.1534.1558.1568.1592.1602.1626.1636.1660.1670.1694.1704.1728.1737.1761.1771.1795.1804.1828.1838.1862.1872.1896.1906.1930.1940.1964)' (cpp/StateBuffer.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>) (.27)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2853.2861.2868.2877.2884.2893.2900.2909.2916.2925.2932)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1466.1490.1500.1524.1534.1558.1568.1592.1602.1626.1636.1660.1670.1694.1704.1728.1737.1761.1771.1795.1804.1828.1838.1862.1872.1896.1906.1930.1940.1964)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.64' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2853.2861.2868.2877.2884.2893.2900.2909.2916.2925.2932)' into 'LPCore::LPCore(ap_uint<8>) (.1080)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1466.1490.1500.1524.1534.1558.1568.1592.1602.1626.1636.1660.1670.1694.1704.1728.1737.1761.1771.1795.1804.1828.1838.1862.1872.1896.1906.1930.1940.1964)' into 'LPCore::LPCore(ap_uint<8>) (.1080)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>) (.1080)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>) (.1080)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.951.960.969)' into 'MultiLFSR_PRNG::generate(int) (.948.957.966)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.948.957.966)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'state_buffer_top(StateBuffer&, hls::stream<RollbackInfo, 0>&)' (cpp/StateBuffer.cpp:229:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'cancellation_unit_top(CancellationUnit&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'cancellation_unit_top(CancellationUnit&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'cancellation_unit_top(CancellationUnit&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>*)' (cpp/EventRouter.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'LPCore::run()' into 'lpcore_kernel(ap_uint<2>, hls::stream<bool, 0>&)' (cpp/LPCore.cpp:109:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.anti_message_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:114:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.enqueue_event_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:114:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'success_stream' (cpp/LPCore.cpp:109:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'cancellation_unit_top(CancellationUnit&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 36.85 seconds. CPU system time: 1.51 seconds. Elapsed time: 39.24 seconds; current allocated memory: 766.465 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 766.465 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.37 seconds; current allocated memory: 871.926 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.68 seconds; current allocated memory: 1002.414 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_130_1' in function 'state_buffer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'EventProcessor::EventProcessor' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_1' in function 'LPCore::LPCore' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_2' (cpp/StateBuffer.cpp:23) in function 'LPCore::LPCore' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' (cpp/CancellationUnit.cpp:10) in function 'LPCore::LPCore' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' in function 'LPCore::LPCore' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (cpp/CancellationUnit.cpp:27) in function 'LPCore::LPCore' automatically.
WARNING: [HLS 200-805] An internal stream 'lpcore_kernel(ap_uint<2>, stream<bool, 0>&)lpcore.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_kernel(ap_uint<2>, stream<bool, 0>&)lpcore.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.output_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_queue_full_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.commit_time_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_output_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'KPN.1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32:43), detected/extracted 8 process function(s): 
	 'event_queue_top'
	 'event_processor_top'
	 'state_buffer_top'
	 'cancellation_unit_top'
	 'event_router_top'
	 'event_router_top.1'
	 'rollback_control_top'
	 'commit_control_dummy_top'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:8:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.46 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.77 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:134:25)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:136:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_multi_prng.generators.state.V' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_heads.V' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_tails.V' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.next.V' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_heads.V' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.next.V' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.next.V' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_tails.V' (cpp/EventQueue.cpp:141:33)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_heads.V' (cpp/EventQueue.cpp:241:29)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.next.V' (cpp/EventQueue.cpp:243:39)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:248:43)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_tails.V' (cpp/EventQueue.cpp:253:33)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.cancellation_unit.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.cancellation_unit.buffer.event.send_time.V' (cpp/CancellationUnit.cpp:42:29)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 755.586 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CommitControlDummy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 62.02 seconds. CPU system time: 8.1 seconds. Elapsed time: 71.59 seconds; current allocated memory: 757.773 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/EventQueue.hpp:26:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset() (.1469.1493.1503.1527.1537.1561.1571.1595.1605.1629.1639.1663.1673.1697.1707.1731.1740.1764.1774.1798.1807.1831.1841.1865.1875.1899.1909.1933.1943.1967)' into 'StateBuffer::StateBuffer() (.1466.1490.1500.1524.1534.1558.1568.1592.1602.1626.1636.1660.1670.1694.1704.1728.1737.1761.1771.1795.1804.1828.1838.1862.1872.1896.1906.1930.1940.1964)' (cpp/StateBuffer.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>) (.27)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2853.2861.2868.2877.2884.2893.2900.2909.2916.2925.2932)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1466.1490.1500.1524.1534.1558.1568.1592.1602.1626.1636.1660.1670.1694.1704.1728.1737.1761.1771.1795.1804.1828.1838.1862.1872.1896.1906.1930.1940.1964)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.64' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2853.2861.2868.2877.2884.2893.2900.2909.2916.2925.2932)' into 'LPCore::LPCore(ap_uint<8>) (.1080)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1466.1490.1500.1524.1534.1558.1568.1592.1602.1626.1636.1660.1670.1694.1704.1728.1737.1761.1771.1795.1804.1828.1838.1862.1872.1896.1906.1930.1940.1964)' into 'LPCore::LPCore(ap_uint<8>) (.1080)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>) (.1080)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>) (.1080)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.951.960.969)' into 'MultiLFSR_PRNG::generate(int) (.948.957.966)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.948.957.966)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'event_processor_top(EventProcessor&, StateBuffer&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'state_buffer_top(StateBuffer&, hls::stream<RollbackInfo, 0>&)' (cpp/StateBuffer.cpp:229:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'cancellation_unit_top(CancellationUnit&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'cancellation_unit_top(CancellationUnit&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'cancellation_unit_top(CancellationUnit&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>*)' (cpp/EventRouter.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.anti_message_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:115:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.enqueue_event_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:115:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'success_stream' (cpp/LPCore.cpp:110:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'event_queue_top(EventQueue&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'cancellation_unit_top(CancellationUnit&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 39.05 seconds. CPU system time: 1.62 seconds. Elapsed time: 41.87 seconds; current allocated memory: 766.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 766.609 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 7.37 seconds. CPU system time: 0.08 seconds. Elapsed time: 7.74 seconds; current allocated memory: 872.363 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.58 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.77 seconds; current allocated memory: 1002.133 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_130_1' in function 'state_buffer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'EventProcessor::EventProcessor' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_1' in function 'LPCore::LPCore' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_2' (cpp/StateBuffer.cpp:23) in function 'LPCore::LPCore' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' (cpp/CancellationUnit.cpp:10) in function 'LPCore::LPCore' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' in function 'LPCore::LPCore' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (cpp/CancellationUnit.cpp:27) in function 'LPCore::LPCore' automatically.
WARNING: [HLS 200-805] An internal stream 'lpcore_kernel(ap_uint<2>, stream<bool, 0>&)lpcore.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_kernel(ap_uint<2>, stream<bool, 0>&)lpcore.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.output_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_queue_full_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.commit_time_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_output_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'KPN.1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32:43), detected/extracted 8 process function(s): 
	 'event_queue_top'
	 'event_processor_top'
	 'state_buffer_top'
	 'cancellation_unit_top'
	 'event_router_top'
	 'event_router_top.1'
	 'rollback_control_top'
	 'commit_control_dummy_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'LPCore::run' (cpp/LPCore.cpp:32:1), detected/extracted 1 process function(s): 
	 'KPN.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:8:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.35 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.87 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:134:25)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:136:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_multi_prng.generators.state.V' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_heads.V' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_tails.V' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.next.V' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_heads.V' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.next.V' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.next.V' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_tails.V' (cpp/EventQueue.cpp:141:33)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_heads.V' (cpp/EventQueue.cpp:241:29)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.buffer.next.V' (cpp/EventQueue.cpp:243:39)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:248:43)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.event_queue.lp_tails.V' (cpp/EventQueue.cpp:253:33)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.cancellation_unit.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.cancellation_unit.buffer.event.send_time.V' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'lpcore.cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:43:28)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.590 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CommitControlDummy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 64.16 seconds. CPU system time: 7.47 seconds. Elapsed time: 78.37 seconds; current allocated memory: 757.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset() (.1343.1355.1365.1377.1387.1399.1409.1421.1431.1443.1453.1465.1475.1487.1497.1509.1518.1530.1540.1552.1561.1573.1583.1595.1605.1617.1627.1639.1649.1661)' into 'StateBuffer::StateBuffer() (.1340.1352.1362.1374.1384.1396.1406.1418.1428.1440.1450.1462.1472.1484.1494.1506.1515.1527.1537.1549.1558.1570.1580.1592.1602.1614.1624.1636.1646.1658)' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>) (.27)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.1934.1942.1949.1958.1965.1974.1981.1990.1997.2006.2013)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1340.1352.1362.1374.1384.1396.1406.1418.1428.1440.1450.1462.1472.1484.1494.1506.1515.1527.1537.1549.1558.1570.1580.1592.1602.1614.1624.1636.1646.1658)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.62' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.1934.1942.1949.1958.1965.1974.1981.1990.1997.2006.2013)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1340.1352.1362.1374.1384.1396.1406.1418.1428.1440.1450.1462.1472.1484.1494.1506.1515.1527.1537.1549.1558.1570.1580.1592.1602.1614.1624.1636.1646.1658)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.980.989.998)' into 'MultiLFSR_PRNG::generate(int) (.977.986.995)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.977.986.995)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>) (.27)' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>*)' (cpp/EventRouter.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.anti_message_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:115:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.enqueue_event_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:115:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'success_stream' (cpp/LPCore.cpp:110:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 41.13 seconds. CPU system time: 1.73 seconds. Elapsed time: 48.51 seconds; current allocated memory: 766.578 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 766.578 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.02 seconds; current allocated memory: 874.297 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 975.582 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 770.438 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CommitControlDummy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 65.55 seconds. CPU system time: 7.65 seconds. Elapsed time: 75.56 seconds; current allocated memory: 772.594 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset() (.1343.1355.1365.1377.1387.1399.1409.1421.1431.1443.1453.1465.1475.1487.1497.1509.1518.1530.1540.1552.1561.1573.1583.1595.1605.1617.1627.1639.1649.1661)' into 'StateBuffer::StateBuffer() (.1340.1352.1362.1374.1384.1396.1406.1418.1428.1440.1450.1462.1472.1484.1494.1506.1515.1527.1537.1549.1558.1570.1580.1592.1602.1614.1624.1636.1646.1658)' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>) (.27)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.1934.1942.1949.1958.1965.1974.1981.1990.1997.2006.2013)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1340.1352.1362.1374.1384.1396.1406.1418.1428.1440.1450.1462.1472.1484.1494.1506.1515.1527.1537.1549.1558.1570.1580.1592.1602.1614.1624.1636.1646.1658)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.62' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.1934.1942.1949.1958.1965.1974.1981.1990.1997.2006.2013)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1340.1352.1362.1374.1384.1396.1406.1418.1428.1440.1450.1462.1472.1484.1494.1506.1515.1527.1537.1549.1558.1570.1580.1592.1602.1614.1624.1636.1646.1658)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.980.989.998)' into 'MultiLFSR_PRNG::generate(int) (.977.986.995)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.977.986.995)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>) (.27)' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>*)' (cpp/EventRouter.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.anti_message_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:115:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.enqueue_event_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:115:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'success_stream' (cpp/LPCore.cpp:110:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 38.56 seconds. CPU system time: 1.65 seconds. Elapsed time: 42.37 seconds; current allocated memory: 781.426 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 781.426 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.66 seconds; current allocated memory: 881.219 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.94 seconds; current allocated memory: 990.777 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'EventProcessor::EventProcessor' automatically.
WARNING: [HLS 200-805] An internal stream 'lpcore_kernel(ap_uint<2>, stream<bool, 0>&)lpcore.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_kernel(ap_uint<2>, stream<bool, 0>&)lpcore.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.output_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_queue_full_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.commit_time_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_output_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'KPN.1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32:43), detected/extracted 8 process function(s): 
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'
	 'event_router_top'
	 'event_router_top.1'
	 'rollback_control_top'
	 'commit_control_dummy_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'LPCore::run' (cpp/LPCore.cpp:32:1), detected/extracted 1 process function(s): 
	 'KPN.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:8:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.8 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.8 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_multi_prng.generators.state.V' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 770.438 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CommitControlDummy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 64.18 seconds. CPU system time: 7.54 seconds. Elapsed time: 74.38 seconds; current allocated memory: 772.602 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset() (.1343.1355.1365.1377.1387.1399.1409.1421.1431.1443.1453.1465.1475.1487.1497.1509.1518.1530.1540.1552.1561.1573.1583.1595.1605.1617.1627.1639.1649.1661)' into 'StateBuffer::StateBuffer() (.1340.1352.1362.1374.1384.1396.1406.1418.1428.1440.1450.1462.1472.1484.1494.1506.1515.1527.1537.1549.1558.1570.1580.1592.1602.1614.1624.1636.1646.1658)' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>) (.27)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.1934.1942.1949.1958.1965.1974.1981.1990.1997.2006.2013)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1340.1352.1362.1374.1384.1396.1406.1418.1428.1440.1450.1462.1472.1484.1494.1506.1515.1527.1537.1549.1558.1570.1580.1592.1602.1614.1624.1636.1646.1658)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.62' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.1934.1942.1949.1958.1965.1974.1981.1990.1997.2006.2013)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1340.1352.1362.1374.1384.1396.1406.1418.1428.1440.1450.1462.1472.1484.1494.1506.1515.1527.1537.1549.1558.1570.1580.1592.1602.1614.1624.1636.1646.1658)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.980.989.998)' into 'MultiLFSR_PRNG::generate(int) (.977.986.995)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.977.986.995)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>) (.27)' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>*)' (cpp/EventRouter.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'LPCore::run()' into 'lpcore_kernel(ap_uint<2>, hls::stream<bool, 0>&)' (cpp/LPCore.cpp:109:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.anti_message_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:114:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.enqueue_event_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:114:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'success_stream' (cpp/LPCore.cpp:109:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 35.75 seconds. CPU system time: 1.6 seconds. Elapsed time: 38.22 seconds; current allocated memory: 781.484 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 781.484 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.29 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.7 seconds; current allocated memory: 889.219 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 990.570 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'EventProcessor::EventProcessor' automatically.
WARNING: [HLS 200-805] An internal stream 'lpcore_kernel(ap_uint<2>, stream<bool, 0>&)lpcore.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_kernel(ap_uint<2>, stream<bool, 0>&)lpcore.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.output_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_queue_full_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.commit_time_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_output_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'KPN.1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32:43), detected/extracted 8 process function(s): 
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'
	 'event_router_top'
	 'event_router_top.1'
	 'rollback_control_top'
	 'commit_control_dummy_top'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:8:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.78 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.28 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_multi_prng.generators.state.V' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:109:35)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 770.438 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CommitControlDummy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 65.23 seconds. CPU system time: 7.61 seconds. Elapsed time: 76.54 seconds; current allocated memory: 772.602 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset() (.1343.1355.1365.1377.1387.1399.1409.1421.1431.1443.1453.1465.1475.1487.1497.1509.1518.1530.1540.1552.1561.1573.1583.1595.1605.1617.1627.1639.1649.1661)' into 'StateBuffer::StateBuffer() (.1340.1352.1362.1374.1384.1396.1406.1418.1428.1440.1450.1462.1472.1484.1494.1506.1515.1527.1537.1549.1558.1570.1580.1592.1602.1614.1624.1636.1646.1658)' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>) (.27)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.1934.1942.1949.1958.1965.1974.1981.1990.1997.2006.2013)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1340.1352.1362.1374.1384.1396.1406.1418.1428.1440.1450.1462.1472.1484.1494.1506.1515.1527.1537.1549.1558.1570.1580.1592.1602.1614.1624.1636.1646.1658)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.62' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.1934.1942.1949.1958.1965.1974.1981.1990.1997.2006.2013)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1340.1352.1362.1374.1384.1396.1406.1418.1428.1440.1450.1462.1472.1484.1494.1506.1515.1527.1537.1549.1558.1570.1580.1592.1602.1614.1624.1636.1646.1658)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.980.989.998)' into 'MultiLFSR_PRNG::generate(int) (.977.986.995)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.977.986.995)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>) (.27)' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>*)' (cpp/EventRouter.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'LPCore::run()' into 'lpcore_kernel(ap_uint<2>, hls::stream<bool, 0>&)' (cpp/LPCore.cpp:109:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.anti_message_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:114:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.enqueue_event_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:114:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'success_stream' (cpp/LPCore.cpp:109:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 40.83 seconds. CPU system time: 1.64 seconds. Elapsed time: 43.27 seconds; current allocated memory: 781.484 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 781.484 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.34 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.74 seconds; current allocated memory: 889.059 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.4 seconds; current allocated memory: 990.855 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'EventProcessor::EventProcessor' automatically.
WARNING: [HLS 200-805] An internal stream 'lpcore_kernel(ap_uint<2>, stream<bool, 0>&)lpcore.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_kernel(ap_uint<2>, stream<bool, 0>&)lpcore.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.output_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_queue_full_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.commit_time_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_output_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'KPN.1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32:43), detected/extracted 8 process function(s): 
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'
	 'event_router_top'
	 'event_router_top.1'
	 'rollback_control_top'
	 'commit_control_dummy_top'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:8:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.68 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.11 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_multi_prng.generators.state.V' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:109:35)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 770.438 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CommitControlDummy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 63.94 seconds. CPU system time: 7.71 seconds. Elapsed time: 75.21 seconds; current allocated memory: 772.602 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset() (.1343.1355.1365.1377.1387.1399.1409.1421.1431.1443.1453.1465.1475.1487.1497.1509.1518.1530.1540.1552.1561.1573.1583.1595.1605.1617.1627.1639.1649.1661)' into 'StateBuffer::StateBuffer() (.1340.1352.1362.1374.1384.1396.1406.1418.1428.1440.1450.1462.1472.1484.1494.1506.1515.1527.1537.1549.1558.1570.1580.1592.1602.1614.1624.1636.1646.1658)' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>) (.27)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.1934.1942.1949.1958.1965.1974.1981.1990.1997.2006.2013)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1340.1352.1362.1374.1384.1396.1406.1418.1428.1440.1450.1462.1472.1484.1494.1506.1515.1527.1537.1549.1558.1570.1580.1592.1602.1614.1624.1636.1646.1658)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.62' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.1934.1942.1949.1958.1965.1974.1981.1990.1997.2006.2013)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1340.1352.1362.1374.1384.1396.1406.1418.1428.1440.1450.1462.1472.1484.1494.1506.1515.1527.1537.1549.1558.1570.1580.1592.1602.1614.1624.1636.1646.1658)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.980.989.998)' into 'MultiLFSR_PRNG::generate(int) (.977.986.995)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.977.986.995)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>) (.27)' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>*)' (cpp/EventRouter.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'LPCore::run()' into 'lpcore_kernel(ap_uint<2>, hls::stream<bool, 0>&)' (cpp/LPCore.cpp:109:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.anti_message_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:114:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.enqueue_event_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:114:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'success_stream' (cpp/LPCore.cpp:109:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 39.24 seconds. CPU system time: 1.69 seconds. Elapsed time: 42.47 seconds; current allocated memory: 781.484 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 781.484 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.09 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.57 seconds; current allocated memory: 889.055 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.73 seconds; current allocated memory: 990.855 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'EventProcessor::EventProcessor' automatically.
WARNING: [HLS 200-805] An internal stream 'lpcore_kernel(ap_uint<2>, stream<bool, 0>&)lpcore.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_kernel(ap_uint<2>, stream<bool, 0>&)lpcore.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.output_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_queue_full_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.commit_time_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_output_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'KPN.1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32:43), detected/extracted 8 process function(s): 
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'
	 'event_router_top'
	 'event_router_top.1'
	 'rollback_control_top'
	 'commit_control_dummy_top'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:8:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.68 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.22 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_multi_prng.generators.state.V' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:109:35)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.590 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CommitControlDummy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 66.39 seconds. CPU system time: 7.76 seconds. Elapsed time: 78.5 seconds; current allocated memory: 757.730 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue() (.408)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset() (.1343.1355.1365.1377.1387.1399.1409.1421.1431.1443.1453.1465.1475.1487.1497.1509.1518.1530.1540.1552.1561.1573.1583.1595.1605.1617.1627.1639.1649.1661)' into 'StateBuffer::StateBuffer() (.1340.1352.1362.1374.1384.1396.1406.1418.1428.1440.1450.1462.1472.1484.1494.1506.1515.1527.1537.1549.1558.1570.1580.1592.1602.1614.1624.1636.1646.1658)' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit() (.48)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>) (.27)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.1934.1942.1949.1958.1965.1974.1981.1990.1997.2006.2013)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1340.1352.1362.1374.1384.1396.1406.1418.1428.1440.1450.1462.1472.1484.1494.1506.1515.1527.1537.1549.1558.1570.1580.1592.1602.1614.1624.1636.1646.1658)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.62' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.1934.1942.1949.1958.1965.1974.1981.1990.1997.2006.2013)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.1340.1352.1362.1374.1384.1396.1406.1418.1428.1440.1450.1462.1472.1484.1494.1506.1515.1527.1537.1549.1558.1570.1580.1592.1602.1614.1624.1636.1646.1658)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>) (.1122)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.980.989.998)' into 'MultiLFSR_PRNG::generate(int) (.977.986.995)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.977.986.995)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>) (.27)' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>*)' (cpp/EventRouter.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'LPCore::run()' into 'lpcore_kernel(ap_uint<2>, hls::stream<bool, 0>&)' (cpp/LPCore.cpp:110:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.anti_message_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:115:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13lpcore_kernel7ap_uintILi2EERN3hls6streamIbLi0EEEE6lpcore.enqueue_event_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:115:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'success_stream' (cpp/LPCore.cpp:110:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 33.83 seconds. CPU system time: 1.51 seconds. Elapsed time: 36.31 seconds; current allocated memory: 766.633 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 766.633 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.88 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.34 seconds; current allocated memory: 874.223 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.91 seconds; current allocated memory: 976.031 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'EventQueue::EventQueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'EventProcessor::EventProcessor' automatically.
WARNING: [HLS 200-805] An internal stream 'lpcore_kernel(ap_uint<2>, stream<bool, 0>&)lpcore.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_kernel(ap_uint<2>, stream<bool, 0>&)lpcore.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.output_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_queue_full_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.commit_time_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_output_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'KPN.1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32:43), detected/extracted 8 process function(s): 
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'
	 'event_router_top'
	 'event_router_top.1'
	 'rollback_control_top'
	 'commit_control_dummy_top'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:8:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.46 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.73 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_multi_prng.generators.state.V' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:109:35)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.594 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CommitControlDummy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 61.01 seconds. CPU system time: 8.07 seconds. Elapsed time: 74.86 seconds; current allocated memory: 757.734 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue() (.408.414)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue() (.408.414)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset() (.2261.2273.2283.2295.2305.2317.2327.2339.2349.2361.2371.2383.2393.2405.2415.2427.2436.2448.2458.2470.2479.2491.2501.2513.2523.2535.2545.2557.2567.2579)' into 'StateBuffer::StateBuffer() (.2258.2270.2280.2292.2302.2314.2324.2336.2346.2358.2368.2380.2390.2402.2412.2424.2433.2445.2455.2467.2476.2488.2498.2510.2520.2532.2542.2554.2564.2576)' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit() (.48.54)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit() (.48.54)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>) (.27.39)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2852.2860.2867.2876.2883.2892.2899.2908.2915.2924.2931)' into 'LPCore::LPCore(ap_uint<8>) (.2040)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.2258.2270.2280.2292.2302.2314.2324.2336.2346.2358.2368.2380.2390.2402.2412.2424.2433.2445.2455.2467.2476.2488.2498.2510.2520.2532.2542.2554.2564.2576)' into 'LPCore::LPCore(ap_uint<8>) (.2040)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48.54)' into 'LPCore::LPCore(ap_uint<8>) (.2040)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>) (.2040)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function '__cxx_global_var_init.4' into '_GLOBAL__sub_I_LPCore.pp.0.cpp' (/net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp:0:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2852.2860.2867.2876.2883.2892.2899.2908.2915.2924.2931)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.2258.2270.2280.2292.2302.2314.2324.2336.2346.2358.2368.2380.2390.2402.2412.2424.2433.2445.2455.2467.2476.2488.2498.2510.2520.2532.2542.2554.2564.2576)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48.54)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.64' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.983.992.1001)' into 'MultiLFSR_PRNG::generate(int) (.980.989.998)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.980.989.998)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>) (.27.39)' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>*)' (cpp/EventRouter.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'LPCore::run()' into 'lpcore_kernel(ap_uint<2>, hls::stream<bool, 0>&)' (cpp/LPCore.cpp:112:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL6lpcore.anti_message_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:109:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL6lpcore.enqueue_event_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:109:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'success_stream' (cpp/LPCore.cpp:112:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 31.29 seconds. CPU system time: 1.64 seconds. Elapsed time: 37.46 seconds; current allocated memory: 759.723 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 759.723 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 784.832 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 821.934 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'lpcore.state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.output_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_queue_full_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.commit_time_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_output_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'KPN.1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32:43), detected/extracted 8 process function(s): 
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'
	 'event_router_top'
	 'event_router_top.1'
	 'rollback_control_top'
	 'commit_control_dummy_top'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 864.098 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:141:33)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.590 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CommitControlDummy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 61.19 seconds. CPU system time: 8.05 seconds. Elapsed time: 70.66 seconds; current allocated memory: 757.754 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue() (.408.414)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue() (.408.414)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset() (.2261.2273.2283.2295.2305.2317.2327.2339.2349.2361.2371.2383.2393.2405.2415.2427.2436.2448.2458.2470.2479.2491.2501.2513.2523.2535.2545.2557.2567.2579)' into 'StateBuffer::StateBuffer() (.2258.2270.2280.2292.2302.2314.2324.2336.2346.2358.2368.2380.2390.2402.2412.2424.2433.2445.2455.2467.2476.2488.2498.2510.2520.2532.2542.2554.2564.2576)' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit() (.48.54)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit() (.48.54)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>) (.27.39)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2852.2860.2867.2876.2883.2892.2899.2908.2915.2924.2931)' into 'LPCore::LPCore(ap_uint<8>) (.2040)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.2258.2270.2280.2292.2302.2314.2324.2336.2346.2358.2368.2380.2390.2402.2412.2424.2433.2445.2455.2467.2476.2488.2498.2510.2520.2532.2542.2554.2564.2576)' into 'LPCore::LPCore(ap_uint<8>) (.2040)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48.54)' into 'LPCore::LPCore(ap_uint<8>) (.2040)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>) (.2040)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function '__cxx_global_var_init.4' into '_GLOBAL__sub_I_LPCore.pp.0.cpp' (/net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp:0:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2852.2860.2867.2876.2883.2892.2899.2908.2915.2924.2931)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.2258.2270.2280.2292.2302.2314.2324.2336.2346.2358.2368.2380.2390.2402.2412.2424.2433.2445.2455.2467.2476.2488.2498.2510.2520.2532.2542.2554.2564.2576)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48.54)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.64' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.983.992.1001)' into 'MultiLFSR_PRNG::generate(int) (.980.989.998)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.980.989.998)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>) (.27.39)' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>*)' (cpp/EventRouter.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL6lpcore.anti_message_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:110:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL6lpcore.enqueue_event_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:110:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'success_stream' (cpp/LPCore.cpp:113:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 25.12 seconds. CPU system time: 1.43 seconds. Elapsed time: 27.04 seconds; current allocated memory: 759.711 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.711 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 784.855 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 822.016 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'lpcore.state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.output_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_queue_full_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.commit_time_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_output_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'KPN.1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32:43), detected/extracted 8 process function(s): 
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'
	 'event_router_top'
	 'event_router_top.1'
	 'rollback_control_top'
	 'commit_control_dummy_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'LPCore::run' (cpp/LPCore.cpp:32:1), detected/extracted 1 process function(s): 
	 'KPN.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel' (cpp/LPCore.cpp:112), detected/extracted 1 process function(s): 
	 'LPCore::run'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 864.242 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:136:36)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.594 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'in' (cpp/LPCore.cpp:112:86)
WARNING: [HLS 207-5292] unused parameter 'out' (cpp/LPCore.cpp:112:109)
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CommitControlDummy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 62.93 seconds. CPU system time: 8.21 seconds. Elapsed time: 73.37 seconds; current allocated memory: 757.758 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue() (.408.414)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue() (.408.414)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset() (.2261.2273.2283.2295.2305.2317.2327.2339.2349.2361.2371.2383.2393.2405.2415.2427.2436.2448.2458.2470.2479.2491.2501.2513.2523.2535.2545.2557.2567.2579)' into 'StateBuffer::StateBuffer() (.2258.2270.2280.2292.2302.2314.2324.2336.2346.2358.2368.2380.2390.2402.2412.2424.2433.2445.2455.2467.2476.2488.2498.2510.2520.2532.2542.2554.2564.2576)' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit() (.48.54)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit() (.48.54)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>) (.27.39)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2852.2860.2867.2876.2883.2892.2899.2908.2915.2924.2931)' into 'LPCore::LPCore(ap_uint<8>) (.2040)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.2258.2270.2280.2292.2302.2314.2324.2336.2346.2358.2368.2380.2390.2402.2412.2424.2433.2445.2455.2467.2476.2488.2498.2510.2520.2532.2542.2554.2564.2576)' into 'LPCore::LPCore(ap_uint<8>) (.2040)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48.54)' into 'LPCore::LPCore(ap_uint<8>) (.2040)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>) (.2040)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function '__cxx_global_var_init.4' into '_GLOBAL__sub_I_LPCore.pp.0.cpp' (/net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp:0:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2852.2860.2867.2876.2883.2892.2899.2908.2915.2924.2931)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.2258.2270.2280.2292.2302.2314.2324.2336.2346.2358.2368.2380.2390.2402.2412.2424.2433.2445.2455.2467.2476.2488.2498.2510.2520.2532.2542.2554.2564.2576)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48.54)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.64' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.983.992.1001)' into 'MultiLFSR_PRNG::generate(int) (.980.989.998)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.980.989.998)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>) (.27.39)' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>*)' (cpp/EventRouter.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL6lpcore.anti_message_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:110:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL6lpcore.enqueue_event_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:110:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 1-bits (cpp/LPCore.cpp:113:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 24.83 seconds. CPU system time: 1.49 seconds. Elapsed time: 30.72 seconds; current allocated memory: 759.684 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.684 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 784.371 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 821.961 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'lpcore.state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.output_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_queue_full_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.commit_time_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_output_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'KPN.1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32:43), detected/extracted 8 process function(s): 
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'
	 'event_router_top'
	 'event_router_top.1'
	 'rollback_control_top'
	 'commit_control_dummy_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'LPCore::run' (cpp/LPCore.cpp:32:1), detected/extracted 1 process function(s): 
	 'KPN.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 864.121 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.590 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'in' (cpp/LPCore.cpp:110:86)
WARNING: [HLS 207-5292] unused parameter 'out' (cpp/LPCore.cpp:110:109)
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CommitControlDummy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 61.26 seconds. CPU system time: 8.15 seconds. Elapsed time: 71.13 seconds; current allocated memory: 757.715 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue() (.408.414)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue() (.408.414)' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset() (.2261.2273.2283.2295.2305.2317.2327.2339.2349.2361.2371.2383.2393.2405.2415.2427.2436.2448.2458.2470.2479.2491.2501.2513.2523.2535.2545.2557.2567.2579)' into 'StateBuffer::StateBuffer() (.2258.2270.2280.2292.2302.2314.2324.2336.2346.2358.2368.2380.2390.2402.2412.2424.2433.2445.2455.2467.2476.2488.2498.2510.2520.2532.2542.2554.2564.2576)' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit() (.48.54)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit() (.48.54)' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>) (.27.39)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2852.2860.2867.2876.2883.2892.2899.2908.2915.2924.2931)' into 'LPCore::LPCore(ap_uint<8>) (.2040)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.2258.2270.2280.2292.2302.2314.2324.2336.2346.2358.2368.2380.2390.2402.2412.2424.2433.2445.2455.2467.2476.2488.2498.2510.2520.2532.2542.2554.2564.2576)' into 'LPCore::LPCore(ap_uint<8>) (.2040)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48.54)' into 'LPCore::LPCore(ap_uint<8>) (.2040)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>) (.2040)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function '__cxx_global_var_init.4' into '_GLOBAL__sub_I_LPCore.pp.0.cpp' (/net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp:0:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP() (.2852.2860.2867.2876.2883.2892.2899.2908.2915.2924.2931)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer() (.2258.2270.2280.2292.2302.2314.2324.2336.2346.2358.2368.2380.2390.2402.2412.2424.2433.2445.2455.2467.2476.2488.2498.2510.2520.2532.2542.2554.2564.2576)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit() (.48.54)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.64' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.983.992.1001)' into 'MultiLFSR_PRNG::generate(int) (.980.989.998)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.980.989.998)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>) (.27.39)' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>*)' (cpp/EventRouter.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'LPCore::run()' into 'lpcore_kernel(hls::stream<int, 0>&, hls::stream<bool, 0>&)' (cpp/LPCore.cpp:111:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL6lpcore.anti_message_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:108:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL6lpcore.enqueue_event_stream': Complete partitioning on dimension 1. (cpp/LPCore.cpp:108:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 1-bits (cpp/LPCore.cpp:111:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 27.3 seconds. CPU system time: 1.49 seconds. Elapsed time: 29.32 seconds; current allocated memory: 759.688 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.688 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 784.770 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 821.852 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'lpcore.state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.output_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_queue_full_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.commit_time_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_output_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'KPN.1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32:43), detected/extracted 8 process function(s): 
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'
	 'event_router_top'
	 'event_router_top.1'
	 'rollback_control_top'
	 'commit_control_dummy_top'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 863.953 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:141:33)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.590 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'in' (cpp/LPCore.cpp:110:38)
WARNING: [HLS 207-5292] unused parameter 'out' (cpp/LPCore.cpp:110:61)
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CommitControlDummy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 62.11 seconds. CPU system time: 8.36 seconds. Elapsed time: 72.02 seconds; current allocated memory: 757.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:58:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/EventQueue.cpp:438:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:438:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'commit_time_stream' with compact=bit mode in 32-bits (cpp/EventQueue.cpp:438:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'enqueue_event_stream' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:438:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'anti_message_stream' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:438:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'rollback_info_stream' with compact=bit mode in 48-bits (cpp/EventQueue.cpp:438:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_full_stream' with compact=bit mode in 1-bits (cpp/EventQueue.cpp:438:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.92 seconds. CPU system time: 0.81 seconds. Elapsed time: 8.09 seconds; current allocated memory: 759.250 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.250 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 771.195 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 787.512 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'event_queue.lvt.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'event_queue.lp_youngest_issued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'event_queue.lvt.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'event_queue.lp_youngest_issued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i32P0A.i2' into 'event_queue_top<0>' ().
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 824.219 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:243:39)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 898.906 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_top_test' ...
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>' to 'event_queue_top_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.23 seconds; current allocated memory: 899.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 899.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 899.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 899.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 900.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 900.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 900.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 900.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 900.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 900.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 901.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 901.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 901.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 901.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 905.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 905.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 905.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 905.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 905.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_21' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 906.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_22' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 907.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_23' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 908.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 910.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 911.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 912.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_lp_heads_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_heads_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_heads_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_heads_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_oldest_unissued_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_oldest_unissued_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_oldest_unissued_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_oldest_unissued_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_youngest_issued_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_youngest_issued_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_youngest_issued_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_youngest_issued_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_tails_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_tails_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_tails_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_tails_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lvt_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lvt_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lvt_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lvt_V_2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 916.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_top_test/event_queue_full_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_top_test/rollback_info_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_top_test/anti_message_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_top_test/enqueue_event_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_top_test/commit_time_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_top_test/issued_event_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_top_test/causality_violation_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'event_queue_top_test' to 'ap_ctrl_hs'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.590 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'in' (cpp/LPCore.cpp:110:38)
WARNING: [HLS 207-5292] unused parameter 'out' (cpp/LPCore.cpp:110:61)
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CommitControlDummy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 60.45 seconds. CPU system time: 7.89 seconds. Elapsed time: 70.87 seconds; current allocated memory: 757.730 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/StateBuffer.cpp:207:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/StateBuffer.cpp:207:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/StateBuffer.cpp:207:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/StateBuffer.cpp:207:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.36 seconds. CPU system time: 0.67 seconds. Elapsed time: 5.38 seconds; current allocated memory: 758.676 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.676 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 769.785 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 785.871 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'state_buffer.lp_sizes.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'state_buffer.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'state_buffer.lp_sizes.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state_buffer.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/StateBuffer.cpp:148:9) in function 'state_buffer_top<0>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'state_buffer_top<0>'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 820.133 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 837.523 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_top_test' ...
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>' to 'state_buffer_top_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.27 seconds; current allocated memory: 837.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 837.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 837.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 837.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 837.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 837.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 837.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_buffer_lp_sizes_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_lp_sizes_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_lp_sizes_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_lp_sizes_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_lp_heads_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_lp_heads_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_lp_heads_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_lp_heads_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 838.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'state_buffer_top_test/state_buffer_rollback_info_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'state_buffer_top_test/state_buffer_input_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'state_buffer_top_test/issued_event_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'state_buffer_top_test/event_processor_input_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'state_buffer_top_test' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_test'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 840.789 MB.
INFO: [RTMG 210-278] Implementing memory 'state_buffer_top_test_state_buffer_top_0_s_state_buffer_buffer_next_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'state_buffer_top_test_state_buffer_top_0_s_state_buffer_buffer_state_lvt_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'state_buffer_top_test_state_buffer_top_0_s_state_buffer_buffer_state_lp_id_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.86 seconds; current allocated memory: 845.535 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 851.445 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for state_buffer_top_test.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.406 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CommitControlDummy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 63.12 seconds. CPU system time: 8.2 seconds. Elapsed time: 72.67 seconds; current allocated memory: 757.570 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:128:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.cpp:122:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.cpp:122:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.cpp:122:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.cpp:122:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'commit_time_stream' with compact=bit mode in 32-bits (cpp/LPCore.cpp:122:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'enqueue_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:122:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'anti_message_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:122:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.cpp:122:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_full_stream' with compact=bit mode in 1-bits (cpp/LPCore.cpp:122:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'init_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:122:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.35 seconds. CPU system time: 0.91 seconds. Elapsed time: 13.03 seconds; current allocated memory: 759.285 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.285 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 779.199 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 806.863 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel' (cpp/LPCore.cpp:32:1), detected/extracted 2 process function(s): 
	 'event_queue_top<0>'
	 'state_buffer_top<0>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 852.633 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:141:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:241:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:243:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:248:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:253:33)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process state_buffer_top<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 959.887 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lpcore_kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>' to 'event_queue_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>' to 'state_buffer_top_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.37 seconds; current allocated memory: 960.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 960.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 961.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 961.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 961.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 961.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 962.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 962.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 962.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 962.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 962.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 963.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 963.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 963.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 964.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 964.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 965.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 965.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 966.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 966.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 966.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 967.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 967.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 967.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 967.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_21' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 968.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_22' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 970.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_23' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 972.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 974.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 975.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 976.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 979.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 982.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 986.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.406 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CommitControlDummy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 61.22 seconds. CPU system time: 8.06 seconds. Elapsed time: 70.76 seconds; current allocated memory: 757.570 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset()' into 'StateBuffer::StateBuffer()' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::EventQueue()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.60' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.1031.1040.1049)' into 'MultiLFSR_PRNG::generate(int) (.1028.1037.1046)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.1028.1037.1046)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>)' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.cpp:130:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.cpp:129:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:128:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:122:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:122:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.cpp:122:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.cpp:122:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'commit_time_stream' with compact=bit mode in 32-bits (cpp/LPCore.cpp:122:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'enqueue_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:122:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'anti_message_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:122:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.cpp:122:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_full_stream' with compact=bit mode in 1-bits (cpp/LPCore.cpp:122:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'init_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:122:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 16.32 seconds. CPU system time: 1.09 seconds. Elapsed time: 17.9 seconds; current allocated memory: 759.754 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.754 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 792.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 837.680 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel' (cpp/LPCore.cpp:32:1), detected/extracted 3 process function(s): 
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:8:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.13 seconds; current allocated memory: 901.285 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_multi_prng.generators.state.V' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:141:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:241:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:243:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:248:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:253:33)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process state_buffer_top<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lpcore_kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>' to 'event_queue_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>' to 'state_buffer_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<0>' to 'event_processor_top_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.009 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_21' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_22' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_23' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_event'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/init_event_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/event_queue_full_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/event_queue_rollback_info_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/anti_message_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/enqueue_event_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/commit_time_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/causality_violation_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/state_buffer_rollback_info_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/output_event_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/cancellation_unit_input_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lpcore_kernel' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_kernel
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.038 GB.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_event_queue_top_0_s_event_queue_buffer_event_data_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_event_queue_top_0_s_event_queue_buffer_event_receiver_id_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_event_queue_top_0_s_event_queue_buffer_next_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_event_queue_top_0_s_event_queue_lp_heads_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_event_queue_top_0_s_event_queue_lp_oldest_unissued_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_event_queue_top_0_s_event_queue_lvt_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_state_buffer_top_0_s_state_buffer_lp_sizes_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lpcore_kernel_process_event_event_processor_prng_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_process_event_g_multi_prng_generators_state_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'issued_event_stream_U(lpcore_kernel_fifo_w129_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_input_stream_U(lpcore_kernel_fifo_w80_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'event_processor_input_stream_U(lpcore_kernel_fifo_w209_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.8 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.32 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.050 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lpcore_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for lpcore_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 276.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 90.11 seconds. CPU system time: 9.69 seconds. Elapsed time: 104.05 seconds; current allocated memory: 320.949 MB.
INFO: [HLS 200-112] Total CPU user time: 96.13 seconds. Total CPU system time: 10.58 seconds. Total elapsed time: 108.78 seconds; peak allocated memory: 1.051 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.406 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CommitControlDummy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 62.92 seconds. CPU system time: 8.24 seconds. Elapsed time: 72.53 seconds; current allocated memory: 757.570 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset()' into 'StateBuffer::StateBuffer()' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::EventQueue()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.60' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.1031.1040.1049)' into 'MultiLFSR_PRNG::generate(int) (.1028.1037.1046)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.1028.1037.1046)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>)' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:132:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.cpp:131:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.cpp:130:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:129:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_output_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:123:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.cpp:123:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:123:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.cpp:123:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.cpp:123:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'commit_time_stream' with compact=bit mode in 32-bits (cpp/LPCore.cpp:123:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'enqueue_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:123:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'anti_message_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:123:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.cpp:123:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_full_stream' with compact=bit mode in 1-bits (cpp/LPCore.cpp:123:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'init_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:123:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.74 seconds. CPU system time: 1.03 seconds. Elapsed time: 15.31 seconds; current allocated memory: 759.898 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.898 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 790.855 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 839.828 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel' (cpp/LPCore.cpp:32:1), detected/extracted 4 process function(s): 
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:8:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 901.902 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_multi_prng.generators.state.V' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:141:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:241:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:243:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:248:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:253:33)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:44:31)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process state_buffer_top<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process cancellation_unit_top<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lpcore_kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>' to 'event_queue_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>' to 'state_buffer_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<0>' to 'event_processor_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>' to 'cancellation_unit_top_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.027 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.027 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.028 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.028 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.029 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.029 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.030 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.030 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.033 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_21' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_22' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_23' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_event'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTObkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTOcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUdEe' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTOeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/init_event_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/event_queue_full_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/event_queue_rollback_info_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/anti_message_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/enqueue_event_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/commit_time_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/causality_violation_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/state_buffer_rollback_info_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/output_event_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/cancellation_unit_rollback_info_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/cancellation_unit_output_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lpcore_kernel' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_kernel
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.065 GB.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_event_queue_top_0_s_event_queue_buffer_event_data_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_event_queue_top_0_s_event_queue_buffer_event_receiver_id_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_event_queue_top_0_s_event_queue_buffer_next_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_event_queue_top_0_s_event_queue_lp_heads_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_event_queue_top_0_s_event_queue_lp_oldest_unissued_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_event_queue_top_0_s_event_queue_lvt_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_state_buffer_top_0_s_state_buffer_lp_sizes_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lpcore_kernel_process_event_event_processor_prng_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_process_event_g_multi_prng_generators_state_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTObkb_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTOcud_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'issued_event_stream_U(lpcore_kernel_fifo_w129_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_input_stream_U(lpcore_kernel_fifo_w80_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'event_processor_input_stream_U(lpcore_kernel_fifo_w209_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_input_stream_U(lpcore_kernel_fifo_w129_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.23 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.88 seconds; current allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 755.406 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CommitControlDummy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 58.21 seconds. CPU system time: 7.81 seconds. Elapsed time: 67.4 seconds; current allocated memory: 757.570 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset()' into 'StateBuffer::StateBuffer()' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::EventQueue()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.60' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.1031.1040.1049)' into 'MultiLFSR_PRNG::generate(int) (.1028.1037.1046)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.1028.1037.1046)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>)' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.cpp:130:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:137:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.cpp:133:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.cpp:132:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.cpp:131:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.cpp:136:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.cpp:135:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:134:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'commit_time_stream' with compact=bit mode in 32-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_output_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'enqueue_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'anti_message_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_full_stream' with compact=bit mode in 1-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'init_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 16.11 seconds. CPU system time: 1.09 seconds. Elapsed time: 17.73 seconds; current allocated memory: 759.898 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 759.898 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 792.316 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 839.836 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel' (cpp/LPCore.cpp:32:1), detected/extracted 5 process function(s): 
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'
	 'rollback_control_top'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:8:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 901.676 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_multi_prng.generators.state.V' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:141:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:241:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:243:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:248:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:253:33)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:44:31)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'.
WARNING: [HLS 200-657] Generating channel event_queue_rollback_info_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_rollback_info_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cancellation_unit_rollback_info_stream that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lpcore_kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>' to 'event_queue_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>' to 'state_buffer_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<0>' to 'event_processor_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>' to 'cancellation_unit_top_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.037 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.037 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.039 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.040 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.041 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.041 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rollback_control_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_21' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_22' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_23' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_event'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTObkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTOcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUdEe' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTOeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rollback_control_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rollback_control_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/init_event_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/event_queue_full_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/anti_message_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/enqueue_event_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/output_event_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/cancellation_unit_output_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_kernel/commit_time_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lpcore_kernel' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_kernel
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.074 GB.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_event_queue_top_0_s_event_queue_buffer_event_data_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_event_queue_top_0_s_event_queue_buffer_event_receiver_id_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_event_queue_top_0_s_event_queue_buffer_next_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_kernel_event_queue_top_0_s_event_queue_lp_heads_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.516 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CommitControlDummy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 41.73 seconds. CPU system time: 6.08 seconds. Elapsed time: 49.27 seconds; current allocated memory: 757.633 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset()' into 'StateBuffer::StateBuffer()' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::EventQueue()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.60' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.1031.1040.1049)' into 'MultiLFSR_PRNG::generate(int) (.1028.1037.1046)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.1028.1037.1046)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>)' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:82:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:89:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:85:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:84:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:83:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:88:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:87:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:86:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'commit_time_stream' with compact=bit mode in 32-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_output_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'enqueue_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'anti_message_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_full_stream' with compact=bit mode in 1-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'init_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.49 seconds. CPU system time: 0.84 seconds. Elapsed time: 12.51 seconds; current allocated memory: 759.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 792.293 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 838.441 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'
	 'rollback_control_top'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:8:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 901.836 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_multi_prng.generators.state.V' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:141:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:241:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:243:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:248:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:253:33)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:44:31)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'.
WARNING: [HLS 200-657] Generating channel event_queue_rollback_info_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_rollback_info_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cancellation_unit_rollback_info_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-649] ap_ctrl_none interface is illegal for lpcore_kernel<0> because it is instantiated in a sequential context
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lpcore_top' ...
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>' to 'event_queue_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>' to 'state_buffer_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<0>' to 'event_processor_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>' to 'cancellation_unit_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel<0>' to 'lpcore_kernel_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rollback_control_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_21' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_22' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_23' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_event'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTObkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTOcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUdEe' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTOeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rollback_control_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rollback_control_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_top/init_event_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_top/event_queue_full_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_top/anti_message_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_top/enqueue_event_stream' to 'ap_fifo'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 755.754 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'init_event_stream' (cpp/LPCore.cpp:92:33)
WARNING: [HLS 207-5292] unused parameter 'commit_time_stream' (cpp/LPCore.cpp:93:30)
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CommitControlDummy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 64.86 seconds. CPU system time: 8.09 seconds. Elapsed time: 74.85 seconds; current allocated memory: 758.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset()' into 'StateBuffer::StateBuffer()' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::EventQueue()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.60' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.1034.1043.1052)' into 'MultiLFSR_PRNG::generate(int) (.1031.1040.1049)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.1031.1040.1049)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>)' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:81:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:85:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:89:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:84:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:83:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:82:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream' with compact=bit mode in 32-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_output_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'enqueue_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'anti_message_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_full_stream' with compact=bit mode in 1-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'init_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 15.41 seconds. CPU system time: 1.12 seconds. Elapsed time: 21.14 seconds; current allocated memory: 760.504 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.504 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 791.688 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 839.191 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:92) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top' (cpp/LPCoreControl.cpp:32:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:8:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 902.832 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_multi_prng.generators.state.V' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:141:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:241:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:243:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:248:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:253:33)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:44:31)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:102:37)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:106:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:109:38)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'.
WARNING: [HLS 200-657] Generating channel causality_violation_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_control_top has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process event_queue_top<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-649] ap_ctrl_none interface is illegal for lpcore_kernel<0> because it is instantiated in a sequential context
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lpcore_top' ...
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>' to 'event_queue_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>' to 'state_buffer_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<0>' to 'event_processor_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>' to 'cancellation_unit_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel<0>' to 'lpcore_kernel_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_rollback_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_commit_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_control_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.086 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.086 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.087 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.087 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.087 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.090 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.092 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.092 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.094 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.094 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.097 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_rollback_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_rollback_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_commit_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_commit_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_control_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_control_top
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_control_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_21' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_22' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_23' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_81_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_event'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTObkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTOcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUdEe' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTOeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_top/init_event_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_top/event_queue_full_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_top/anti_message_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_top/enqueue_event_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_top/output_event_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_top/cancellation_unit_output_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_top/lpcore_commit_time_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lpcore_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.133 GB.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_event_queue_top_0_s_event_queue_buffer_event_data_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_event_queue_top_0_s_event_queue_buffer_event_receiver_id_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_event_queue_top_0_s_event_queue_buffer_next_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_event_queue_top_0_s_event_queue_lp_heads_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_event_queue_top_0_s_event_queue_lp_oldest_unissued_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_event_queue_top_0_s_event_queue_lvt_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_state_buffer_top_0_s_state_buffer_lp_sizes_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lpcore_top_process_event_event_processor_prng_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_process_event_g_multi_prng_generators_state_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTObkb_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTOcud_ram (RAM)' using auto RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file cpp/CommitControlDummy.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file cpp/CommitControlDummy.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 755.875 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (cpp/TimeWarpSimulation.hpp:64:8)
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 61.72 seconds. CPU system time: 7.59 seconds. Elapsed time: 75.14 seconds; current allocated memory: 757.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset()' into 'StateBuffer::StateBuffer()' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::EventQueue()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.60' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.941.947.953.959.965.971.977.983.989.995.1001.1007.1013.1019.1025.1031.1037.1043.1049.2543.2560.2593.2610.2643.2660.2693.2710.2743.2760.2793.2810.2843.2860.2893.2910.2943.2960.2993)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.1233.1242.1251)' into 'MultiLFSR_PRNG::generate(int) (.1230.1239.1248)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.1230.1239.1248)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>)' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>)' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'void instantiate_lpcore_tasks<0ul, 1ul>(index_sequence<0ul, 1ul>, hls::stream<TimeWarpEvent, 0>*, hls::stream<bool, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<ap_int<32>, 0>*)' into 'simulation_top()' (cpp/TimeWarpSimulation.hpp:67:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:68:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:69:23)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:70:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:71:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:72:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:73:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:74:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:68:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:68:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:69:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:69:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:70:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:70:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:71:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:71:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:72:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:72:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:73:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:73:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:74:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:74:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.5672.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 30.09 seconds. CPU system time: 1.59 seconds. Elapsed time: 37.13 seconds; current allocated memory: 761.258 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.258 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.31 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.88 seconds; current allocated memory: 932.852 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.91 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.23 seconds; current allocated memory: 1.187 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_init_event_stream_0' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_init_event_stream_1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_event_queue_full_stream_0' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_event_queue_full_stream_1' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_anti_message_stream_0' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_anti_message_stream_1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_enqueue_event_stream_0' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_enqueue_event_stream_1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_output_event_stream_0' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_output_event_stream_1' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_cancellation_unit_output_stream_0' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_cancellation_unit_output_stream_1' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_commit_time_stream_0' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_commit_time_stream_1' is invalid: it has no data producer
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top' (cpp/LPCoreControl.cpp:32:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'create_lpcore_task<0>' (cpp/TimeWarpSimulation.hpp:0:5), detected/extracted 1 process function(s): 
	 'lpcore_kernel<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top.1' (cpp/LPCoreControl.cpp:32:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control.2'
	 'lpcore_commit_control.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top.1'
	 'event_queue_top<1>'
	 'state_buffer_top<1>'
	 'event_processor_top<1>'
	 'cancellation_unit_top<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'create_lpcore_task<1>' (cpp/TimeWarpSimulation.hpp:0:5), detected/extracted 1 process function(s): 
	 'lpcore_kernel<1>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.1 seconds. CPU system time: 0.14 seconds. Elapsed time: 4.68 seconds; current allocated memory: 1.440 GB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V.1' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'g_multi_prng.generators.state.V' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V.1' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V.1' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V.1' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.0.0' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.1' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'this.3' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:141:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:241:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:243:39)
INFO: [HLS 200-472] Inferring partial write operation for 'this.4' (cpp/EventQueue.cpp:248:43)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:253:33)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:44:31)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:102:37)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file cpp/CommitControlDummy.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file cpp/CommitControlDummy.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 755.707 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (cpp/TimeWarpSimulation.hpp:69:6)
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 60.61 seconds. CPU system time: 7.62 seconds. Elapsed time: 69.6 seconds; current allocated memory: 757.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset()' into 'StateBuffer::StateBuffer()' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::EventQueue()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.60' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.941.947.953.959.965.971.977.983.989.995.1001.1007.1013.1019.1025.1031.1037.1043.1049.2541.2558.2591.2608.2641.2658.2691.2708.2741.2758.2791.2808.2841.2858.2891.2908.2941.2958.2991)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.1233.1242.1251)' into 'MultiLFSR_PRNG::generate(int) (.1230.1239.1248)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.1230.1239.1248)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>)' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>)' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:80:29)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:78:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:77:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:76:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:75:23)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:74:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:80:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:80:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:78:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:78:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:77:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:77:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:76:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:76:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:75:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:75:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:74:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:74:32)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.5670.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 29.85 seconds. CPU system time: 1.47 seconds. Elapsed time: 32.26 seconds; current allocated memory: 761.227 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.227 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.43 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.01 seconds; current allocated memory: 932.801 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.64 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.95 seconds; current allocated memory: 1.189 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_commit_time_stream_0' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_commit_time_stream_1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_cancellation_unit_output_stream_0' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_cancellation_unit_output_stream_1' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_output_event_stream_0' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_output_event_stream_1' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_enqueue_event_stream_0' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_enqueue_event_stream_1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_anti_message_stream_0' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_anti_message_stream_1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_event_queue_full_stream_0' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_event_queue_full_stream_1' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_init_event_stream_0' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_init_event_stream_1' is invalid: it has no data producer
ERROR: [HLS 200-970] Internal stream 'lpcore_init_event_stream_0' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'lpcore_init_event_stream_0' has read operations in process function 'lpcore_kernel<0>' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32:43) (around /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32).
ERROR: [HLS 200-970] Internal stream 'lpcore_event_queue_full_stream_0' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'lpcore_event_queue_full_stream_0' has write operations in process function 'lpcore_kernel<0>' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32:43) (around /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32).
ERROR: [HLS 200-970] Internal stream 'lpcore_anti_message_stream_0' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'lpcore_anti_message_stream_0' has read operations in process function 'lpcore_kernel<0>' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32:43) (around /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32).
ERROR: [HLS 200-970] Internal stream 'lpcore_enqueue_event_stream_0' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'lpcore_enqueue_event_stream_0' has read operations in process function 'lpcore_kernel<0>' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32:43) (around /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32).
ERROR: [HLS 200-970] Internal stream 'lpcore_output_event_stream_0' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'lpcore_output_event_stream_0' has write operations in process function 'lpcore_kernel<0>' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32:43) (around /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32).
ERROR: [HLS 200-970] Internal stream 'lpcore_cancellation_unit_output_stream_0' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'lpcore_cancellation_unit_output_stream_0' has write operations in process function 'lpcore_kernel<0>' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32:43) (around /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file cpp/CommitControlDummy.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file cpp/CommitControlDummy.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 755.707 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (cpp/TimeWarpSimulation.hpp:69:6)
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 61 seconds. CPU system time: 7.51 seconds. Elapsed time: 70.09 seconds; current allocated memory: 757.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.204.210.218.224.232.238.246.252.260.266.274.280.288.294.302.308.316.322.330.2061.2078.2127.2144.2193.2210.2259.2276.2325.2342.2391.2408.2457.2474.2523.2540.2589.2606.2655)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.574.580.586.3188.3216.3226.3254)' into 'MultiLFSR_PRNG::generate(int) (.3178.3185.3213.3223.3251)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.3178.3185.3213.3223.3251)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.4770.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 28.56 seconds. CPU system time: 1.51 seconds. Elapsed time: 30.97 seconds; current allocated memory: 760.934 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.934 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.32 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.07 seconds; current allocated memory: 936.254 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.68 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.27 seconds; current allocated memory: 1.147 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top' (cpp/LPCoreControl.cpp:32:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top.1' (cpp/LPCoreControl.cpp:32:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control.2'
	 'lpcore_commit_control.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top.1'
	 'event_queue_top<1>'
	 'state_buffer_top<1>'
	 'event_processor_top<1>'
	 'cancellation_unit_top<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'simulation_top' (cpp/TimeWarpSimulation.hpp:32:1), detected/extracted 2 process function(s): 
	 'lpcore_kernel<0>'
	 'lpcore_kernel<1>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.07 seconds. CPU system time: 0.14 seconds. Elapsed time: 4.74 seconds; current allocated memory: 1.376 GB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V.1' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'this_prng_generators' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V.1' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V.1' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V.1' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.0.0' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.1' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'this.3' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:141:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:241:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:243:39)
INFO: [HLS 200-472] Inferring partial write operation for 'this.4' (cpp/EventQueue.cpp:248:43)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:253:33)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:44:31)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:102:37)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:106:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:109:38)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V.1' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:44:31)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:102:37)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:106:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:109:38)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V.1'.
WARNING: [HLS 200-657] Generating channel causality_violation_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_control_top has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process event_queue_top<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-657] Generating channel causality_violation_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_control_top.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process event_queue_top<1> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.54 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.34 seconds; current allocated memory: 1.822 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'simulation_top' ...
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>' to 'event_queue_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>' to 'state_buffer_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<0>' to 'event_processor_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>' to 'cancellation_unit_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel<0>' to 'lpcore_kernel_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_rollback_control.2' to 'lpcore_rollback_control_2'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_commit_control.3' to 'lpcore_commit_control_3'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_control_top.1' to 'lpcore_control_top_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>' to 'event_queue_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>' to 'state_buffer_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<1>' to 'event_processor_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>' to 'cancellation_unit_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel<1>' to 'lpcore_kernel_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_rollback_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.822 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.823 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_commit_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.823 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.823 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_control_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.823 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.823 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.823 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.823 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.824 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.824 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.824 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.824 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.825 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.825 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.825 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.826 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.826 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_1_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V_1' and 'load' operation ('event_queue_lp_oldest_unissued_V_1_load') on array 'event_queue_lp_oldest_unissued_V_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_1_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V_1' and 'load' operation ('event_queue_lp_oldest_unissued_V_1_load') on array 'event_queue_lp_oldest_unissued_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.826 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.826 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.827 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_1_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_1_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V_1' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V_1'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_1_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_1_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V_1' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.827 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.827 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_1_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_1_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V_1' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V_1'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_1_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_1_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V_1' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_rollback_control_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_commit_control_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_control_top_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.831 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.831 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.833 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.833 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.833 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.834 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.834 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.834 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simulation_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.835 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_rollback_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_rollback_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_commit_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_commit_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_control_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_control_top
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_control_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.837 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_21' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_22' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_23' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.853 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_81_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.858 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.861 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_event'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.865 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_1_RAM_dEe' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_1_RAM_AUeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.870 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_kernel<0>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_kernel_0_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.872 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_rollback_control_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_rollback_control_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.873 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_commit_control_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_commit_control_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.874 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_control_top_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_control_top.1
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top_1/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_control_top_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.875 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.875 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.877 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_81_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.884 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.885 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.888 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTOfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTOg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUhbi' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTOibs' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w129_d2_S' is changed to 'fifo_w129_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w80_d2_S' is changed to 'fifo_w80_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w209_d2_S' is changed to 'fifo_w209_d2_S_x' due to conflict.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_kernel<1>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_kernel_1_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simulation_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_init_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_init_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_event_queue_full_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_event_queue_full_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_anti_message_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_anti_message_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_enqueue_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_enqueue_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_output_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_output_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_cancellation_unit_output_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_cancellation_unit_output_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_commit_time_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_commit_time_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'simulation_top' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for simulation_top
INFO: [RTGEN 206-100] Finished creating RTL model for 'simulation_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.899 GB.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_lvt_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_state_buffer_top_0_s_state_buffer_lp_heads_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_state_buffer_top_0_s_state_buffer_lp_sizes_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_processor_top_0_s_event_processor_prng_generators_state_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud_ram (RAM)' using auto RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file cpp/CommitControlDummy.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file cpp/CommitControlDummy.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 755.785 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'args' (cpp/TimeWarpSimulation.hpp:34:31)
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 60.04 seconds. CPU system time: 7.75 seconds. Elapsed time: 73.79 seconds; current allocated memory: 758.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.204.210.218.224.232.238.246.252.260.266.274.280.288.294.302.308.316.322.330.2061.2078.2127.2144.2193.2210.2259.2276.2325.2342.2391.2408.2457.2474.2523.2540.2589.2606.2655)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.574.580.586.3188.3216.3226.3254)' into 'MultiLFSR_PRNG::generate(int) (.3178.3185.3213.3223.3251)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.3178.3185.3213.3223.3251)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'hls::stream<TimeWarpEvent, 0>*& std::forward<hls::stream<TimeWarpEvent, 0>*&>(std::remove_reference<hls::stream<TimeWarpEvent, 0>*&>::type&)' into 'std::enable_if<(1) < (NUM_LPCORE), void>::type create_lpcore_tasks<1, hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&>(hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&)' (cpp/TimeWarpSimulation.hpp:39:0)
INFO: [HLS 214-178] Inlining function 'hls::stream<bool, 0>*& std::forward<hls::stream<bool, 0>*&>(std::remove_reference<hls::stream<bool, 0>*&>::type&)' into 'std::enable_if<(1) < (NUM_LPCORE), void>::type create_lpcore_tasks<1, hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&>(hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&)' (cpp/TimeWarpSimulation.hpp:39:0)
INFO: [HLS 214-178] Inlining function 'hls::stream<ap_int<32>, 0>*& std::forward<hls::stream<ap_int<32>, 0>*&>(std::remove_reference<hls::stream<ap_int<32>, 0>*&>::type&)' into 'std::enable_if<(1) < (NUM_LPCORE), void>::type create_lpcore_tasks<1, hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&>(hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&)' (cpp/TimeWarpSimulation.hpp:39:0)
INFO: [HLS 214-178] Inlining function 'hls::stream<TimeWarpEvent, 0>*& std::forward<hls::stream<TimeWarpEvent, 0>*&>(std::remove_reference<hls::stream<TimeWarpEvent, 0>*&>::type&)' into 'std::enable_if<(0) < (NUM_LPCORE), void>::type create_lpcore_tasks<0, hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&>(hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&)' (cpp/TimeWarpSimulation.hpp:39:0)
INFO: [HLS 214-178] Inlining function 'hls::stream<bool, 0>*& std::forward<hls::stream<bool, 0>*&>(std::remove_reference<hls::stream<bool, 0>*&>::type&)' into 'std::enable_if<(0) < (NUM_LPCORE), void>::type create_lpcore_tasks<0, hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&>(hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&)' (cpp/TimeWarpSimulation.hpp:39:0)
INFO: [HLS 214-178] Inlining function 'hls::stream<ap_int<32>, 0>*& std::forward<hls::stream<ap_int<32>, 0>*&>(std::remove_reference<hls::stream<ap_int<32>, 0>*&>::type&)' into 'std::enable_if<(0) < (NUM_LPCORE), void>::type create_lpcore_tasks<0, hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&>(hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&)' (cpp/TimeWarpSimulation.hpp:39:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<(1) < (NUM_LPCORE), void>::type create_lpcore_tasks<1, hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&>(hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&)' into 'std::enable_if<(0) < (NUM_LPCORE), void>::type create_lpcore_tasks<0, hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&>(hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&)' (cpp/TimeWarpSimulation.hpp:39:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<(0) < (NUM_LPCORE), void>::type create_lpcore_tasks<0, hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&>(hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&)' into 'simulation_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<bool, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<ap_int<32>, 0>*)' (cpp/TimeWarpSimulation.hpp:53:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:53:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:53:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:53:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:53:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:53:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:53:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:53:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.4770.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 28.24 seconds. CPU system time: 1.62 seconds. Elapsed time: 35.03 seconds; current allocated memory: 761.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.17 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.69 seconds; current allocated memory: 921.344 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.78 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.07 seconds; current allocated memory: 1.147 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top' (cpp/LPCoreControl.cpp:32:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'create_lpcore_task<0>' (cpp/TimeWarpSimulation.hpp:29:1), detected/extracted 1 process function(s): 
	 'lpcore_kernel<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top.1' (cpp/LPCoreControl.cpp:32:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control.2'
	 'lpcore_commit_control.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top.1'
	 'event_queue_top<1>'
	 'state_buffer_top<1>'
	 'event_processor_top<1>'
	 'cancellation_unit_top<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'create_lpcore_task<1>' (cpp/TimeWarpSimulation.hpp:29:1), detected/extracted 1 process function(s): 
	 'lpcore_kernel<1>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.19 seconds. CPU system time: 0.15 seconds. Elapsed time: 4.86 seconds; current allocated memory: 1.376 GB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V.1' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'this_prng_generators' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V.1' (cpp/EventQueue.cpp:305:33)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file cpp/CommitControlDummy.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file cpp/CommitControlDummy.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.785 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 61.81 seconds. CPU system time: 7.66 seconds. Elapsed time: 70.82 seconds; current allocated memory: 757.953 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.204.210.218.224.232.238.246.252.260.266.274.280.288.294.302.308.316.322.330.2061.2078.2127.2144.2193.2210.2259.2276.2325.2342.2391.2408.2457.2474.2523.2540.2589.2606.2655)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.574.580.586.3188.3216.3226.3254)' into 'MultiLFSR_PRNG::generate(int) (.3178.3185.3213.3223.3251)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.3178.3185.3213.3223.3251)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:56:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:56:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:56:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:56:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:56:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:56:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:56:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:56:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:56:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:56:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:56:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:56:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:56:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:56:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:56:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:56:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:56:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:56:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:56:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:56:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:56:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.4770.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 28.94 seconds. CPU system time: 1.59 seconds. Elapsed time: 31.42 seconds; current allocated memory: 760.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.04 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.57 seconds; current allocated memory: 935.316 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.42 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.69 seconds; current allocated memory: 1.151 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top' (cpp/LPCoreControl.cpp:32:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top.1' (cpp/LPCoreControl.cpp:32:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control.2'
	 'lpcore_commit_control.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top.1'
	 'event_queue_top<1>'
	 'state_buffer_top<1>'
	 'event_processor_top<1>'
	 'cancellation_unit_top<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'CreateLpcoreTasks<1>::apply' (cpp/TimeWarpSimulation.hpp:32:5), detected/extracted 1 process function(s): 
	 'lpcore_kernel<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'CreateLpcoreTasks<0>::apply' (cpp/TimeWarpSimulation.hpp:30:5), detected/extracted 2 process function(s): 
	 'lpcore_kernel<0>'
	 'CreateLpcoreTasks<1>::apply'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.72 seconds. CPU system time: 0.15 seconds. Elapsed time: 4.25 seconds; current allocated memory: 1.377 GB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V.1' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'this_prng_generators' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V.1' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V.1' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V.1' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.0.0' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.1' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:102:28)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file cpp/CommitControlDummy.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file cpp/CommitControlDummy.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.785 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'args' (cpp/TimeWarpSimulation.hpp:35:31)
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 59.63 seconds. CPU system time: 7.57 seconds. Elapsed time: 68.55 seconds; current allocated memory: 758.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void create_lpcore_task<1>(hls::stream<TimeWarpEvent, 0>*, hls::stream<bool, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<ap_int<32>, 0>*)' into 'std::enable_if<(1) < (NUM_LPCORE), void>::type create_lpcore_tasks<1, hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&>(hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&)' (cpp/TimeWarpSimulation.hpp:45:2)
INFO: [HLS 214-131] Inlining function 'void create_lpcore_task<0>(hls::stream<TimeWarpEvent, 0>*, hls::stream<bool, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<ap_int<32>, 0>*)' into 'std::enable_if<(0) < (NUM_LPCORE), void>::type create_lpcore_tasks<0, hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&>(hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&)' (cpp/TimeWarpSimulation.hpp:45:2)
INFO: [HLS 214-131] Inlining function 'std::enable_if<(1) < (NUM_LPCORE), void>::type create_lpcore_tasks<1, hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&>(hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&)' into 'std::enable_if<(0) < (NUM_LPCORE), void>::type create_lpcore_tasks<0, hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&>(hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&)' (cpp/TimeWarpSimulation.hpp:46:5)
INFO: [HLS 214-131] Inlining function 'std::enable_if<(0) < (NUM_LPCORE), void>::type create_lpcore_tasks<0, hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&>(hls::stream<TimeWarpEvent, 0>*&, hls::stream<bool, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<TimeWarpEvent, 0>*&, hls::stream<ap_int<32>, 0>*&)' into 'simulation_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<bool, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<ap_int<32>, 0>*)' (cpp/TimeWarpSimulation.hpp:59:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.204.210.218.224.232.238.246.252.260.266.274.280.288.294.302.308.316.322.330.2061.2078.2127.2144.2193.2210.2259.2276.2325.2342.2391.2408.2457.2474.2523.2540.2589.2606.2655)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.574.580.586.3188.3216.3226.3254)' into 'MultiLFSR_PRNG::generate(int) (.3178.3185.3213.3223.3251)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.3178.3185.3213.3223.3251)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:58:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:58:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:58:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:58:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:58:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:58:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:58:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:58:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:58:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:58:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:58:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:58:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:58:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:58:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:58:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:58:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:58:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:58:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:58:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:58:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:58:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.4770.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 28.31 seconds. CPU system time: 1.58 seconds. Elapsed time: 30.76 seconds; current allocated memory: 761.098 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.098 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.05 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.58 seconds; current allocated memory: 937.762 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.71 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.02 seconds; current allocated memory: 1.167 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top' (cpp/LPCoreControl.cpp:32:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top.1' (cpp/LPCoreControl.cpp:32:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control.2'
	 'lpcore_commit_control.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top.1'
	 'event_queue_top<1>'
	 'state_buffer_top<1>'
	 'event_processor_top<1>'
	 'cancellation_unit_top<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'KPN.1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32:43), detected/extracted 2 process function(s): 
	 'lpcore_kernel<0>'
	 'lpcore_kernel<1>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.1 seconds. CPU system time: 0.16 seconds. Elapsed time: 4.65 seconds; current allocated memory: 1.390 GB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V.1' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'this_prng_generators' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V.1' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V.1' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V.1' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.0.0' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.1' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'this.3' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:141:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:241:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:243:39)
INFO: [HLS 200-472] Inferring partial write operation for 'this.4' (cpp/EventQueue.cpp:248:43)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file cpp/CommitControlDummy.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file cpp/CommitControlDummy.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 755.688 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (cpp/TimeWarpSimulation.hpp:69:6)
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 62.66 seconds. CPU system time: 7.42 seconds. Elapsed time: 71.49 seconds; current allocated memory: 757.922 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'commit_time_stream' with compact=bit mode in 32-bits (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'enqueue_event_stream' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'anti_message_stream' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'rollback_info_stream' with compact=bit mode in 48-bits (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_full_stream' with compact=bit mode in 1-bits (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'init_event_stream' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.99 seconds. CPU system time: 0.77 seconds. Elapsed time: 9.69 seconds; current allocated memory: 759.461 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.461 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 779.207 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 806.547 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'event_queue.lvt.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'event_queue.lp_youngest_issued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'event_queue.lvt.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'event_queue.lp_youngest_issued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:97:29) to (cpp/EventQueue.cpp:112:9) in function 'EventQueue::enqueue'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:114:25) to (cpp/EventQueue.cpp:115:25) in function 'EventQueue::enqueue'... converting 6 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i32P0A.i2' into 'EventQueue::enqueue' ().
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 852.176 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:243:39)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 940.449 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_top_test' ...
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>' to 'event_queue_top_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.22 seconds; current allocated memory: 941.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 941.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 941.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 941.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 942.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 942.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 942.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 942.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 942.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 943.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 943.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 943.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.809ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'enqueue' consists of the following:	wire read operation ('p_read_2') on port 'p_read4' [37]  (0 ns)
	'icmp' operation ('icmp_ln9', aesl_mux_load.4i32P0A.i2:9) [53]  (0.446 ns)
	'select' operation ('select_ln9_1', aesl_mux_load.4i32P0A.i2:9) [58]  (0.449 ns)
	'select' operation ('select_ln9_2', aesl_mux_load.4i32P0A.i2:9) [59]  (0 ns)
	'icmp' operation ('icmp_ln1073') [60]  (0.991 ns)
	blocking operation 1.92 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 945.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 945.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 945.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 945.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 947.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 947.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 947.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 947.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 948.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_21' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 948.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_22' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 950.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_23' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 951.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 953.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 954.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 956.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 960.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lvt_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lvt_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lvt_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lvt_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_oldest_unissued_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_oldest_unissued_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_oldest_unissued_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_oldest_unissued_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_heads_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_heads_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_heads_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_heads_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_tails_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_tails_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_tails_V_2' is power-on initialization.
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file cpp/CommitControlDummy.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file cpp/CommitControlDummy.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 755.711 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (cpp/TimeWarpSimulation.hpp:69:6)
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 59.02 seconds. CPU system time: 7.4 seconds. Elapsed time: 67.91 seconds; current allocated memory: 757.965 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'commit_time_stream' with compact=bit mode in 32-bits (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'enqueue_event_stream' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'anti_message_stream' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'rollback_info_stream' with compact=bit mode in 48-bits (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_full_stream' with compact=bit mode in 1-bits (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'init_event_stream' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.8 seconds. CPU system time: 0.79 seconds. Elapsed time: 9.95 seconds; current allocated memory: 759.500 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.500 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 779.156 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 806.445 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'event_queue.lvt.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'event_queue.lp_youngest_issued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'event_queue.lvt.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'event_queue.lp_youngest_issued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:97:29) to (cpp/EventQueue.cpp:112:9) in function 'EventQueue::enqueue'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:114:25) to (cpp/EventQueue.cpp:115:25) in function 'EventQueue::enqueue'... converting 6 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i32P0A.i2' into 'EventQueue::enqueue' ().
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 854.984 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:243:39)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 942.379 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_top_test' ...
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>' to 'event_queue_top_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.31 seconds; current allocated memory: 943.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 943.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 943.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 943.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 944.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 944.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 944.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 944.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 944.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 944.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 945.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 945.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.809ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'enqueue' consists of the following:	wire read operation ('p_read_2') on port 'p_read4' [37]  (0 ns)
	'icmp' operation ('icmp_ln9', aesl_mux_load.4i32P0A.i2:9) [53]  (0.446 ns)
	'select' operation ('select_ln9_1', aesl_mux_load.4i32P0A.i2:9) [58]  (0.449 ns)
	'select' operation ('select_ln9_2', aesl_mux_load.4i32P0A.i2:9) [59]  (0 ns)
	'icmp' operation ('icmp_ln1073') [60]  (0.991 ns)
	blocking operation 1.92 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 947.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 947.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 947.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 947.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 949.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 949.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 949.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 949.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 949.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_21' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 950.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_22' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 952.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_23' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 953.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 955.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 956.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 958.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 962.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lvt_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lvt_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lvt_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lvt_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_oldest_unissued_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_oldest_unissued_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_oldest_unissued_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_oldest_unissued_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_heads_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_heads_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_heads_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_heads_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_tails_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_tails_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_tails_V_2' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file cpp/CommitControlDummy.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file cpp/CommitControlDummy.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 755.711 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (cpp/TimeWarpSimulation.hpp:69:6)
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 60.57 seconds. CPU system time: 7.41 seconds. Elapsed time: 69.52 seconds; current allocated memory: 757.965 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/EventQueue.cpp:494:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:494:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'commit_time_stream' with compact=bit mode in 32-bits (cpp/EventQueue.cpp:494:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'enqueue_event_stream' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:494:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'anti_message_stream' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:494:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'rollback_info_stream' with compact=bit mode in 48-bits (cpp/EventQueue.cpp:494:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_full_stream' with compact=bit mode in 1-bits (cpp/EventQueue.cpp:494:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'init_event_stream' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:494:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.07 seconds. CPU system time: 0.8 seconds. Elapsed time: 10.2 seconds; current allocated memory: 759.516 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.516 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 779.156 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 806.469 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'event_queue.lvt.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'event_queue.lp_youngest_issued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'event_queue.lvt.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'event_queue.lp_youngest_issued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:97:29) to (cpp/EventQueue.cpp:112:9) in function 'EventQueue::enqueue'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:114:25) to (cpp/EventQueue.cpp:115:25) in function 'EventQueue::enqueue'... converting 6 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i32P0A.i2' into 'EventQueue::enqueue' ().
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 852.188 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:243:39)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 940.453 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_top_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.36 seconds; current allocated memory: 941.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 941.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 941.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 941.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 942.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 942.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 942.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 942.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 942.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 942.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 943.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 943.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.809ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'enqueue' consists of the following:	wire read operation ('p_read_2') on port 'p_read4' [37]  (0 ns)
	'icmp' operation ('icmp_ln9', aesl_mux_load.4i32P0A.i2:9) [53]  (0.446 ns)
	'select' operation ('select_ln9_1', aesl_mux_load.4i32P0A.i2:9) [58]  (0.449 ns)
	'select' operation ('select_ln9_2', aesl_mux_load.4i32P0A.i2:9) [59]  (0 ns)
	'icmp' operation ('icmp_ln1073') [60]  (0.991 ns)
	blocking operation 1.92 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 945.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 945.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 945.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 945.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 947.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 947.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 947.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 947.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 948.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_21' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 948.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_22' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 950.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_23' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 951.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 953.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 954.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 956.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 960.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lvt_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lvt_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lvt_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lvt_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_oldest_unissued_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_oldest_unissued_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_oldest_unissued_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_oldest_unissued_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_heads_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_heads_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_heads_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_heads_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_tails_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_tails_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_tails_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_tails_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_youngest_issued_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_youngest_issued_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_lp_youngest_issued_V_2' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.512 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (cpp/TimeWarpSimulation.hpp:69:6)
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 58.92 seconds. CPU system time: 7.24 seconds. Elapsed time: 67.82 seconds; current allocated memory: 757.738 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.441.447.453.1382.1410.1420.1448)' into 'MultiLFSR_PRNG::generate(int) (.1372.1379.1407.1417.1445)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.1372.1379.1407.1417.1445)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.3388.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.3386.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.3386.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.3386.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.3386.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 18.66 seconds. CPU system time: 1.2 seconds. Elapsed time: 20.6 seconds; current allocated memory: 760.652 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.652 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.75 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.07 seconds; current allocated memory: 863.391 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.99 seconds; current allocated memory: 1001.680 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top' automatically.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.516 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (cpp/TimeWarpSimulation.hpp:69:6)
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 62.08 seconds. CPU system time: 7.6 seconds. Elapsed time: 73.07 seconds; current allocated memory: 757.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'EventQueueEntry::EventQueueEntry()' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry()' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset()' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::EventQueue()' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.1260.1266.1272.2201.2229.2239.2267)' into 'MultiLFSR_PRNG::generate(int) (.2191.2198.2226.2236.2264)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.2191.2198.2226.2236.2264)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.3355.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.3353.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.3353.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 16.25 seconds. CPU system time: 1.2 seconds. Elapsed time: 18.24 seconds; current allocated memory: 760.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.609 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.01 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.43 seconds; current allocated memory: 869.820 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.12 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.38 seconds; current allocated memory: 1.036 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.516 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (cpp/TimeWarpSimulation.hpp:69:6)
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 43.04 seconds. CPU system time: 6.23 seconds. Elapsed time: 57.94 seconds; current allocated memory: 757.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'EventQueueEntry::EventQueueEntry()' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry()' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset()' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::EventQueue()' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.1260.1266.1272.2201.2229.2239.2267)' into 'MultiLFSR_PRNG::generate(int) (.2191.2198.2226.2236.2264)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.2191.2198.2226.2236.2264)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:55)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.3355.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.3353.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.3353.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.54 seconds. CPU system time: 1.01 seconds. Elapsed time: 20.5 seconds; current allocated memory: 760.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.609 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.15 seconds; current allocated memory: 869.820 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.36 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.7 seconds; current allocated memory: 1.036 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.516 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (cpp/TimeWarpSimulation.hpp:69:6)
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 43.07 seconds. CPU system time: 6.14 seconds. Elapsed time: 51.32 seconds; current allocated memory: 757.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'EventQueueEntry::EventQueueEntry()' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry()' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset()' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::EventQueue()' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.1194.1200.1206.1625.1653.1663.1691)' into 'MultiLFSR_PRNG::generate(int) (.1615.1622.1650.1660.1688)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.1615.1622.1650.1660.1688)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:55)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.2780.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.2777.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.2777.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.2778.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.2778.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.2778.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.2778.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.2778.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.71 seconds. CPU system time: 0.97 seconds. Elapsed time: 13.58 seconds; current allocated memory: 760.531 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.531 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 865.562 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1001.969 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.516 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (cpp/TimeWarpSimulation.hpp:69:6)
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 42.95 seconds. CPU system time: 6.03 seconds. Elapsed time: 50.84 seconds; current allocated memory: 757.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'EventQueueEntry::EventQueueEntry()' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry()' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset()' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::EventQueue()' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset()' into 'StateBuffer::StateBuffer()' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer()' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.1404.1410.1416.1835.1863.1873.1901)' into 'MultiLFSR_PRNG::generate(int) (.1825.1832.1860.1870.1898)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.1825.1832.1860.1870.1898)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:55)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.2813.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.2810.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.2810.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.2811.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.2811.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.2811.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.2811.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.2811.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.89 seconds. CPU system time: 1.01 seconds. Elapsed time: 13.88 seconds; current allocated memory: 760.562 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.562 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.01 seconds; current allocated memory: 863.539 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1002.145 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' in function 'state_buffer_top.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (cpp/StateBuffer.cpp:24) in function 'state_buffer_top.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' in function 'state_buffer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (cpp/StateBuffer.cpp:24) in function 'state_buffer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 755.516 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (cpp/TimeWarpSimulation.hpp:69:6)
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 42.93 seconds. CPU system time: 5.94 seconds. Elapsed time: 50.79 seconds; current allocated memory: 757.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'EventQueueEntry::EventQueueEntry()' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry()' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset()' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::EventQueue()' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset()' into 'StateBuffer::StateBuffer()' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer()' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.1404.1410.1416.1835.1863.1873.1901)' into 'MultiLFSR_PRNG::generate(int) (.1825.1832.1860.1870.1898)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.1825.1832.1860.1870.1898)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.7.10.86.159.220.783)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:55)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.2813.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.2810.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.2810.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.2811.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.2811.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.2811.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.2811.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.2811.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.72 seconds. CPU system time: 0.9 seconds. Elapsed time: 13.38 seconds; current allocated memory: 760.562 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.562 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.88 seconds; current allocated memory: 863.539 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.57 seconds; current allocated memory: 1002.148 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' in function 'state_buffer_top.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (cpp/StateBuffer.cpp:24) in function 'state_buffer_top.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' in function 'state_buffer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (cpp/StateBuffer.cpp:24) in function 'state_buffer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 755.516 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (cpp/TimeWarpSimulation.hpp:69:6)
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 43.21 seconds. CPU system time: 5.96 seconds. Elapsed time: 51.43 seconds; current allocated memory: 757.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueueEntry::EventQueueEntry()' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry()' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset()' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::EventQueue()' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset()' into 'StateBuffer::StateBuffer()' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer()' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.1404.1410.1416)' into 'MultiLFSR_PRNG::generate(int)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:55)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1936.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1931.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1931.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1932.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1932.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1932.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1932.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1932.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1933.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1934.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1934.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1934.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1934.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.41 seconds. CPU system time: 0.85 seconds. Elapsed time: 8.98 seconds; current allocated memory: 760.488 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.488 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 811.781 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.8 seconds; current allocated memory: 902.762 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' in function 'state_buffer_top.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (cpp/StateBuffer.cpp:24) in function 'state_buffer_top.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' in function 'state_buffer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (cpp/StateBuffer.cpp:24) in function 'state_buffer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'event_queue_top.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'event_queue_top.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'event_queue_top.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'event_queue_top.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.516 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (cpp/TimeWarpSimulation.hpp:69:6)
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 43.21 seconds. CPU system time: 6.1 seconds. Elapsed time: 52.18 seconds; current allocated memory: 757.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueueEntry::EventQueueEntry()' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry()' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset()' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::EventQueue()' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset()' into 'StateBuffer::StateBuffer()' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer()' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.cpp:208:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.1404.1410.1416)' into 'MultiLFSR_PRNG::generate(int)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'CancellationEntry::CancellationEntry()' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry()' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset()' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit()' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:55)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.hpp:79:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1900.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1895.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1895.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1896.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1896.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1896.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1896.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1896.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1897.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1898.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1898.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1898.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1898.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'event_queue_top(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'state_buffer_top(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.39 seconds. CPU system time: 0.88 seconds. Elapsed time: 9.29 seconds; current allocated memory: 760.547 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.547 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 838.750 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 934.441 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' in function 'state_buffer_top.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (cpp/StateBuffer.cpp:24) in function 'state_buffer_top.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' in function 'state_buffer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (cpp/StateBuffer.cpp:24) in function 'state_buffer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'event_queue_top.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'event_queue_top.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'event_queue_top.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'event_queue_top.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/EventQueue.cpp:51) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cpp/EventQueue.cpp:76) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/CancellationUnit.cpp:10) in function 'cancellation_unit_top<0>.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' in function 'cancellation_unit_top<0>.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (cpp/CancellationUnit.cpp:27) in function 'cancellation_unit_top<0>.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/CancellationUnit.cpp:10) in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (cpp/CancellationUnit.cpp:27) in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.26 seconds. CPU system time: 7.26 seconds. Elapsed time: 56.64 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.204.210.218.224.232.238.246.252.260.266.274.280.288.294.302.308.316.322.330.3681.3698.3747.3764.3813.3830.3879.3896.3945.3962.4011.4028.4077.4094.4143.4160.4209.4226.4275)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset() (.525.531.567.573.609.615.651.657.693.699.735.741.777.783.819.825.861.867.903.909.945.951.987.993.1029.1035.1071.1077.1113.1119)' into 'StateBuffer::StateBuffer()' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.1204.1210.1216.4331.4359.4369.4397)' into 'MultiLFSR_PRNG::generate(int) (.4321.4328.4356.4366.4394)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.4321.4328.4356.4366.4394)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'CancellationEntry::CancellationEntry() (.1750.1759.1786.1795.1822.1831.1858.1867.1894.1903.1930.1939.1966.1975.2002.2011.2038.2047.2074.2083.2110.2119.2146)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.1750.1759.1786.1795.1822.1831.1858.1867.1894.1903.1930.1939.1966.1975.2002.2011.2038.2047.2074.2083.2110.2119.2146)' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.1507.1513.1537.1543.1567.1573.1597.1603.1627.1633.1657.1663.1687.1693.1717.1723.1747.1756.1783.1792.1819.1828.1855.1864.1891.1900.1927.1936.1963.1972.1999.2008.2035.2044.2071.2080.2107.2116.2143)' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit()' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit()' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:6:250)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:6:644)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:6:306)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:6:700)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:6:193)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:6:137)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:6:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:6:587)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:6:531)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:6:426)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:55)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 21.08 seconds. CPU system time: 1.66 seconds. Elapsed time: 28.43 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.08 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.85 seconds; current allocated memory: 968.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'simulation_top' (cpp/TimeWarpSimulation.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.8 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.28 seconds; current allocated memory: 1.289 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (cpp/StateBuffer.cpp:24) in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (cpp/StateBuffer.cpp:24) in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/CancellationUnit.cpp:10) in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (cpp/CancellationUnit.cpp:27) in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/CancellationUnit.cpp:10) in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (cpp/CancellationUnit.cpp:27) in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_init_event_stream0' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_event_queue_full_stream0' (cpp/TimeWarpSimulation.cpp:6) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_anti_message_stream0' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_enqueue_event_stream0' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_output_event_stream0' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_cancellation_unit_output_stream0' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_commit_time_stream0' (cpp/TimeWarpSimulation.cpp:6) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_init_event_stream1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_event_queue_full_stream1' (cpp/TimeWarpSimulation.cpp:6) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_anti_message_stream1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_enqueue_event_stream1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_output_event_stream1' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_cancellation_unit_output_stream1' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'lpcore_commit_time_stream1' (cpp/TimeWarpSimulation.cpp:6) is invalid: it has no data producer
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-970] Internal stream 'lpcore_init_event_stream0' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'lpcore_init_event_stream0' has read operations in process function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1) (around /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32).
ERROR: [HLS 200-970] Internal stream 'lpcore_event_queue_full_stream0' (cpp/TimeWarpSimulation.cpp:6) failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'lpcore_event_queue_full_stream0' has write operations in process function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1) (around /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32).
ERROR: [HLS 200-970] Internal stream 'lpcore_anti_message_stream0' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'lpcore_anti_message_stream0' has read operations in process function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1) (around /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32).
ERROR: [HLS 200-970] Internal stream 'lpcore_enqueue_event_stream0' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'lpcore_enqueue_event_stream0' has read operations in process function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1) (around /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32).
ERROR: [HLS 200-970] Internal stream 'lpcore_output_event_stream0' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'lpcore_output_event_stream0' has write operations in process function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1) (around /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32).
ERROR: [HLS 200-970] Internal stream 'lpcore_cancellation_unit_output_stream0' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'lpcore_cancellation_unit_output_stream0' has write operations in process function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1) (around /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32).
ERROR: [HLS 200-970] Internal stream 'lpcore_commit_time_stream0' (cpp/TimeWarpSimulation.cpp:6) failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'lpcore_commit_time_stream0' has read operations in process function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1) (around /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32).
ERROR: [HLS 200-970] Internal stream 'lpcore_init_event_stream1' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'lpcore_init_event_stream1' has read operations in process function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1) (around /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32).
ERROR: [HLS 200-970] Internal stream 'lpcore_event_queue_full_stream1' (cpp/TimeWarpSimulation.cpp:6) failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'lpcore_event_queue_full_stream1' has write operations in process function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1) (around /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32).
ERROR: [HLS 200-970] Internal stream 'lpcore_anti_message_stream1' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'lpcore_anti_message_stream1' has read operations in process function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1) (around /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32).
ERROR: [HLS 200-970] Internal stream 'lpcore_enqueue_event_stream1' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'lpcore_enqueue_event_stream1' has read operations in process function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1) (around /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32).
ERROR: [HLS 200-970] Internal stream 'lpcore_output_event_stream1' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'lpcore_output_event_stream1' has write operations in process function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1) (around /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32).
ERROR: [HLS 200-970] Internal stream 'lpcore_cancellation_unit_output_stream1' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'lpcore_cancellation_unit_output_stream1' has write operations in process function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1) (around /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32).
ERROR: [HLS 200-970] Internal stream 'lpcore_commit_time_stream1' (cpp/TimeWarpSimulation.cpp:6) failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'lpcore_commit_time_stream1' has read operations in process function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1) (around /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:32).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.47 seconds. CPU system time: 7.18 seconds. Elapsed time: 56.74 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.204.210.218.224.232.238.246.252.260.266.274.280.288.294.302.308.316.322.330.3681.3698.3747.3764.3813.3830.3879.3896.3945.3962.4011.4028.4077.4094.4143.4160.4209.4226.4275)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset() (.525.531.567.573.609.615.651.657.693.699.735.741.777.783.819.825.861.867.903.909.945.951.987.993.1029.1035.1071.1077.1113.1119)' into 'StateBuffer::StateBuffer()' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.1204.1210.1216.4331.4359.4369.4397)' into 'MultiLFSR_PRNG::generate(int) (.4321.4328.4356.4366.4394)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.4321.4328.4356.4366.4394)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'CancellationEntry::CancellationEntry() (.1750.1759.1786.1795.1822.1831.1858.1867.1894.1903.1930.1939.1966.1975.2002.2011.2038.2047.2074.2083.2110.2119.2146)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.1750.1759.1786.1795.1822.1831.1858.1867.1894.1903.1930.1939.1966.1975.2002.2011.2038.2047.2074.2083.2110.2119.2146)' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.1507.1513.1537.1543.1567.1573.1597.1603.1627.1633.1657.1663.1687.1693.1717.1723.1747.1756.1783.1792.1819.1828.1855.1864.1891.1900.1927.1936.1963.1972.1999.2008.2035.2044.2071.2080.2107.2116.2143)' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit()' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit()' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:55)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.4854.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 21.37 seconds. CPU system time: 1.74 seconds. Elapsed time: 24.09 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.1 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.85 seconds; current allocated memory: 968.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.79 seconds. CPU system time: 0.14 seconds. Elapsed time: 3.17 seconds; current allocated memory: 1.289 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (cpp/StateBuffer.cpp:24) in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (cpp/StateBuffer.cpp:24) in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/CancellationUnit.cpp:10) in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (cpp/CancellationUnit.cpp:27) in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cpp/CancellationUnit.cpp:10) in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (cpp/CancellationUnit.cpp:27) in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top' (cpp/LPCoreControl.cpp:32:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top.1' (cpp/LPCoreControl.cpp:32:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control.2'
	 'lpcore_commit_control.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top.1'
	 'event_queue_top<1>'
	 'state_buffer_top<1>'
	 'event_processor_top<1>'
	 'cancellation_unit_top<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'simulation_top' (cpp/TimeWarpSimulation.cpp:3:1), detected/extracted 2 process function(s): 
	 'lpcore_kernel<0>'
	 'lpcore_kernel<1>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.45 seconds. CPU system time: 0.2 seconds. Elapsed time: 4.22 seconds; current allocated memory: 1.699 GB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.hpp:44:17) in function 'state_buffer_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.hpp:44:17) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.hpp:52:22) in function 'cancellation_unit_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.hpp:52:22) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:20:24)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:22:26)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:26:21)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' (cpp/StateBuffer.cpp:27:21)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:20:24)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:22:26)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:26:21)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' (cpp/StateBuffer.cpp:27:21)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'this_prng_generators' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V.1' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V.1' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V.1' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.0.0' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.1' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'this.3' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:141:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:241:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:243:39)
INFO: [HLS 200-472] Inferring partial write operation for 'this.4' (cpp/EventQueue.cpp:248:43)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:253:33)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.sender_id.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:23:24)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:25:25)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:29:21)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_sizes.V' (cpp/CancellationUnit.cpp:30:21)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:44:31)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:102:37)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:106:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:109:38)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:23:24)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:25:25)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:29:21)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_sizes.V' (cpp/CancellationUnit.cpp:30:21)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:44:31)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:102:37)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:106:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:109:38)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V.1'.
WARNING: [HLS 200-657] Generating channel causality_violation_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_control_top has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process event_queue_top<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-657] Generating channel causality_violation_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_control_top.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process event_queue_top<1> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.45 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.02 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'simulation_top' ...
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>' to 'event_queue_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_18_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_18_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_24_2' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_24_2'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>' to 'state_buffer_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<0>' to 'event_processor_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_1' to 'cancellation_unit_top_0_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_21_1' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_27_2' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_27_2'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>' to 'cancellation_unit_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel<0>' to 'lpcore_kernel_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_rollback_control.2' to 'lpcore_rollback_control_2'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_commit_control.3' to 'lpcore_commit_control_3'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_control_top.1' to 'lpcore_control_top_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>' to 'event_queue_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>_Pipeline_VITIS_LOOP_18_1' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_18_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>_Pipeline_VITIS_LOOP_24_2' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_24_2'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>' to 'state_buffer_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<1>' to 'event_processor_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>_Pipeline_1' to 'cancellation_unit_top_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>_Pipeline_VITIS_LOOP_21_1' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>_Pipeline_VITIS_LOOP_27_2' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_27_2'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>' to 'cancellation_unit_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel<1>' to 'lpcore_kernel_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_rollback_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.97 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_commit_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_control_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_1_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V_1' and 'load' operation ('event_queue_lp_oldest_unissued_V_1_load') on array 'event_queue_lp_oldest_unissued_V_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_1_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V_1' and 'load' operation ('event_queue_lp_oldest_unissued_V_1_load') on array 'event_queue_lp_oldest_unissued_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_24_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_10_out_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_10_out_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_10_out_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_10_out_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_rollback_control_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_commit_control_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_control_top_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_24_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_4_out_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_4_out_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_4_out_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_4_out_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simulation_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_rollback_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_rollback_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_commit_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_commit_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_control_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_control_top
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_control_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_21' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_22' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_23' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_18_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_24_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_81_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_event'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_27_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTObkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTOcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTOdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_kernel<0>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_kernel_0_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_rollback_control_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_rollback_control_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_commit_control_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_commit_control_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_control_top_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_control_top.1
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top_1/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_control_top_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_Pipeline_VITIS_LOOP_18_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_Pipeline_VITIS_LOOP_24_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_81_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_27_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTOfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTOg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTOhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUibs' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w129_d2_S' is changed to 'fifo_w129_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w80_d2_S' is changed to 'fifo_w80_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w209_d2_S' is changed to 'fifo_w209_d2_S_x' due to conflict.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_kernel<1>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_kernel_1_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simulation_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_init_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_init_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_event_queue_full_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_event_queue_full_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_anti_message_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_anti_message_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_enqueue_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_enqueue_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_output_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_output_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_cancellation_unit_output_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_cancellation_unit_output_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_commit_time_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_commit_time_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'simulation_top' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for simulation_top
INFO: [RTGEN 206-100] Finished creating RTL model for 'simulation_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.387 GB.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_lvt_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_state_buffer_top_0_s_state_buffer_buffer_state_lp_id_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_state_buffer_top_0_s_state_buffer_buffer_state_lvt_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_state_buffer_top_0_s_state_buffer_lp_heads_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_processor_top_0_s_event_processor_prng_generators_state_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTObkb_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTOdEe_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_lp_heads_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'causality_violation_stream_U(simulation_top_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'event_queue_rollback_info_stream_U(simulation_top_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_rollback_info_stream_U(simulation_top_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_rollback_info_stream_U(simulation_top_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'event_queue_commit_time_stream_U(simulation_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_commit_time_stream_U(simulation_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_commit_time_stream_U(simulation_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'issued_event_stream_U(simulation_top_fifo_w129_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_input_stream_U(simulation_top_fifo_w80_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'event_processor_input_stream_U(simulation_top_fifo_w209_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_input_stream_U(simulation_top_fifo_w129_d2_S)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_processor_top_1_s_event_processor_prng_generators_state_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'causality_violation_stream_U(simulation_top_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'event_queue_rollback_info_stream_U(simulation_top_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_rollback_info_stream_U(simulation_top_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_rollback_info_stream_U(simulation_top_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'event_queue_commit_time_stream_U(simulation_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_commit_time_stream_U(simulation_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_commit_time_stream_U(simulation_top_fifo_w32_d2_S_x)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.49 seconds. CPU system time: 7.1 seconds. Elapsed time: 58.76 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.204.210.218.224.232.238.246.252.260.266.274.280.288.294.302.308.316.322.330.2061.2078.2127.2144.2193.2210.2259.2276.2325.2342.2391.2408.2457.2474.2523.2540.2589.2606.2655)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.574.580.586.3188.3216.3226.3254)' into 'MultiLFSR_PRNG::generate(int) (.3178.3185.3213.3223.3251)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.3178.3185.3213.3223.3251)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:55)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.4770.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.61 seconds. CPU system time: 1.59 seconds. Elapsed time: 22.93 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.88 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.36 seconds; current allocated memory: 920.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.01 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.3 seconds; current allocated memory: 1.149 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top' (cpp/LPCoreControl.cpp:32:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top.1' (cpp/LPCoreControl.cpp:32:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control.2'
	 'lpcore_commit_control.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top.1'
	 'event_queue_top<1>'
	 'state_buffer_top<1>'
	 'event_processor_top<1>'
	 'cancellation_unit_top<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'simulation_top' (cpp/TimeWarpSimulation.cpp:3:1), detected/extracted 2 process function(s): 
	 'lpcore_kernel<0>'
	 'lpcore_kernel<1>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.07 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.59 seconds; current allocated memory: 1.430 GB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V.1' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'this_prng_generators' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V.1' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V.1' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V.1' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.0.0' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.1' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'this.3' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:141:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:241:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:243:39)
INFO: [HLS 200-472] Inferring partial write operation for 'this.4' (cpp/EventQueue.cpp:248:43)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:253:33)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:44:31)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:102:37)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:106:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:109:38)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V.1' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:44:31)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:102:37)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:106:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:109:38)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V.1'.
WARNING: [HLS 200-657] Generating channel causality_violation_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_control_top has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process event_queue_top<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-657] Generating channel causality_violation_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_control_top.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process event_queue_top<1> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.75 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.18 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'simulation_top' ...
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>' to 'event_queue_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>' to 'state_buffer_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<0>' to 'event_processor_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>' to 'cancellation_unit_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel<0>' to 'lpcore_kernel_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_rollback_control.2' to 'lpcore_rollback_control_2'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_commit_control.3' to 'lpcore_commit_control_3'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_control_top.1' to 'lpcore_control_top_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>' to 'event_queue_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>' to 'state_buffer_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<1>' to 'event_processor_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>' to 'cancellation_unit_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel<1>' to 'lpcore_kernel_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_rollback_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_commit_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_control_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_1_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V_1' and 'load' operation ('event_queue_lp_oldest_unissued_V_1_load') on array 'event_queue_lp_oldest_unissued_V_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_1_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V_1' and 'load' operation ('event_queue_lp_oldest_unissued_V_1_load') on array 'event_queue_lp_oldest_unissued_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_1_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_1_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V_1' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V_1'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_1_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_1_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V_1' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_1_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_1_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V_1' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V_1'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_1_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_1_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V_1' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_rollback_control_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_commit_control_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_control_top_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simulation_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_rollback_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_rollback_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_commit_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_commit_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_control_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_control_top
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_control_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_21' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_22' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_23' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_81_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_event'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_1_RAM_dEe' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_1_RAM_AUeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_kernel<0>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_kernel_0_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_rollback_control_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_rollback_control_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_commit_control_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_commit_control_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_control_top_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_control_top.1
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top_1/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_control_top_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_81_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTOfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTOg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUhbi' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTOibs' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w129_d2_S' is changed to 'fifo_w129_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w80_d2_S' is changed to 'fifo_w80_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w209_d2_S' is changed to 'fifo_w209_d2_S_x' due to conflict.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_kernel<1>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_kernel_1_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simulation_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_init_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_init_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_event_queue_full_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_event_queue_full_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_anti_message_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_anti_message_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_enqueue_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_enqueue_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_output_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_output_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_cancellation_unit_output_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_cancellation_unit_output_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_commit_time_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_commit_time_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'simulation_top' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for simulation_top
INFO: [RTGEN 206-100] Finished creating RTL model for 'simulation_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.930 GB.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_lvt_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_state_buffer_top_0_s_state_buffer_lp_heads_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_state_buffer_top_0_s_state_buffer_lp_sizes_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_processor_top_0_s_event_processor_prng_generators_state_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.33 seconds. CPU system time: 7.12 seconds. Elapsed time: 56.6 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.204.210.218.224.232.238.246.252.260.266.274.280.288.294.302.308.316.322.330.2061.2078.2127.2144.2193.2210.2259.2276.2325.2342.2391.2408.2457.2474.2523.2540.2589.2606.2655)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.574.580.586.3188.3216.3226.3254)' into 'MultiLFSR_PRNG::generate(int) (.3178.3185.3213.3223.3251)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.3178.3185.3213.3223.3251)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:55)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.4769.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.71 seconds. CPU system time: 1.7 seconds. Elapsed time: 24.9 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.88 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.17 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.09 seconds; current allocated memory: 1.149 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<0>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<0>'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<1>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control.1'
	 'lpcore_commit_control.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<1>'
	 'event_queue_top<1>'
	 'state_buffer_top<1>'
	 'event_processor_top<1>'
	 'cancellation_unit_top<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'simulation_top' (cpp/TimeWarpSimulation.cpp:3:1), detected/extracted 2 process function(s): 
	 'lpcore_kernel<0>'
	 'lpcore_kernel<1>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.05 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.79 seconds; current allocated memory: 1.430 GB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V.1' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'this_prng_generators' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V.1' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V.1' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V.1' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.0.0' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.1' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'this.3' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:141:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:241:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:243:39)
INFO: [HLS 200-472] Inferring partial write operation for 'this.4' (cpp/EventQueue.cpp:248:43)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:253:33)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:44:31)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:102:37)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:106:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:109:38)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V.1' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:44:31)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:102:37)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:106:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:109:38)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V.1'.
WARNING: [HLS 200-657] Generating channel causality_violation_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_control_top<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process event_queue_top<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-657] Generating channel causality_violation_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_control_top<1> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process event_queue_top<1> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.75 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.21 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'simulation_top' ...
WARNING: [SYN 201-103] Legalizing function name 'lpcore_control_top<0>' to 'lpcore_control_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>' to 'event_queue_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>' to 'state_buffer_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<0>' to 'event_processor_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>' to 'cancellation_unit_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel<0>' to 'lpcore_kernel_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_rollback_control.1' to 'lpcore_rollback_control_1'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_commit_control.2' to 'lpcore_commit_control_2'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_control_top<1>' to 'lpcore_control_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>' to 'event_queue_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>' to 'state_buffer_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<1>' to 'event_processor_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>' to 'cancellation_unit_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel<1>' to 'lpcore_kernel_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_rollback_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_commit_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_control_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_1_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V_1' and 'load' operation ('event_queue_lp_oldest_unissued_V_1_load') on array 'event_queue_lp_oldest_unissued_V_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_1_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V_1' and 'load' operation ('event_queue_lp_oldest_unissued_V_1_load') on array 'event_queue_lp_oldest_unissued_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_1_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_1_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V_1' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V_1'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_1_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_1_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V_1' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_1_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_1_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V_1' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V_1'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_1_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_1_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V_1' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_rollback_control_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_commit_control_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_control_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simulation_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_rollback_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_rollback_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_commit_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_commit_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_control_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_control_top<0>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top_0_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_control_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_21' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_22' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_23' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_81_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_event'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_1_RAM_dEe' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_1_RAM_AUeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_kernel<0>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_kernel_0_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_rollback_control_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_rollback_control_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_commit_control_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_commit_control_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_control_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_control_top<1>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top_1_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_control_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_81_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTOfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTOg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUhbi' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTOibs' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w129_d2_S' is changed to 'fifo_w129_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w80_d2_S' is changed to 'fifo_w80_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w209_d2_S' is changed to 'fifo_w209_d2_S_x' due to conflict.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_kernel<1>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_kernel_1_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simulation_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_init_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_init_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_event_queue_full_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_event_queue_full_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_anti_message_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_anti_message_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_enqueue_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_enqueue_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_output_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_output_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_cancellation_unit_output_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_cancellation_unit_output_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_commit_time_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_commit_time_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'simulation_top' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for simulation_top
INFO: [RTGEN 206-100] Finished creating RTL model for 'simulation_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.930 GB.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_lvt_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_state_buffer_top_0_s_state_buffer_lp_heads_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_state_buffer_top_0_s_state_buffer_lp_sizes_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_processor_top_0_s_event_processor_prng_generators_state_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud_ram (RAM)' using auto RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.56 seconds. CPU system time: 7.77 seconds. Elapsed time: 57.6 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.204.210.218.224.232.238.246.252.260.266.274.280.288.294.302.308.316.322.330.2061.2078.2127.2144.2193.2210.2259.2276.2325.2342.2391.2408.2457.2474.2523.2540.2589.2606.2655)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:60:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.574.580.586.3188.3216.3226.3254)' into 'MultiLFSR_PRNG::generate(int) (.3178.3185.3213.3223.3251)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.3178.3185.3213.3223.3251)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/GlobalControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 52.24 seconds. CPU system time: 7.96 seconds. Elapsed time: 61.63 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_1' (cpp/GlobalControl.cpp:84:22) in function 'commit_control_top' completely with a factor of 2 (cpp/GlobalControl.cpp:75:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (cpp/GlobalControl.cpp:53:22) in function 'gvt_tracker_top' completely with a factor of 2 (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_12_1' (cpp/GlobalControl.cpp:12:22) in function 'event_router_top' completely with a factor of 2 (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_core_id(int)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'update_min(ap_int<32>*)' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&)' (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.243.249.257.263.271.277.285.291.299.305.313.319.327.333.341.347.355.361.369.2103.2120.2169.2186.2235.2252.2301.2318.2367.2384.2433.2450.2499.2516.2565.2582.2631.2648.2697)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:60:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.613.619.625.3230.3258.3268.3296)' into 'MultiLFSR_PRNG::generate(int) (.3220.3227.3255.3265.3293)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.3220.3227.3255.3265.3293)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:14:29)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:13:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_lvt_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:10:22)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:9:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:8:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:7:23)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:55)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:14:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:14:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:13:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:13:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_0' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_1' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:9:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:9:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:8:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:8:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:7:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:7:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:6:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'commit_control_top(hls::stream<ap_int<32>, 0>&, hls::stream<bool, 0>*, hls::stream<ap_int<32>, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.4811.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.62 seconds. CPU system time: 1.76 seconds. Elapsed time: 23.36 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.89 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.48 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'simulation_top' (cpp/TimeWarpSimulation.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.05 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.33 seconds; current allocated memory: 1.133 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_commit_time_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_commit_time_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_cancellation_unit_output_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_cancellation_unit_output_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_output_event_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_output_event_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'gvt_stream' (cpp/TimeWarpSimulation.cpp:11) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_lvt_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_lvt_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_enqueue_event_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_enqueue_event_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_anti_message_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_anti_message_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_event_queue_full_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_event_queue_full_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<0>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<0>'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<1>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control.1'
	 'lpcore_commit_control.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<1>'
	 'event_queue_top<1>'
	 'state_buffer_top<1>'
	 'event_processor_top<1>'
	 'cancellation_unit_top<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'KPN.1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:11:43), detected/extracted 5 process function(s): 
	 'event_router_top'
	 'gvt_tracker_top'
	 'commit_control_top'
	 'lpcore_kernel<0>'
	 'lpcore_kernel<1>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.16 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.86 seconds; current allocated memory: 1.414 GB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V.1' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'this_prng_generators' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'lvt_arr.V' (cpp/GlobalControl.cpp:59:32)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V.1' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V.1' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V.1' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.0.0' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.1' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'this.3' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:136:36)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/GlobalControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 52.54 seconds. CPU system time: 8.21 seconds. Elapsed time: 64.61 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_1' (cpp/GlobalControl.cpp:84:22) in function 'commit_control_top' completely with a factor of 2 (cpp/GlobalControl.cpp:75:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (cpp/GlobalControl.cpp:53:22) in function 'gvt_tracker_top' completely with a factor of 2 (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_12_1' (cpp/GlobalControl.cpp:12:22) in function 'event_router_top' completely with a factor of 2 (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_core_id(int)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'update_min(ap_int<32>*)' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&)' (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.243.249.257.263.271.277.285.291.299.305.313.319.327.333.341.347.355.361.369.2103.2120.2169.2186.2235.2252.2301.2318.2367.2384.2433.2450.2499.2516.2565.2582.2631.2648.2697)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:60:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.613.619.625.3230.3258.3268.3296)' into 'MultiLFSR_PRNG::generate(int) (.3220.3227.3255.3265.3293)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.3220.3227.3255.3265.3293)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:14:29)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:13:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_lvt_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:10:22)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:9:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:8:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:7:23)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:55)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:14:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:14:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:13:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:13:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_0' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_1' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:9:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:9:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:8:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:8:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:7:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:7:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:6:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'commit_control_top(hls::stream<ap_int<32>, 0>&, hls::stream<bool, 0>*, hls::stream<ap_int<32>, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.4811.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.68 seconds. CPU system time: 1.72 seconds. Elapsed time: 23.27 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.9 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.58 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'simulation_top' (cpp/TimeWarpSimulation.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.05 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.33 seconds; current allocated memory: 1.133 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_commit_time_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_commit_time_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_cancellation_unit_output_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_cancellation_unit_output_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_output_event_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_output_event_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'gvt_stream' (cpp/TimeWarpSimulation.cpp:11) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_lvt_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_lvt_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_enqueue_event_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_enqueue_event_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_anti_message_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_anti_message_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_event_queue_full_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_event_queue_full_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<0>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<0>'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<1>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control.1'
	 'lpcore_commit_control.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<1>'
	 'event_queue_top<1>'
	 'state_buffer_top<1>'
	 'event_processor_top<1>'
	 'cancellation_unit_top<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'KPN.1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:11:43), detected/extracted 5 process function(s): 
	 'event_router_top'
	 'gvt_tracker_top'
	 'commit_control_top'
	 'lpcore_kernel<0>'
	 'lpcore_kernel<1>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.15 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.88 seconds; current allocated memory: 1.414 GB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V.1' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'this_prng_generators' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'lvt_arr.V' (cpp/GlobalControl.cpp:59:32)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V.1' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V.1' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V.1' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.0.0' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.1' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'this.3' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:136:36)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/GlobalControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 52.17 seconds. CPU system time: 7.91 seconds. Elapsed time: 61.91 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_1' (cpp/GlobalControl.cpp:84:22) in function 'commit_control_top' completely with a factor of 2 (cpp/GlobalControl.cpp:75:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (cpp/GlobalControl.cpp:53:22) in function 'gvt_tracker_top' completely with a factor of 2 (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_12_1' (cpp/GlobalControl.cpp:12:22) in function 'event_router_top' completely with a factor of 2 (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_core_id(int)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'update_min(ap_int<32>*)' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&)' (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.243.249.257.263.271.277.285.291.299.305.313.319.327.333.341.347.355.361.369.2103.2120.2169.2186.2235.2252.2301.2318.2367.2384.2433.2450.2499.2516.2565.2582.2631.2648.2697)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:60:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.613.619.625.3230.3258.3268.3296)' into 'MultiLFSR_PRNG::generate(int) (.3220.3227.3255.3265.3293)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.3220.3227.3255.3265.3293)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:14:29)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:13:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_lvt_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:10:22)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:9:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:8:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:7:23)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:55)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:14:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:14:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:13:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:13:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_0' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_1' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:9:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:9:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:8:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:8:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:7:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:7:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:6:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'commit_control_top(hls::stream<ap_int<32>, 0>&, hls::stream<bool, 0>*, hls::stream<ap_int<32>, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.4811.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.65 seconds. CPU system time: 1.74 seconds. Elapsed time: 23.17 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.89 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.48 seconds; current allocated memory: 920.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'simulation_top' (cpp/TimeWarpSimulation.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.05 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.41 seconds; current allocated memory: 1.149 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_commit_time_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_commit_time_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_cancellation_unit_output_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_cancellation_unit_output_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_output_event_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_output_event_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'gvt_stream' (cpp/TimeWarpSimulation.cpp:11) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_lvt_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_lvt_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_enqueue_event_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_enqueue_event_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_anti_message_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_anti_message_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_event_queue_full_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_event_queue_full_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<0>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<0>'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<1>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control.1'
	 'lpcore_commit_control.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<1>'
	 'event_queue_top<1>'
	 'state_buffer_top<1>'
	 'event_processor_top<1>'
	 'cancellation_unit_top<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'KPN.1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:11:43), detected/extracted 5 process function(s): 
	 'event_router_top'
	 'gvt_tracker_top'
	 'commit_control_top'
	 'lpcore_kernel<0>'
	 'lpcore_kernel<1>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.18 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.89 seconds; current allocated memory: 1.430 GB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V.1' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'this_prng_generators' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'lvt_arr.V' (cpp/GlobalControl.cpp:59:32)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V.1' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V.1' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V.1' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.0.0' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.1' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'this.3' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:136:36)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/GlobalControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 52.24 seconds. CPU system time: 7.65 seconds. Elapsed time: 61.09 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (cpp/GlobalControl.cpp:53:22) in function 'gvt_tracker_top' completely with a factor of 2 (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'update_min(ap_int<32>*)' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&)' (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_lvt_stream': Complete partitioning on dimension 1. (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'gvt_stream' with compact=bit mode in 32-bits (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_1' with compact=bit mode in 48-bits (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_0' with compact=bit mode in 48-bits (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.6 seconds. Elapsed time: 4.49 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'lvt_arr.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'lvt_arr.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9) to (cpp/GlobalControl.cpp:34:22) in function 'gvt_tracker_top'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9) to (cpp/GlobalControl.cpp:34:22) in function 'gvt_tracker_top'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gvt_tracker_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gvt_tracker_top_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gvt_tracker_top_Pipeline_VITIS_LOOP_34_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/GlobalControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.53 seconds. CPU system time: 7.24 seconds. Elapsed time: 56.87 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_12_1' (cpp/GlobalControl.cpp:12:22) in function 'event_router_top' completely with a factor of 2 (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_core_id(int)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.88 seconds. CPU system time: 0.65 seconds. Elapsed time: 4.99 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_router_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_router_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_router_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'event_router_top/lpcore_output_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_router_top/lpcore_output_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_router_top/lpcore_cancellation_unit_output_stream_0' to 'ap_fifo'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/GlobalControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.88 seconds. CPU system time: 7.37 seconds. Elapsed time: 57.31 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:60:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.375.381.387)' into 'MultiLFSR_PRNG::generate(int)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:55)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'commit_time_stream' with compact=bit mode in 32-bits (cpp/LPCore.cpp:110:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_output_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:110:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:110:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lvt_stream' with compact=bit mode in 48-bits (cpp/LPCore.cpp:110:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'enqueue_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:110:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'anti_message_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:110:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_full_stream' with compact=bit mode in 1-bits (cpp/LPCore.cpp:110:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'init_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:110:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.12 seconds. CPU system time: 1.2 seconds. Elapsed time: 8.72 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 840.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<0>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<0>'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:8:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 904.184 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'event_processor.prng.generators.state.V' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:141:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:241:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:243:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:248:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:253:33)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:44:31)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:102:37)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:106:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:109:38)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'.
WARNING: [HLS 200-657] Generating channel causality_violation_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_control_top<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process event_queue_top<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-649] ap_ctrl_none interface is illegal for lpcore_kernel<0> because it is instantiated in a sequential context
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.56 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lpcore_top' ...
WARNING: [SYN 201-103] Legalizing function name 'lpcore_control_top<0>' to 'lpcore_control_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>' to 'event_queue_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>' to 'state_buffer_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<0>' to 'event_processor_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>' to 'cancellation_unit_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel<0>' to 'lpcore_kernel_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_rollback_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_commit_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_control_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_rollback_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_rollback_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_commit_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_commit_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_control_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_control_top<0>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top_0_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_control_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_21' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_22' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_23' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_81_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_event'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTObkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTOcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUdEe' due to the length limit 80
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/GlobalControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.45 seconds. CPU system time: 7.31 seconds. Elapsed time: 56.96 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_1' (cpp/GlobalControl.cpp:84:22) in function 'commit_control_top' completely with a factor of 2 (cpp/GlobalControl.cpp:75:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (cpp/GlobalControl.cpp:53:22) in function 'gvt_tracker_top' completely with a factor of 2 (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_12_1' (cpp/GlobalControl.cpp:12:22) in function 'event_router_top' completely with a factor of 2 (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_core_id(int)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'update_min(ap_int<32>*)' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&)' (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.243.249.257.263.271.277.285.291.299.305.313.319.327.333.341.347.355.361.369.2103.2120.2169.2186.2235.2252.2301.2318.2367.2384.2433.2450.2499.2516.2565.2582.2631.2648.2697)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:60:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.613.619.625.3230.3258.3268.3296)' into 'MultiLFSR_PRNG::generate(int) (.3220.3227.3255.3265.3293)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.3220.3227.3255.3265.3293)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:14:46)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:13:49)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:49)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_lvt_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:10:39)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:9:49)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:8:49)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:7:40)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:55)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:14:46)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:14:46)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:13:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:13:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_0' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:10:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_1' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:10:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:9:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:9:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:8:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:8:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:7:40)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:7:40)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:6:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'commit_control_top(hls::stream<ap_int<32>, 0>&, hls::stream<bool, 0>*, hls::stream<ap_int<32>, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.4811.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.8 seconds. CPU system time: 1.76 seconds. Elapsed time: 23.63 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.88 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.46 seconds; current allocated memory: 920.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'simulation_top' (cpp/TimeWarpSimulation.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.03 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.41 seconds; current allocated memory: 1.149 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_commit_time_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_commit_time_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_cancellation_unit_output_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_cancellation_unit_output_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_output_event_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_output_event_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'gvt_stream' (cpp/TimeWarpSimulation.cpp:11) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_lvt_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_lvt_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_enqueue_event_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_enqueue_event_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_anti_message_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_anti_message_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_event_queue_full_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_event_queue_full_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<0>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<0>'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<1>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control.1'
	 'lpcore_commit_control.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<1>'
	 'event_queue_top<1>'
	 'state_buffer_top<1>'
	 'event_processor_top<1>'
	 'cancellation_unit_top<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'KPN.1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:11:43), detected/extracted 5 process function(s): 
	 'event_router_top'
	 'gvt_tracker_top'
	 'commit_control_top'
	 'lpcore_kernel<0>'
	 'lpcore_kernel<1>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.26 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.95 seconds; current allocated memory: 1.430 GB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V.1' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'this_prng_generators' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'lvt_arr.V' (cpp/GlobalControl.cpp:59:32)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V.1' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V.1' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V.1' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.0.0' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.1' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'this.3' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:136:36)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/GlobalControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.71 seconds. CPU system time: 7.46 seconds. Elapsed time: 58.9 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_85_1' (cpp/GlobalControl.cpp:85:22) in function 'commit_control_top' completely with a factor of 2 (cpp/GlobalControl.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (cpp/GlobalControl.cpp:53:22) in function 'gvt_tracker_top' completely with a factor of 2 (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_12_1' (cpp/GlobalControl.cpp:12:22) in function 'event_router_top' completely with a factor of 2 (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_core_id(int)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'update_min(ap_int<32>*)' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&)' (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.243.249.257.263.271.277.285.291.299.305.313.319.327.333.341.347.355.361.369.2103.2120.2169.2186.2235.2252.2301.2318.2367.2384.2433.2450.2499.2516.2565.2582.2631.2648.2697)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:60:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.613.619.625.3230.3258.3268.3296)' into 'MultiLFSR_PRNG::generate(int) (.3220.3227.3255.3265.3293)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.3220.3227.3255.3265.3293)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:15:46)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:14:49)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:13:49)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_lvt_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:11:39)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:10:49)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:9:49)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:8:40)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:7:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:55)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:15:46)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:15:46)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:14:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:14:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:13:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:13:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_0' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:11:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_1' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:11:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:10:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:10:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:9:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:9:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:8:40)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:8:40)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dummy_stream' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:7:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:7:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:7:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'commit_control_top(hls::stream<ap_int<32>, 0>&, hls::stream<bool, 0>*, hls::stream<ap_int<32>, 0>*, hls::stream<bool, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.4811.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.74 seconds. CPU system time: 1.75 seconds. Elapsed time: 23.33 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.89 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.49 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.03 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.31 seconds; current allocated memory: 1.133 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_commit_time_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_commit_time_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_cancellation_unit_output_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_cancellation_unit_output_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_output_event_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_output_event_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'gvt_stream' (cpp/TimeWarpSimulation.cpp:12) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_lvt_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_lvt_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_enqueue_event_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_enqueue_event_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_anti_message_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_anti_message_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_event_queue_full_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_event_queue_full_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<0>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<0>'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<1>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control.1'
	 'lpcore_commit_control.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<1>'
	 'event_queue_top<1>'
	 'state_buffer_top<1>'
	 'event_processor_top<1>'
	 'cancellation_unit_top<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'KPN.1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:12:43), detected/extracted 5 process function(s): 
	 'event_router_top'
	 'gvt_tracker_top'
	 'commit_control_top'
	 'lpcore_kernel<0>'
	 'lpcore_kernel<1>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.18 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.86 seconds; current allocated memory: 1.414 GB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V.1' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'this_prng_generators' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'lvt_arr.V' (cpp/GlobalControl.cpp:59:32)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V.1' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V.1' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V.1' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.0.0' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.1' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'this.3' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:141:33)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/GlobalControl.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'dummy_stream' (cpp/GlobalControl.cpp:75:24)
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.69 seconds. CPU system time: 7.48 seconds. Elapsed time: 62.63 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (cpp/GlobalControl.cpp:53:22) in function 'gvt_tracker_top' completely with a factor of 2 (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_12_1' (cpp/GlobalControl.cpp:12:22) in function 'event_router_top' completely with a factor of 2 (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_core_id(int)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'update_min(ap_int<32>*)' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&)' (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.243.249.257.263.271.277.285.291.299.305.313.319.327.333.341.347.355.361.369.2103.2120.2169.2186.2235.2252.2301.2318.2367.2384.2433.2450.2499.2516.2565.2582.2631.2648.2697)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:60:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.613.619.625.3230.3258.3268.3296)' into 'MultiLFSR_PRNG::generate(int) (.3220.3227.3255.3265.3293)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.3220.3227.3255.3265.3293)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/GlobalControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.41 seconds. CPU system time: 7.31 seconds. Elapsed time: 56.82 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_1' (cpp/GlobalControl.cpp:84:22) in function 'commit_control_top' completely with a factor of 2 (cpp/GlobalControl.cpp:75:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (cpp/GlobalControl.cpp:53:22) in function 'gvt_tracker_top' completely with a factor of 2 (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_12_1' (cpp/GlobalControl.cpp:12:22) in function 'event_router_top' completely with a factor of 2 (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_core_id(int)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'update_min(ap_int<32>*)' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&)' (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/GlobalControl.cpp:106:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/GlobalControl.cpp:106:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/GlobalControl.cpp:106:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/GlobalControl.cpp:106:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_lvt_stream': Complete partitioning on dimension 1. (cpp/GlobalControl.cpp:106:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/GlobalControl.cpp:106:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/GlobalControl.cpp:106:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/GlobalControl.cpp:106:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/GlobalControl.cpp:106:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/GlobalControl.cpp:106:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/GlobalControl.cpp:106:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_1' with compact=bit mode in 48-bits (cpp/GlobalControl.cpp:106:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_0' with compact=bit mode in 48-bits (cpp/GlobalControl.cpp:106:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/GlobalControl.cpp:106:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/GlobalControl.cpp:106:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/GlobalControl.cpp:106:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/GlobalControl.cpp:106:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/GlobalControl.cpp:106:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/GlobalControl.cpp:106:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/GlobalControl.cpp:106:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/GlobalControl.cpp:106:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'commit_control_top(hls::stream<ap_int<32>, 0>&, hls::stream<bool, 0>*, hls::stream<ap_int<32>, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.23 seconds. CPU system time: 0.77 seconds. Elapsed time: 5.5 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
WARNING: [HLS 200-805] An internal stream 'gvt_stream' (cpp/GlobalControl.cpp:107) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'global_control_top' (cpp/GlobalControl.cpp:32:1), detected/extracted 3 process function(s): 
	 'event_router_top'
	 'gvt_tracker_top'
	 'commit_control_top'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'lvt_arr.V' (cpp/GlobalControl.cpp:59:32)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process commit_control_top has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'global_control_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_router_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.13 seconds; current allocated memory: 904.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gvt_tracker_top_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 904.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gvt_tracker_top_Pipeline_VITIS_LOOP_34_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 904.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gvt_tracker_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 904.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_control_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 904.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_control_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 904.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/GlobalControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.5 seconds. CPU system time: 7.23 seconds. Elapsed time: 56.87 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.204.210.218.224.232.238.246.252.260.266.274.280.288.294.302.308.316.322.330.2061.2078.2127.2144.2193.2210.2259.2276.2325.2342.2391.2408.2457.2474.2523.2540.2589.2606.2655)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:60:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.574.580.586.3188.3216.3226.3254)' into 'MultiLFSR_PRNG::generate(int) (.3178.3185.3213.3223.3251)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.3178.3185.3213.3223.3251)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_lvt_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:55)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_1' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_0' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.4769.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.48 seconds. CPU system time: 1.8 seconds. Elapsed time: 23.1 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.87 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.37 seconds; current allocated memory: 920.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.01 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.35 seconds; current allocated memory: 1.149 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<0>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<0>'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<1>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control.1'
	 'lpcore_commit_control.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<1>'
	 'event_queue_top<1>'
	 'state_buffer_top<1>'
	 'event_processor_top<1>'
	 'cancellation_unit_top<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'multi_lpcore_top' (cpp/TimeWarpSimulation.cpp:3:1), detected/extracted 2 process function(s): 
	 'lpcore_kernel<0>'
	 'lpcore_kernel<1>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.06 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.69 seconds; current allocated memory: 1.430 GB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V.1' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'this_prng_generators' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V.1' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V.1' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V.1' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.0.0' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.1' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'this.3' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:141:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:241:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:243:39)
INFO: [HLS 200-472] Inferring partial write operation for 'this.4' (cpp/EventQueue.cpp:248:43)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:253:33)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:44:31)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:102:37)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:106:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:109:38)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V.1' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:44:31)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:102:37)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:106:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:109:38)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V.1'.
WARNING: [HLS 200-657] Generating channel causality_violation_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_control_top<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process event_queue_top<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-657] Generating channel causality_violation_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_control_top<1> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process event_queue_top<1> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.78 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.21 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multi_lpcore_top' ...
WARNING: [SYN 201-103] Legalizing function name 'lpcore_control_top<0>' to 'lpcore_control_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>' to 'event_queue_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>' to 'state_buffer_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<0>' to 'event_processor_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>' to 'cancellation_unit_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel<0>' to 'lpcore_kernel_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_rollback_control.1' to 'lpcore_rollback_control_1'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_commit_control.2' to 'lpcore_commit_control_2'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_control_top<1>' to 'lpcore_control_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>' to 'event_queue_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>' to 'state_buffer_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<1>' to 'event_processor_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>' to 'cancellation_unit_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel<1>' to 'lpcore_kernel_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_rollback_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_commit_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_control_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_1_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V_1' and 'load' operation ('event_queue_lp_oldest_unissued_V_1_load') on array 'event_queue_lp_oldest_unissued_V_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_1_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V_1' and 'load' operation ('event_queue_lp_oldest_unissued_V_1_load') on array 'event_queue_lp_oldest_unissued_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_1_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_1_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V_1' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V_1'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_1_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_1_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V_1' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_1_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_1_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V_1' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V_1'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_1_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_1_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V_1' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_rollback_control_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_commit_control_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_control_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_lpcore_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_rollback_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_rollback_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_commit_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_commit_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_control_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_control_top<0>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top_0_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_control_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_21' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_22' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_23' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_81_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_event'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_1_RAM_dEe' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_1_RAM_AUeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_kernel<0>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_kernel_0_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_rollback_control_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_rollback_control_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_commit_control_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_commit_control_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_control_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_control_top<1>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top_1_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_control_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_81_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTOfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTOg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUhbi' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTOibs' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w129_d2_S' is changed to 'fifo_w129_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w80_d2_S' is changed to 'fifo_w80_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w209_d2_S' is changed to 'fifo_w209_d2_S_x' due to conflict.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_kernel<1>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_kernel_1_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_lpcore_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_init_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_init_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_event_queue_full_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_event_queue_full_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_anti_message_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_anti_message_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_enqueue_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_enqueue_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_lvt_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_lvt_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_output_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_output_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_cancellation_unit_output_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_cancellation_unit_output_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_commit_time_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_commit_time_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multi_lpcore_top' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for multi_lpcore_top
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_lpcore_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.930 GB.
INFO: [RTMG 210-278] Implementing memory 'multi_lpcore_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'multi_lpcore_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'multi_lpcore_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'multi_lpcore_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/GlobalControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.83 seconds. CPU system time: 7.48 seconds. Elapsed time: 57.49 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_1' (cpp/GlobalControl.cpp:84:22) in function 'commit_control_top' completely with a factor of 2 (cpp/GlobalControl.cpp:75:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (cpp/GlobalControl.cpp:53:22) in function 'gvt_tracker_top' completely with a factor of 2 (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_12_1' (cpp/GlobalControl.cpp:12:22) in function 'event_router_top' completely with a factor of 2 (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_core_id(int)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'update_min(ap_int<32>*)' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&)' (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.243.249.257.263.271.277.285.291.299.305.313.319.327.333.341.347.355.361.369.2103.2120.2169.2186.2235.2252.2301.2318.2367.2384.2433.2450.2499.2516.2565.2582.2631.2648.2697)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:60:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.613.619.625.3230.3258.3268.3296)' into 'MultiLFSR_PRNG::generate(int) (.3220.3227.3255.3265.3293)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.3220.3227.3255.3265.3293)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:19:23)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:20:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:21:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_lvt_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:22:22)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:23:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:24:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:25:29)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:18:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:55)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:19:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:19:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:20:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:20:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:21:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:21:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_1' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_0' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:23:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:23:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:24:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:24:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:25:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:25:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:18:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:18:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'commit_control_top(hls::stream<ap_int<32>, 0>&, hls::stream<bool, 0>*, hls::stream<ap_int<32>, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.5029.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.4909.4927.4945.5057.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.4909.4927.4945.5057.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.4909.4927.4945.5057.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.4909.4927.4945.5057.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.4955.4976.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.4955.4976.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.4955.4976.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.4955.4976.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.4955.4976.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.4955.4976.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.4966.4987.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.5005.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.5005.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.5005.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.5005.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.4811.5015.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.4898.4916.4934.5042.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.4898.4916.4934.5042.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.4898.4916.4934.5042.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.4898.4916.4934.5042.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.4952.4973.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.4994.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.4994.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.4994.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.4994.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.95 seconds. CPU system time: 1.86 seconds. Elapsed time: 27.52 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.9 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.51 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'simulation_top' (cpp/TimeWarpSimulation.cpp:16) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.07 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.37 seconds; current allocated memory: 1.133 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
WARNING: [HLS 200-805] An internal stream 'lpcore_event_queue_full_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_event_queue_full_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_anti_message_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_anti_message_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_enqueue_event_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_enqueue_event_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_lvt_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_lvt_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_output_event_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_output_event_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_cancellation_unit_output_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_cancellation_unit_output_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_commit_time_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_commit_time_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'gvt_stream' (cpp/GlobalControl.cpp:107) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'global_control_top' (cpp/GlobalControl.cpp:32:1), detected/extracted 3 process function(s): 
	 'event_router_top'
	 'gvt_tracker_top'
	 'commit_control_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<0>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<0>'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<1>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control.1'
	 'lpcore_commit_control.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<1>'
	 'event_queue_top<1>'
	 'state_buffer_top<1>'
	 'event_processor_top<1>'
	 'cancellation_unit_top<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'multi_lpcore_top' (cpp/TimeWarpSimulation.cpp:14:1), detected/extracted 2 process function(s): 
	 'lpcore_kernel<0>'
	 'lpcore_kernel<1>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.25 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.98 seconds; current allocated memory: 1.414 GB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V.1' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'this_prng_generators' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'lvt_arr.V' (cpp/GlobalControl.cpp:59:32)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V.1' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V.1' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V.1' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.0.0' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.1' (cpp/EventQueue.cpp:101:33)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/GlobalControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.26 seconds. CPU system time: 7.43 seconds. Elapsed time: 56.94 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.204.210.218.224.232.238.246.252.260.266.274.280.288.294.302.308.316.322.330.2061.2078.2127.2144.2193.2210.2259.2276.2325.2342.2391.2408.2457.2474.2523.2540.2589.2606.2655)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:60:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.574.580.586.3188.3216.3226.3254)' into 'MultiLFSR_PRNG::generate(int) (.3178.3185.3213.3223.3251)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.3178.3185.3213.3223.3251)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_lvt_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:55)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_1' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_0' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.4769.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.6 seconds. CPU system time: 1.79 seconds. Elapsed time: 23.22 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.87 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.44 seconds; current allocated memory: 920.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.02 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.38 seconds; current allocated memory: 1.149 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<0>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<0>'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<1>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control.1'
	 'lpcore_commit_control.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<1>'
	 'event_queue_top<1>'
	 'state_buffer_top<1>'
	 'event_processor_top<1>'
	 'cancellation_unit_top<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'multi_lpcore_top' (cpp/TimeWarpSimulation.cpp:3:1), detected/extracted 2 process function(s): 
	 'lpcore_kernel<0>'
	 'lpcore_kernel<1>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.06 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.7 seconds; current allocated memory: 1.430 GB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V.1' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'this_prng_generators' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V.1' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V.1' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V.1' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.0.0' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.1' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'this.3' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:141:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:241:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:243:39)
INFO: [HLS 200-472] Inferring partial write operation for 'this.4' (cpp/EventQueue.cpp:248:43)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:253:33)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:44:31)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:102:37)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:106:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:109:38)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V.1' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:44:31)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:102:37)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:106:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:109:38)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V.1'.
WARNING: [HLS 200-657] Generating channel causality_violation_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_control_top<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process event_queue_top<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-657] Generating channel causality_violation_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_control_top<1> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process event_queue_top<1> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.77 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.22 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multi_lpcore_top' ...
WARNING: [SYN 201-103] Legalizing function name 'lpcore_control_top<0>' to 'lpcore_control_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>' to 'event_queue_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>' to 'state_buffer_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<0>' to 'event_processor_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>' to 'cancellation_unit_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel<0>' to 'lpcore_kernel_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_rollback_control.1' to 'lpcore_rollback_control_1'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_commit_control.2' to 'lpcore_commit_control_2'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_control_top<1>' to 'lpcore_control_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>' to 'event_queue_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>' to 'state_buffer_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<1>' to 'event_processor_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>' to 'cancellation_unit_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel<1>' to 'lpcore_kernel_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_rollback_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_commit_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_control_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_1_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V_1' and 'load' operation ('event_queue_lp_oldest_unissued_V_1_load') on array 'event_queue_lp_oldest_unissued_V_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_1_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V_1' and 'load' operation ('event_queue_lp_oldest_unissued_V_1_load') on array 'event_queue_lp_oldest_unissued_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_1_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_1_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V_1' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V_1'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_1_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_1_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V_1' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_1_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_1_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V_1' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V_1'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_1_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_1_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V_1' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_rollback_control_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_commit_control_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_control_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_lpcore_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_rollback_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_rollback_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_commit_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_commit_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_control_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_control_top<0>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top_0_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_control_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_21' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_22' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_23' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_81_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_event'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_1_RAM_dEe' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_1_RAM_AUeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_kernel<0>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_kernel_0_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_rollback_control_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_rollback_control_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_commit_control_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_commit_control_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_control_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_control_top<1>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top_1_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_control_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_81_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTOfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTOg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUhbi' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTOibs' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w129_d2_S' is changed to 'fifo_w129_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w80_d2_S' is changed to 'fifo_w80_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w209_d2_S' is changed to 'fifo_w209_d2_S_x' due to conflict.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_kernel<1>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_kernel_1_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_lpcore_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_init_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_init_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_event_queue_full_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_event_queue_full_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_anti_message_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_anti_message_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_enqueue_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_enqueue_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_lvt_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_lvt_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_output_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_output_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_cancellation_unit_output_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_cancellation_unit_output_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_commit_time_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_lpcore_top/lpcore_commit_time_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multi_lpcore_top' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for multi_lpcore_top
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_lpcore_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.930 GB.
INFO: [RTMG 210-278] Implementing memory 'multi_lpcore_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'multi_lpcore_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'multi_lpcore_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'multi_lpcore_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/GlobalControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.43 seconds. CPU system time: 7.37 seconds. Elapsed time: 56.93 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_1' (cpp/GlobalControl.cpp:84:22) in function 'commit_control_top' completely with a factor of 2 (cpp/GlobalControl.cpp:75:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (cpp/GlobalControl.cpp:53:22) in function 'gvt_tracker_top' completely with a factor of 2 (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_12_1' (cpp/GlobalControl.cpp:12:22) in function 'event_router_top' completely with a factor of 2 (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_core_id(int)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'update_min(ap_int<32>*)' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&)' (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.243.249.257.263.271.277.285.291.299.305.313.319.327.333.341.347.355.361.369.2103.2120.2169.2186.2235.2252.2301.2318.2367.2384.2433.2450.2499.2516.2565.2582.2631.2648.2697)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:60:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.613.619.625.3230.3258.3268.3296)' into 'MultiLFSR_PRNG::generate(int) (.3220.3227.3255.3265.3293)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.3220.3227.3255.3265.3293)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:26:29)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:25:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:24:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_lvt_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:22:22)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:21:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:20:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:19:23)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:18:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:55)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:26:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:26:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:25:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:25:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:24:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:24:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_0' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_1' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:21:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:21:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:20:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:20:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:19:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:19:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:18:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:18:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'commit_control_top(hls::stream<ap_int<32>, 0>&, hls::stream<bool, 0>*, hls::stream<ap_int<32>, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.4811.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.93 seconds. CPU system time: 1.82 seconds. Elapsed time: 23.67 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.91 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.52 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'simulation_top' (cpp/TimeWarpSimulation.cpp:16) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.08 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.37 seconds; current allocated memory: 1.133 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_commit_time_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_commit_time_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_cancellation_unit_output_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_cancellation_unit_output_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_output_event_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_output_event_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'gvt_stream' (cpp/TimeWarpSimulation.cpp:23) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_lvt_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_lvt_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_enqueue_event_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_enqueue_event_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_anti_message_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_anti_message_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_event_queue_full_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_event_queue_full_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<0>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<0>'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<1>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control.1'
	 'lpcore_commit_control.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<1>'
	 'event_queue_top<1>'
	 'state_buffer_top<1>'
	 'event_processor_top<1>'
	 'cancellation_unit_top<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'KPN.1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:23:43), detected/extracted 5 process function(s): 
	 'event_router_top'
	 'gvt_tracker_top'
	 'commit_control_top'
	 'lpcore_kernel<0>'
	 'lpcore_kernel<1>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.23 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.93 seconds; current allocated memory: 1.414 GB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V.1' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'this_prng_generators' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'lvt_arr.V' (cpp/GlobalControl.cpp:59:32)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V.1' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V.1' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V.1' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.0.0' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.1' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'this.3' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:136:36)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/GlobalControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 49.05 seconds. CPU system time: 7.54 seconds. Elapsed time: 57.74 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_1' (cpp/GlobalControl.cpp:84:22) in function 'commit_control_top' completely with a factor of 2 (cpp/GlobalControl.cpp:75:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (cpp/GlobalControl.cpp:53:22) in function 'gvt_tracker_top' completely with a factor of 2 (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_12_1' (cpp/GlobalControl.cpp:12:22) in function 'event_router_top' completely with a factor of 2 (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_core_id(int)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'update_min(ap_int<32>*)' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&)' (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.243.249.257.263.271.277.285.291.299.305.313.319.327.333.341.347.355.361.369.2103.2120.2169.2186.2235.2252.2301.2318.2367.2384.2433.2450.2499.2516.2565.2582.2631.2648.2697)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:60:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.613.619.625.3230.3258.3268.3296)' into 'MultiLFSR_PRNG::generate(int) (.3220.3227.3255.3265.3293)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.3220.3227.3255.3265.3293)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:27:29)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:26:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:25:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_lvt_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:23:22)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:22:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:21:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:20:20)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:18:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:27:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:27:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:26:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:26:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:25:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:25:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_0' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:23:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_1' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:23:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:22:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:22:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:21:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:21:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:20:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:20:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:18:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:18:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'commit_control_top(hls::stream<ap_int<32>, 0>&, hls::stream<bool, 0>*, hls::stream<ap_int<32>, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.4811.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 21.02 seconds. CPU system time: 1.76 seconds. Elapsed time: 23.57 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.91 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.42 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'simulation_top' (cpp/TimeWarpSimulation.cpp:16) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.22 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.5 seconds; current allocated memory: 1.133 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_commit_time_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_commit_time_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_cancellation_unit_output_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_cancellation_unit_output_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_output_event_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_output_event_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'gvt_stream' (cpp/TimeWarpSimulation.cpp:24) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_lvt_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_lvt_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_enqueue_event_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_enqueue_event_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_anti_message_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_anti_message_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_event_queue_full_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_event_queue_full_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'simulation_top' (cpp/TimeWarpSimulation.cpp:16:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<0>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<0>'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<1>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control.1'
	 'lpcore_commit_control.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<1>'
	 'event_queue_top<1>'
	 'state_buffer_top<1>'
	 'event_processor_top<1>'
	 'cancellation_unit_top<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'KPN.1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:24:43), detected/extracted 5 process function(s): 
	 'event_router_top'
	 'gvt_tracker_top'
	 'commit_control_top'
	 'lpcore_kernel<0>'
	 'lpcore_kernel<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'simulation_top' (cpp/TimeWarpSimulation.cpp:16:1), detected/extracted 1 process function(s): 
	 'KPN.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.39 seconds. CPU system time: 0.21 seconds. Elapsed time: 4.11 seconds; current allocated memory: 1.414 GB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V.1' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'this_prng_generators' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'lvt_arr.V' (cpp/GlobalControl.cpp:59:32)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V.1' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V.1' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V.1' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.0.0' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.1' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'this.3' (cpp/EventQueue.cpp:109:35)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/GlobalControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.91 seconds. CPU system time: 7.43 seconds. Elapsed time: 57.64 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_1' (cpp/GlobalControl.cpp:84:22) in function 'commit_control_top' completely with a factor of 2 (cpp/GlobalControl.cpp:75:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (cpp/GlobalControl.cpp:53:22) in function 'gvt_tracker_top' completely with a factor of 2 (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_12_1' (cpp/GlobalControl.cpp:12:22) in function 'event_router_top' completely with a factor of 2 (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_core_id(int)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'update_min(ap_int<32>*)' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&)' (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.243.249.257.263.271.277.285.291.299.305.313.319.327.333.341.347.355.361.369.2103.2120.2169.2186.2235.2252.2301.2318.2367.2384.2433.2450.2499.2516.2565.2582.2631.2648.2697)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:60:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.613.619.625.3230.3258.3268.3296)' into 'MultiLFSR_PRNG::generate(int) (.3220.3227.3255.3265.3293)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.3220.3227.3255.3265.3293)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:28:29)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:27:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:26:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_lvt_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:24:22)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:23:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:22:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:21:20)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:18:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:28:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:28:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:27:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:27:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:26:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:26:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_0' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:24:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_1' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:24:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:23:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:23:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:22:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:22:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:21:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:21:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:18:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:18:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'commit_control_top(hls::stream<ap_int<32>, 0>&, hls::stream<bool, 0>*, hls::stream<ap_int<32>, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.4811.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.77 seconds. CPU system time: 1.78 seconds. Elapsed time: 23.38 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.89 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.47 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'simulation_top' (cpp/TimeWarpSimulation.cpp:16) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.04 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.33 seconds; current allocated memory: 1.133 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_commit_time_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_commit_time_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_cancellation_unit_output_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_cancellation_unit_output_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_output_event_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_output_event_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'gvt_stream' (cpp/TimeWarpSimulation.cpp:25) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_lvt_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_lvt_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_enqueue_event_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_enqueue_event_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_anti_message_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_anti_message_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_event_queue_full_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_event_queue_full_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<0>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<0>'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<1>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control.1'
	 'lpcore_commit_control.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<1>'
	 'event_queue_top<1>'
	 'state_buffer_top<1>'
	 'event_processor_top<1>'
	 'cancellation_unit_top<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'KPN.1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:25:43), detected/extracted 5 process function(s): 
	 'event_router_top'
	 'gvt_tracker_top'
	 'commit_control_top'
	 'lpcore_kernel<0>'
	 'lpcore_kernel<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'simulation_top' (cpp/TimeWarpSimulation.cpp:16:1), detected/extracted 1 process function(s): 
	 'KPN.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.22 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.9 seconds; current allocated memory: 1.414 GB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V.1' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'this_prng_generators' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'lvt_arr.V' (cpp/GlobalControl.cpp:59:32)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V.1' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V.1' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V.1' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.0.0' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.1' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'this.3' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:141:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:241:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:243:39)
INFO: [HLS 200-472] Inferring partial write operation for 'this.4' (cpp/EventQueue.cpp:248:43)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:253:33)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:44:31)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:102:37)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:106:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:109:38)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V.1' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:44:31)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:102:37)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:106:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:109:38)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V.1'.
WARNING: [HLS 200-657] Generating channel causality_violation_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_control_top<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process event_queue_top<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-657] Generating channel causality_violation_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_control_top<1> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process event_queue_top<1> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-657] Generating channel lpcore_output_event_stream_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel lpcore_output_event_stream_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel lpcore_cancellation_unit_output_stream_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel lpcore_cancellation_unit_output_stream_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel lpcore_lvt_stream_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel lpcore_lvt_stream_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel lpcore_event_queue_full_stream_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel lpcore_event_queue_full_stream_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_kernel<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_kernel<1> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.95 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.47 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'simulation_top' ...
WARNING: [SYN 201-103] Legalizing function name 'lpcore_control_top<0>' to 'lpcore_control_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>' to 'event_queue_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>' to 'state_buffer_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<0>' to 'event_processor_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>' to 'cancellation_unit_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel<0>' to 'lpcore_kernel_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_rollback_control.1' to 'lpcore_rollback_control_1'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_commit_control.2' to 'lpcore_commit_control_2'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_control_top<1>' to 'lpcore_control_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>' to 'event_queue_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>' to 'state_buffer_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<1>' to 'event_processor_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>' to 'cancellation_unit_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel<1>' to 'lpcore_kernel_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'KPN.1' to 'KPN_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_router_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.937ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'event_router_top' consists of the following:	fifo read operation ('lpcore_output_event_stream_0_read', /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'lpcore_output_event_stream_0' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [20]  (1.83 ns)
	fifo write operation ('lpcore_enqueue_event_stream_1_write_ln174', /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'lpcore_enqueue_event_stream_1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [27]  (1.83 ns)
	blocking operation 0.287 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gvt_tracker_top_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gvt_tracker_top_Pipeline_VITIS_LOOP_34_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gvt_tracker_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_control_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.937ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'commit_control_top' consists of the following:	'load' operation ('gvt_load') on static variable 'gvt' [19]  (0 ns)
	fifo write operation ('lpcore_commit_time_stream_1_write_ln174', /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'lpcore_commit_time_stream_1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [37]  (1.83 ns)
	blocking operation 2.11 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_rollback_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_commit_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_control_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_1_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V_1' and 'load' operation ('event_queue_lp_oldest_unissued_V_1_load') on array 'event_queue_lp_oldest_unissued_V_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_1_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V_1' and 'load' operation ('event_queue_lp_oldest_unissued_V_1_load') on array 'event_queue_lp_oldest_unissued_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_1_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_1_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V_1' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V_1'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_1_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_1_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V_1' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_1_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_1_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V_1' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V_1'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_1_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_1_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V_1' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_rollback_control_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_commit_control_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_control_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KPN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simulation_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_router_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_router_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gvt_tracker_top_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gvt_tracker_top_Pipeline_VITIS_LOOP_34_1' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gvt_tracker_top_Pipeline_VITIS_LOOP_34_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gvt_tracker_top_Pipeline_VITIS_LOOP_34_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gvt_tracker_top_Pipeline_VITIS_LOOP_34_11' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gvt_tracker_top_Pipeline_VITIS_LOOP_34_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gvt_tracker_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'gvt_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'gvt_tracker_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_control_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'gvt' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_control_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_rollback_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_rollback_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_commit_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_commit_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_control_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_control_top<0>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top_0_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_control_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_22' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_23' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_24' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_81_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_event'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_1_RAM_dEe' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_1_RAM_AUeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_kernel<0>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_kernel_0_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_rollback_control_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_rollback_control_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_commit_control_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_commit_control_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_control_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_control_top<1>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top_1_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_control_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_81_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTOfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTOg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUhbi' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTOibs' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w129_d2_S' is changed to 'fifo_w129_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w80_d2_S' is changed to 'fifo_w80_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w209_d2_S' is changed to 'fifo_w209_d2_S_x' due to conflict.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_kernel<1>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_kernel_1_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KPN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w129_d2_S' is changed to 'fifo_w129_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x0' due to conflict.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for KPN.1
WARNING: [RTGEN 206-101] Setting dangling out port 'KPN_1/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KPN_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simulation_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_init_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_init_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'simulation_top' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for simulation_top
INFO: [RTGEN 206-100] Finished creating RTL model for 'simulation_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.977 GB.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_gvt_tracker_top_lvt_arr_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_state_buffer_top_0_s_state_buffer_lp_heads_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_state_buffer_top_0_s_state_buffer_lp_sizes_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_processor_top_0_s_event_processor_prng_generators_state_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_lp_sizes_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'causality_violation_stream_U(simulation_top_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'event_queue_rollback_info_stream_U(simulation_top_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_rollback_info_stream_U(simulation_top_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_rollback_info_stream_U(simulation_top_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'event_queue_commit_time_stream_U(simulation_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_commit_time_stream_U(simulation_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_commit_time_stream_U(simulation_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'issued_event_stream_U(simulation_top_fifo_w129_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_input_stream_U(simulation_top_fifo_w80_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'event_processor_input_stream_U(simulation_top_fifo_w209_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_input_stream_U(simulation_top_fifo_w129_d2_S)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_processor_top_1_s_event_processor_prng_generators_state_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'causality_violation_stream_U(simulation_top_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'event_queue_rollback_info_stream_U(simulation_top_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_rollback_info_stream_U(simulation_top_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_rollback_info_stream_U(simulation_top_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'event_queue_commit_time_stream_U(simulation_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_commit_time_stream_U(simulation_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_commit_time_stream_U(simulation_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'issued_event_stream_U(simulation_top_fifo_w129_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_input_stream_U(simulation_top_fifo_w80_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'event_processor_input_stream_U(simulation_top_fifo_w209_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_input_stream_U(simulation_top_fifo_w129_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_output_event_stream_0_U(simulation_top_fifo_w129_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_output_event_stream_1_U(simulation_top_fifo_w129_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_cancellation_unit_output_stream_0_U(simulation_top_fifo_w129_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_cancellation_unit_output_stream_1_U(simulation_top_fifo_w129_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_enqueue_event_stream_0_U(simulation_top_fifo_w129_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_enqueue_event_stream_1_U(simulation_top_fifo_w129_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_anti_message_stream_0_U(simulation_top_fifo_w129_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_anti_message_stream_1_U(simulation_top_fifo_w129_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_lvt_stream_0_U(simulation_top_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_lvt_stream_1_U(simulation_top_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gvt_stream_U(simulation_top_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_event_queue_full_stream_0_U(simulation_top_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_event_queue_full_stream_1_U(simulation_top_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_commit_time_stream_0_U(simulation_top_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_commit_time_stream_1_U(simulation_top_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.61 seconds. CPU system time: 0.22 seconds. Elapsed time: 4.99 seconds; current allocated memory: 1.977 GB.
