//! fs-simd — SIMD tiers behind safe façades (plan §5.1, patch Rev Q):
//! Tier 0 scalar stable Rust (the correctness reference, always available);
//! Tier 1 `std::arch` leaf capsules — NEON (aarch64) and AVX2/AVX-512
//! (x86-64) — each a registered unsafe capsule with a SAFETY.md;
//! Tier 2 nightly portable-SIMD, feature-gated, never load-bearing.
//!
//! Dispatch: resolved ONCE into a function table ([`ops`]), keyed by
//! fs-substrate's tier detection — no per-call branching in hot loops.
//! Under Miri the table routes to scalar (capsule intrinsics are outside
//! Miri's model; the SAFETY.md files document the compensating checks).
//!
//! Determinism contract: per tier, every primitive has a FIXED evaluation /
//! reduction shape (same input → same bits on the same tier). ACROSS tiers,
//! elementwise fused ops match bitwise (FMA policy: scalar twin uses
//! `mul_add`); reductions may differ within a documented envelope — that
//! difference is machine identity (G5's cross-ISA report), never run jitter.

pub mod scalar;

#[cfg(all(target_arch = "aarch64", not(miri)))]
pub mod neon;

#[cfg(all(target_arch = "aarch64", feature = "frontier-sme2", not(miri)))]
pub mod sme2;

#[cfg(all(target_arch = "x86_64", not(miri)))]
pub mod x86;

use fs_substrate::SimdTier;
use std::sync::OnceLock;

/// Crate version, re-exported for provenance stamping.
pub const VERSION: &str = env!("CARGO_PKG_VERSION");

/// Ternary elementwise kernel signature (a, b, c, out).
pub type TernaryOp = fn(&[f64], &[f64], &[f64], &mut [f64]);

/// GEMM 8×4 register-microkernel signature
/// (a_panel, b_panel, kc, accumulators).
pub type Mk8x4 = fn(&[f64], &[f64], usize, &mut [[f64; 4]; 8]);

/// Batched-GEMM 4×4 entry-tile microkernel signature
/// (a, b, i0, j0, stride, k, m0, mb, dst) — plane-SoA layout.
pub type Btile4x4 = fn(&[f64], &[f64], usize, usize, usize, usize, usize, usize, &mut [f64]);

/// Packed batched-GEMM 4×4 tile signature
/// (a_pack, b_pack, i0, j0, k, mb, dst) — l-contiguous packed layout.
pub type Btile4x4P = fn(&[f64], &[f64], usize, usize, usize, usize, &mut [f64]);

#[inline]
pub(crate) fn checked_mk8x4_lengths(kc: usize) -> Option<(usize, usize)> {
    Some((kc.checked_mul(8)?, kc.checked_mul(4)?))
}

#[inline]
pub(crate) fn checked_btile4x4_lengths(
    i0: usize,
    j0: usize,
    stride: usize,
    k: usize,
    m0: usize,
    mb: usize,
) -> Option<(usize, usize, usize)> {
    let i_end = i0.checked_add(4)?;
    let j_end = j0.checked_add(4)?;
    let lane_end = m0.checked_add(mb)?;
    if k == 0 || i_end > k || j_end > k || lane_end > stride {
        return None;
    }
    let last_k = k - 1;
    let a_plane = (i_end - 1).checked_mul(k)?.checked_add(last_k)?;
    let b_plane = last_k.checked_mul(k)?.checked_add(j_end - 1)?;
    let a_len = a_plane.checked_mul(stride)?.checked_add(lane_end)?;
    let b_len = b_plane.checked_mul(stride)?.checked_add(lane_end)?;
    let dst_len = 16usize.checked_mul(mb)?;
    Some((a_len, b_len, dst_len))
}

#[inline]
pub(crate) fn checked_btile4x4p_lengths(
    i0: usize,
    j0: usize,
    k: usize,
    mb: usize,
) -> Option<(usize, usize, usize)> {
    let i_end = i0.checked_add(4)?;
    let j_end = j0.checked_add(4)?;
    if k == 0 || i_end > k || j_end > k {
        return None;
    }
    let a_len = i_end.checked_mul(k)?.checked_mul(mb)?;
    let b_len = j_end.checked_mul(k)?.checked_mul(mb)?;
    let dst_len = 16usize.checked_mul(mb)?;
    Some((a_len, b_len, dst_len))
}

#[inline]
pub(crate) fn checked_trn1c64_len(n1: usize) -> Option<usize> {
    n1.checked_mul(n1)?.checked_mul(2)
}

/// Packed f32 batched-GEMM 4×4 tile signature
/// (a_pack, b_pack, i0, j0, k, mb, dst) — l-contiguous packed layout.
pub type Btile4x4Pf32 = fn(&[f32], &[f32], usize, usize, usize, usize, &mut [f32]);

/// Radix-4 Stockham q-run butterfly signature
/// (a, b, c, d, out, twiddles [w1re,w1im,w2re,w2im,w3re,w3im], inverse)
/// over interleaved complex rows.
pub type R4Qrun = fn(&[f64], &[f64], &[f64], &[f64], &mut [f64], &[f64; 6], bool);

/// Out-of-place transpose of an n₁×n₁ interleaved-complex matrix
/// (`dst[i·n1+j] = src[j·n1+i]`, slice length 2·n1²): (src, dst, n1).
pub type Trn1C64 = fn(&[f64], &mut [f64], usize);

/// The resolved-once function table (plan §5.1 consequence 5).
pub struct Ops {
    /// Tier the table was built for (ledger/tune-table key material).
    pub tier: SimdTier,
    /// Effective tier of `mk8x4_f64`. This is operation-specific: an
    /// AVX-512-capable host currently selects the audited AVX2/FMA GEMM
    /// microkernel rather than claiming an AVX-512 implementation.
    pub mk8x4_f64_tier: SimdTier,
    /// y[i] = a·x[i] + y[i] (fused).
    pub axpy: fn(f64, &[f64], &mut [f64]),
    /// x[i] *= a.
    pub scale: fn(f64, &mut [f64]),
    /// out[i] = a[i]·b[i].
    pub mul_elem: fn(&[f64], &[f64], &mut [f64]),
    /// out[i] = a[i]·b[i] + c[i] (fused).
    pub fma3: TernaryOp,
    /// Σ x[i]·y[i] (fixed per-tier shape).
    pub dot: fn(&[f64], &[f64]) -> f64,
    /// Σ x[i] (fixed per-tier shape).
    pub sum: fn(&[f64]) -> f64,
    /// The 8×4 f64 GEMM register microkernel over packed panels
    /// (k-fastest layout): acc[r][s] += Σ_k a[k·8+r]·b[k·4+s], k
    /// ascending, fused — BITWISE across tiers (fs-la's GEMM bit
    /// contract).
    pub mk8x4_f64: Mk8x4,
    /// Batched-GEMM 4×4 entry-tile microkernel over plane-SoA batches
    /// (lanes = independent matrices): BITWISE across tiers (zero
    /// start, l-ascending fused accumulate per element).
    pub btile4x4_f64: Btile4x4,
    /// PACKED batched-GEMM 4×4 tile over l-contiguous operands (A
    /// i-major, B j-major): both walks stride `mb` — BITWISE across
    /// tiers (zero start, l-ascending fused accumulate).
    pub btile4x4p_f64: Btile4x4P,
    /// PACKED f32 batched-GEMM 4×4 tile (four lanes per register —
    /// bead 9ekv scope e): BITWISE across tiers.
    pub btile4x4pf32: Btile4x4Pf32,
    /// Radix-4 Stockham q-run butterfly over interleaved complex rows
    /// (fs-fft's stage kernel): BITWISE across tiers — every lane op is
    /// the scalar twin's exact per-element composition.
    pub r4qrun_f64: R4Qrun,
    /// 8×8-tiled complex transpose (fs-fft's six-step tile pass): pure
    /// exact moves, BITWISE across tiers by construction.
    pub trn1c64: Trn1C64,
}

static OPS: OnceLock<Ops> = OnceLock::new();

/// The process-wide primitive table, resolved exactly once.
pub fn ops() -> &'static Ops {
    OPS.get_or_init(build_table)
}

const SCALAR_OPS: Ops = Ops {
    tier: SimdTier::Scalar,
    mk8x4_f64_tier: SimdTier::Scalar,
    axpy: scalar::axpy,
    scale: scalar::scale,
    mul_elem: scalar::mul_elem,
    fma3: scalar::fma3,
    dot: scalar::dot,
    sum: scalar::sum,
    mk8x4_f64: scalar::mk8x4_f64,
    btile4x4_f64: scalar::btile4x4_f64,
    btile4x4p_f64: scalar::btile4x4p_f64,
    btile4x4pf32: scalar::btile4x4pf32,
    r4qrun_f64: scalar::r4qrun_f64,
    trn1c64: scalar::trn1c64,
};

fn build_table() -> Ops {
    #[cfg(miri)]
    {
        SCALAR_OPS
    }
    #[cfg(not(miri))]
    {
        match fs_substrate::dispatch_tier() {
            #[cfg(target_arch = "aarch64")]
            SimdTier::Neon => Ops {
                tier: SimdTier::Neon,
                mk8x4_f64_tier: SimdTier::Neon,
                axpy: neon::axpy,
                scale: neon::scale,
                mul_elem: neon::mul_elem,
                fma3: neon::fma3,
                dot: neon::dot,
                sum: neon::sum,
                mk8x4_f64: neon::mk8x4_f64,
                btile4x4_f64: neon::btile4x4_f64,
                btile4x4p_f64: neon::gemm::btile4x4p_f64,
                btile4x4pf32: neon::gemmf32::btile4x4pf32,
                r4qrun_f64: neon::r4qrun_f64,
                trn1c64: neon::transpose::trn1c64,
            },
            // x86 capsule v1 covers axpy/dot/sum (the <300-line capsule cap
            // is a feature: scale/mul_elem/fma3 arrive with their consumer,
            // fs-la's packing kernels). Fallbacks are the scalar twin.
            #[cfg(target_arch = "x86_64")]
            SimdTier::Avx2 | SimdTier::Avx512 => {
                let global_tier = fs_substrate::dispatch_tier();
                let (mk8x4_f64, mk8x4_f64_tier) = x86::gemm::select_mk8x4_f64(global_tier);
                Ops {
                    tier: global_tier,
                    mk8x4_f64_tier,
                    axpy: x86::axpy,
                    scale: scalar::scale,
                    mul_elem: scalar::mul_elem,
                    // fma3 vector path (fz2.2 tier audit): baseline-x86
                    // scalar mul_add is a per-element libm CALL.
                    fma3: x86::fma3,
                    dot: x86::dot,
                    sum: x86::sum,
                    // Resolve the microkernel once: hot tiles call a direct
                    // pointer and never repeat feature detection.
                    mk8x4_f64,
                    btile4x4_f64: scalar::btile4x4_f64,
                    btile4x4p_f64: scalar::btile4x4p_f64,
                    btile4x4pf32: scalar::btile4x4pf32,
                    r4qrun_f64: x86::r4qrun_f64,
                    trn1c64: scalar::trn1c64,
                }
            }
            _ => SCALAR_OPS,
        }
    }
}

/// Effective GEMM microkernel tier for a resolved global SIMD tier and the
/// exact x86 feature predicate used by the safe microkernel facade.
///
/// This pure selector is the operation-specific admission rule used by the
/// function table. In particular, global AVX-512 capability does not upgrade
/// the current AVX2/FMA-only GEMM capsule, and AVX2 without FMA executes and is
/// reported as scalar.
#[must_use]
pub const fn mk8x4_f64_tier_for(
    global: SimdTier,
    x86_avx2_available: bool,
    x86_fma_available: bool,
) -> SimdTier {
    match global {
        SimdTier::Avx2 | SimdTier::Avx512 if x86_avx2_available && x86_fma_available => {
            SimdTier::Avx2
        }
        SimdTier::Avx2 | SimdTier::Avx512 => SimdTier::Scalar,
        other => other,
    }
}

/// Tier actually selected for the f64 GEMM 8x4 microkernel.
#[must_use]
pub fn mk8x4_f64_tier() -> SimdTier {
    ops().mk8x4_f64_tier
}

/// True if `ptr` is aligned to the target's cache line (fs-substrate's
/// `CACHE_LINE`) — the padding/false-sharing audit helper.
#[must_use]
pub fn is_cache_line_aligned<T>(ptr: *const T) -> bool {
    (ptr as usize).is_multiple_of(fs_substrate::CACHE_LINE)
}

#[cfg(test)]
mod tests {
    use super::*;

    fn assert_panics_with(expected: &str, f: impl FnOnce()) {
        let payload = std::panic::catch_unwind(std::panic::AssertUnwindSafe(f))
            .expect_err("operation unexpectedly succeeded");
        let message = payload
            .downcast_ref::<&str>()
            .copied()
            .or_else(|| payload.downcast_ref::<String>().map(String::as_str))
            .unwrap_or("non-string panic payload");
        assert!(
            message.contains(expected),
            "panic {message:?} did not contain {expected:?}"
        );
    }

    /// Deterministic input generator (LCG; fs-rand lands later in the graph).
    fn gen_vals(len: usize, seed: u64) -> Vec<f64> {
        let mut s = seed | 1;
        (0..len)
            .map(|i| {
                s = s
                    .wrapping_mul(6364136223846793005)
                    .wrapping_add(1442695040888963407);
                match (s >> 60) & 0x7 {
                    0 => 0.0,
                    1 => -0.0,
                    2 => f64::MIN_POSITIVE / 2.0, // subnormal
                    3 => 1e18, // large but products stay finite (envelope math needs finite)
                    _ => (((s >> 11) as f64) / (1u64 << 53) as f64 - 0.5) * (i as f64 + 1.0),
                }
            })
            .collect()
    }

    /// The battery both capsules cite in their SAFETY.md: every tail length,
    /// special values, elementwise-bitwise + reduction-envelope equivalence
    /// between the ACTIVE tier and the scalar twin.
    #[test]
    #[allow(clippy::too_many_lines)] // one battery = one auditable list of every primitive
    fn tier_equivalence_battery() {
        let t = ops();
        for len in 0..67 {
            for seed in [1u64, 42, 0xDEAD] {
                let x = gen_vals(len, seed);
                let y0 = gen_vals(len, seed ^ 0x7);
                let c = gen_vals(len, seed ^ 0x63);
                // axpy: bitwise (fused both sides).
                let mut y_tier = y0.clone();
                (t.axpy)(1.5, &x, &mut y_tier);
                let mut y_ref = y0.clone();
                scalar::axpy(1.5, &x, &mut y_ref);
                assert!(
                    y_tier
                        .iter()
                        .zip(&y_ref)
                        .all(|(a, b)| a.to_bits() == b.to_bits()),
                    "axpy diverged from twin at len {len} seed {seed} (tier {:?})",
                    t.tier
                );
                // scale: bitwise.
                let mut s_tier = x.clone();
                (t.scale)(-0.25, &mut s_tier);
                let mut s_ref = x.clone();
                scalar::scale(-0.25, &mut s_ref);
                assert!(
                    s_tier
                        .iter()
                        .zip(&s_ref)
                        .all(|(a, b)| a.to_bits() == b.to_bits())
                );
                // mul_elem / fma3: bitwise.
                let mut m_tier = vec![0.0; len];
                (t.mul_elem)(&x, &y0, &mut m_tier);
                let mut m_ref = vec![0.0; len];
                scalar::mul_elem(&x, &y0, &mut m_ref);
                assert!(
                    m_tier
                        .iter()
                        .zip(&m_ref)
                        .all(|(a, b)| a.to_bits() == b.to_bits())
                );
                let mut f_tier = vec![0.0; len];
                (t.fma3)(&x, &y0, &c, &mut f_tier);
                let mut f_ref = vec![0.0; len];
                scalar::fma3(&x, &y0, &c, &mut f_ref);
                assert!(
                    f_tier
                        .iter()
                        .zip(&f_ref)
                        .all(|(a, b)| a.to_bits() == b.to_bits())
                );
                // dot/sum: same-tier bit-stability + cross-shape envelope.
                let d1 = (t.dot)(&x, &y0);
                let d2 = (t.dot)(&x, &y0);
                assert_eq!(d1.to_bits(), d2.to_bits(), "same tier must be bit-stable");
                let d_ref = scalar::dot(&x, &y0);
                let scale_mag: f64 = x
                    .iter()
                    .zip(&y0)
                    .map(|(a, b)| (a * b).abs())
                    .sum::<f64>()
                    .max(1e-300);
                assert!(
                    (d1 - d_ref).abs() <= 1e-12 * scale_mag,
                    "dot outside envelope at len {len}: tier {d1} vs twin {d_ref}"
                );
                let s1 = (t.sum)(&x);
                let s_refv = scalar::sum(&x);
                let mag: f64 = x.iter().map(|v| v.abs()).sum::<f64>().max(1e-300);
                assert!((s1 - s_refv).abs() <= 1e-12 * mag);
            }
        }
        // mk8x4: bitwise vs twin over packed panels (special values
        // included via gen_vals), every kc in 0..17 plus a KC-scale one,
        // with NONZERO starting accumulators (the KC-chunk fold path).
        for kc in (0..17).chain([256]) {
            for seed in [3u64, 0xBEEF] {
                let a = gen_vals(kc * 8, seed);
                let b = gen_vals(kc * 4, seed ^ 0x11);
                let start = gen_vals(32, seed ^ 0x2F);
                let mut acc_tier = [[0.0f64; 4]; 8];
                let mut acc_ref = [[0.0f64; 4]; 8];
                for r in 0..8 {
                    for s in 0..4 {
                        acc_tier[r][s] = start[r * 4 + s];
                        acc_ref[r][s] = start[r * 4 + s];
                    }
                }
                (t.mk8x4_f64)(&a, &b, kc, &mut acc_tier);
                scalar::mk8x4_f64(&a, &b, kc, &mut acc_ref);
                for r in 0..8 {
                    for s in 0..4 {
                        assert_eq!(
                            acc_tier[r][s].to_bits(),
                            acc_ref[r][s].to_bits(),
                            "mk8x4 diverged from twin at kc {kc} seed {seed} r {r} s {s} \
                             (tier {:?})",
                            t.tier
                        );
                    }
                }
            }
        }
        // Exceptional mk8x4 inputs are explicit rather than mixed into the
        // reduction-envelope generator above: NaN makes an error envelope
        // unordered, while the microkernel contract itself is exact bits.
        // Cover quiet/signaling payloads, infinities, signed zero, and invalid
        // 0*inf / inf+(-inf) combinations through the active dispatched tier.
        let special_a = [
            f64::from_bits(0x7ff8_0000_0000_0042),
            f64::from_bits(0xfff8_0000_0000_0081),
            f64::from_bits(0x7ff0_0000_0000_0001),
            0.0,
            -0.0,
            f64::INFINITY,
            f64::NEG_INFINITY,
            1.0,
        ];
        let special_b = [1.0, f64::INFINITY, 0.0, f64::NEG_INFINITY];
        let mut special_tier = [[f64::NEG_INFINITY; 4]; 8];
        let mut special_ref = special_tier;
        (t.mk8x4_f64)(&special_a, &special_b, 1, &mut special_tier);
        scalar::mk8x4_f64(&special_a, &special_b, 1, &mut special_ref);
        for r in 0..8 {
            for s in 0..4 {
                assert_eq!(
                    special_tier[r][s].to_bits(),
                    special_ref[r][s].to_bits(),
                    "mk8x4 exceptional-value divergence at r {r} s {s} (tier {:?})",
                    t.mk8x4_f64_tier
                );
            }
        }
        // btile4x4: bitwise vs twin over plane-SoA fixtures — k spans
        // the size classes' shapes, mb covers even/odd lanes, nonzero
        // i0/j0/m0 exercise the offset arithmetic.
        for &(k, i0, j0) in &[(4usize, 0usize, 0usize), (6, 2, 0), (8, 4, 4), (12, 8, 4)] {
            for mb in [1usize, 2, 5, 16] {
                let stride = mb + 7; // strided planes (padded batch)
                let a = gen_vals(k * k * stride + mb + 3, 0xA5EED ^ (k as u64));
                let b = gen_vals(k * k * stride + mb + 3, 0xB5EED ^ (mb as u64));
                let m0 = 3;
                let mut d_tier = vec![0.0f64; 16 * mb];
                let mut d_ref = vec![0.0f64; 16 * mb];
                (t.btile4x4_f64)(&a, &b, i0, j0, stride, k, m0, mb, &mut d_tier);
                scalar::btile4x4_f64(&a, &b, i0, j0, stride, k, m0, mb, &mut d_ref);
                assert!(
                    d_tier
                        .iter()
                        .zip(&d_ref)
                        .all(|(x, y)| x.to_bits() == y.to_bits()),
                    "btile4x4 diverged from twin at k {k} mb {mb} (tier {:?})",
                    t.tier
                );
            }
        }
        // btile4x4p: bitwise vs twin over l-contiguous packed operands,
        // even and odd lane counts, offset tiles.
        for &(k, i0, j0, mb) in &[
            (4usize, 0usize, 0usize, 8usize),
            (6, 1, 0, 5),
            (12, 2, 4, 16),
        ] {
            let a = gen_vals((i0 + 4) * k * mb, 0xC0 ^ k as u64);
            let b = gen_vals((j0 + 4) * k * mb, 0xC1 ^ mb as u64);
            let mut d_tier = vec![0.0f64; 16 * mb];
            let mut d_ref = vec![0.0f64; 16 * mb];
            (t.btile4x4p_f64)(&a, &b, i0, j0, k, mb, &mut d_tier);
            scalar::btile4x4p_f64(&a, &b, i0, j0, k, mb, &mut d_ref);
            assert!(
                d_tier
                    .iter()
                    .zip(&d_ref)
                    .all(|(x, y)| x.to_bits() == y.to_bits()),
                "btile4x4p diverged from twin at k {k} mb {mb} (tier {:?})",
                t.tier
            );
        }
        // btile4x4pf32: bitwise vs twin, quad path + twin-delegation
        // tail (mb % 4 != 0), offset tiles, f32 special values.
        for &(k, i0, j0, mb) in &[
            (4usize, 0usize, 0usize, 8usize),
            (6, 1, 0, 5),
            (12, 2, 4, 16),
        ] {
            let a: Vec<f32> = gen_vals((i0 + 4) * k * mb, 0xD0 ^ k as u64)
                .into_iter()
                .map(|v| v as f32)
                .collect();
            let b: Vec<f32> = gen_vals((j0 + 4) * k * mb, 0xD1 ^ mb as u64)
                .into_iter()
                .map(|v| v as f32)
                .collect();
            let mut d_tier = vec![0.0f32; 16 * mb];
            let mut d_ref = vec![0.0f32; 16 * mb];
            (t.btile4x4pf32)(&a, &b, i0, j0, k, mb, &mut d_tier);
            scalar::btile4x4pf32(&a, &b, i0, j0, k, mb, &mut d_ref);
            assert!(
                d_tier
                    .iter()
                    .zip(&d_ref)
                    .all(|(x, y)| x.to_bits() == y.to_bits()),
                "btile4x4pf32 diverged from twin at k {k} mb {mb} (tier {:?})",
                t.tier
            );
        }
        // r4qrun: bitwise vs twin over interleaved complex runs — run
        // lengths cover the twin-delegation path (s2 % 4 != 0), both
        // directions, special values.
        for s2 in [2usize, 6, 8, 32, 34] {
            for inverse in [false, true] {
                let a = gen_vals(s2, 0xF0 ^ s2 as u64);
                let b = gen_vals(s2, 0xF1);
                let c = gen_vals(s2, 0xF2);
                let d = gen_vals(s2, 0xF3 ^ u64::from(inverse));
                let w = [0.912, -0.409, 0.664, -0.747, 0.298, -0.954];
                let mut o_tier = vec![0.0f64; 4 * s2];
                let mut o_ref = vec![0.0f64; 4 * s2];
                (t.r4qrun_f64)(&a, &b, &c, &d, &mut o_tier, &w, inverse);
                scalar::r4qrun_f64(&a, &b, &c, &d, &mut o_ref, &w, inverse);
                assert!(
                    o_tier
                        .iter()
                        .zip(&o_ref)
                        .all(|(x, y)| x.to_bits() == y.to_bits()),
                    "r4qrun diverged from twin at s2 {s2} inverse {inverse} (tier {:?})",
                    t.tier
                );
            }
        }
        // trn1c64: bitwise vs twin — square shapes covering the exact
        // 8-multiple, the ragged tail, and the degenerate n1 = 1 edge.
        for n1 in [1usize, 5, 8, 12, 16, 23] {
            let src = gen_vals(2 * n1 * n1, 0x7A ^ n1 as u64);
            let mut d_tier = vec![0.0f64; 2 * n1 * n1];
            let mut d_ref = vec![0.0f64; 2 * n1 * n1];
            (t.trn1c64)(&src, &mut d_tier, n1);
            scalar::trn1c64(&src, &mut d_ref, n1);
            assert!(
                d_tier
                    .iter()
                    .zip(&d_ref)
                    .all(|(x, y)| x.to_bits() == y.to_bits()),
                "trn1c64 diverged from twin at n1 {n1} (tier {:?})",
                t.tier
            );
        }
        println!(
            "{{\"suite\":\"fs-simd/equivalence\",\"case\":\"battery\",\"verdict\":\"pass\",\"detail\":\"tier={} lens=0..67\"}}",
            t.tier.name()
        );
    }

    #[test]
    fn dispatch_table_is_singleton_and_tier_matches_substrate() {
        let a = std::ptr::from_ref(ops());
        let b = std::ptr::from_ref(ops());
        assert_eq!(a, b, "table must resolve once");
        #[cfg(all(target_arch = "aarch64", not(miri)))]
        assert_eq!(ops().tier, SimdTier::Neon);
        #[cfg(miri)]
        assert_eq!(ops().tier, SimdTier::Scalar);
    }

    #[test]
    fn gemm_tier_selection_is_operation_specific() {
        assert_eq!(
            mk8x4_f64_tier_for(SimdTier::Scalar, true, true),
            SimdTier::Scalar
        );
        assert_eq!(
            mk8x4_f64_tier_for(SimdTier::Neon, false, false),
            SimdTier::Neon
        );
        assert_eq!(
            mk8x4_f64_tier_for(SimdTier::Avx2, true, true),
            SimdTier::Avx2
        );
        assert_eq!(
            mk8x4_f64_tier_for(SimdTier::Avx512, true, true),
            SimdTier::Avx2
        );
        assert_eq!(
            mk8x4_f64_tier_for(SimdTier::Avx2, true, false),
            SimdTier::Scalar,
            "AVX2 with FMA masked executes the scalar facade"
        );
        assert_eq!(
            mk8x4_f64_tier_for(SimdTier::Avx512, false, true),
            SimdTier::Scalar,
            "a hostile AVX-512/AVX2 feature mask must follow the facade"
        );
        assert_eq!(mk8x4_f64_tier(), ops().mk8x4_f64_tier);
        #[cfg(target_arch = "x86_64")]
        {
            let (_, hostile_tier) = x86::gemm::select_mk8x4_f64(SimdTier::Neon);
            assert_eq!(
                hostile_tier,
                SimdTier::Scalar,
                "an impossible x86 global tier must fail closed with its scalar pointer"
            );
            let (_, selected_tier) = x86::gemm::select_mk8x4_f64(ops().tier);
            assert_eq!(
                ops().mk8x4_f64_tier,
                selected_tier,
                "the installed operation receipt must match the owned selector"
            );
        }
    }

    #[test]
    fn known_answers_anchor_the_semantics() {
        // Small exact cases catch sign/lane-order bugs that equivalence
        // against a buggy twin could miss.
        let x = [1.0, 2.0, 3.0, 4.0, 5.0];
        let y = [10.0, 20.0, 30.0, 40.0, 50.0];
        assert_eq!((ops().dot)(&x, &y).to_bits(), 550.0f64.to_bits());
        assert_eq!((ops().sum)(&x).to_bits(), 15.0f64.to_bits());
        let mut z = y;
        (ops().axpy)(2.0, &x, &mut z);
        let want = [12.0f64, 24.0, 36.0, 48.0, 60.0];
        assert!(
            z.iter().zip(&want).all(|(a, b)| a.to_bits() == b.to_bits()),
            "{z:?}"
        );
    }

    #[test]
    fn cache_line_alignment_helper() {
        let v = vec![0u8; 256];
        let base = v.as_ptr() as usize;
        let aligned = base.next_multiple_of(fs_substrate::CACHE_LINE);
        assert!(is_cache_line_aligned(aligned as *const u8));
        assert!(!is_cache_line_aligned((aligned + 8) as *const u8));
    }

    #[test]
    #[should_panic(expected = "length mismatch")]
    fn length_mismatch_is_a_loud_programmer_error() {
        let x = [1.0, 2.0];
        let mut y = [1.0];
        (ops().axpy)(1.0, &x, &mut y);
    }

    #[test]
    fn gemm_geometry_overflow_is_refused_before_dispatch() {
        let mut acc = [[0.0; 4]; 8];
        assert_panics_with("mk8x4 panel length mismatch", || {
            (ops().mk8x4_f64)(&[], &[], usize::MAX, &mut acc);
        });
        assert_panics_with("btile4x4 plane bounds", || {
            let mut dst = [];
            (ops().btile4x4_f64)(&[], &[], usize::MAX, 0, 4, 4, 0, 1, &mut dst);
        });
        assert_panics_with("btile4x4p packed bounds", || {
            let mut dst = [];
            (ops().btile4x4p_f64)(&[], &[], usize::MAX, 0, 4, 1, &mut dst);
        });
        assert_panics_with("btile4x4pf32 packed bounds", || {
            let mut dst = [];
            (ops().btile4x4pf32)(&[], &[], usize::MAX, 0, 4, 1, &mut dst);
        });
        assert_panics_with("trn1c64 extent overflow", || {
            let mut dst = [];
            (ops().trn1c64)(&[], &mut dst, usize::MAX);
        });

        assert_eq!(checked_mk8x4_lengths(usize::MAX), None);
        assert_eq!(
            checked_btile4x4_lengths(0, 0, usize::MAX, 4, usize::MAX, 1),
            None
        );
        assert_eq!(checked_btile4x4p_lengths(0, 0, 4, usize::MAX), None);
        assert_eq!(checked_trn1c64_len(usize::MAX), None);
    }
}
