type STRUCT~static_key_mod;
type STRUCT~tvec_base;
type STRUCT~workqueue_struct;
type STRUCT~task_struct;
type STRUCT~kernfs_open_node;
type STRUCT~kernfs_iattrs;
type STRUCT~sock;
type STRUCT~user_namespace;
type STRUCT~pinctrl;
type STRUCT~pinctrl_state;
type STRUCT~iommu_ops;
type STRUCT~subsys_private;
type STRUCT~driver_private;
type STRUCT~acpi_device;
type STRUCT~dma_coherent_mem;
type STRUCT~iommu_group;
type STRUCT~vfsmount;
type STRUCT~radix_tree_node;
type STRUCT~pid_namespace;
type STRUCT~writeback_control;
type STRUCT~kiocb;
type STRUCT~iovec;
type STRUCT~swap_info_struct;
type STRUCT~backing_dev_info;
type STRUCT~hd_struct;
type STRUCT~gendisk;
type STRUCT~request_queue;
type STRUCT~pipe_inode_info;
type STRUCT~posix_acl;
type STRUCT~files_struct;
type STRUCT~nlm_lockowner;
type STRUCT~nfs4_lock_state;
type STRUCT~export_operations;
type STRUCT~mtd_info;
type STRUCT~nameidata;
type STRUCT~kstatfs;
type STRUCT~xol_area;
type STRUCT~slab;
type STRUCT~anon_vma;
type STRUCT~mempolicy;
type STRUCT~linux_binfmt;
type STRUCT~kioctx_table;
type STRUCT~mmu_notifier_mm;
type STRUCT~nsproxy;
type STRUCT~assoc_array_ptr;
type STRUCT~key_type;
type STRUCT~key_user;
type STRUCT~ep_device;
type STRUCT~mon_bus;
type STRUCT~usb_tt;
type STRUCT~wusb_dev;
type STRUCT~module_param_attrs;
type STRUCT~module_sect_attrs;
type STRUCT~module_notes_attrs;
type STRUCT~ftrace_event_call;
type STRUCT~kmem_cache_node;
type STRUCT~mem_cgroup;
type STRUCT~vb2_queue;
type STRUCT~proc_dir_entry;
type STRUCT~sec_path;
type STRUCT~v4l2_m2m_ctx;
type STRUCT~v4l2_subdev_fh;
type STRUCT~regulator_bulk_data;
type STRUCT~v4l2_ctrl_helper;
type STRUCT~prot_inuse;
type STRUCT~fib_rules_ops;
type STRUCT~fib_table;
type STRUCT~inet_peer_base;
type STRUCT~tcpm_hash_bucket;
type STRUCT~xt_table;
type STRUCT~dst_entry;
type STRUCT~neighbour;
type STRUCT~ipv6_devconf;
type STRUCT~rt6_info;
type STRUCT~rt6_statistics;
type STRUCT~fib6_table;
type STRUCT~sctp_mib;
type STRUCT~nf_logger;
type STRUCT~ebt_table;
type STRUCT~ip_conntrack_stat;
type STRUCT~nf_ct_event_notifier;
type STRUCT~nf_exp_event_notifier;
type STRUCT~nft_af_info;
type STRUCT~net_generic;
type STRUCT~netns_ipvs;
type STRUCT~mii_bus;
type STRUCT~Qdisc;
type STRUCT~neigh_parms;
type STRUCT~netpoll_info;
type STRUCT~pcpu_lstats;
type STRUCT~pcpu_dstats;
type STRUCT~pcpu_vstats;
type STRUCT~iw_handler_def;
type STRUCT~iw_public_data;
type STRUCT~forwarding_accel_ops;
type STRUCT~vlan_info;
type STRUCT~tipc_bearer;
type STRUCT~dn_dev;
type STRUCT~inet6_dev;
type STRUCT~wireless_dev;
type STRUCT~cpu_rmap;
type STRUCT~garp_port;
type STRUCT~mrp_port;
type STRUCT~rtnl_link_ops;
type STRUCT~phy_device;
type STRUCT~ip_mc_list;
type ~__s8 = int;
type ~__u8 = int;
type ~__s16 = int;
type ~__u16 = int;
type ~__s32 = int;
type ~__u32 = int;
type ~__s64 = int;
type ~__u64 = int;
type ~s8 = int;
type ~u8 = int;
type ~s16 = int;
type ~u16 = int;
type ~s32 = int;
type ~u32 = int;
type ~s64 = int;
type ~u64 = int;
type ~__kernel_long_t = int;
type ~__kernel_ulong_t = int;
type ~__kernel_uid32_t = int;
type ~__kernel_gid32_t = int;
type ~__kernel_loff_t = int;
type ~umode_t = int;
type ~bool = int;
type ~sector_t = int;
type ~blkcnt_t = int;
type ~gfp_t = int;
type ~fmode_t = int;
type ~pgdval_t = int;
type ~pgprotval_t = int;
type ~kernel_ulong_t = int;
type ~qsize_t = int;
type ~__kernel_sa_family_t = int;
type ~sk_buff_data_t = int;
type ~ldv_func_ret_type___0 = int;
type ~ldv_func_ret_type___1 = int;
type ~ldv_func_ret_type___2 = int;
type ~ldv_func_ret_type___3 = int;
type ~ldv_func_ret_type___4 = int;
type ~ldv_func_ret_type___5 = int;
type ~ldv_func_ret_type___6 = int;
type ~ldv_func_ret_type___7 = int;
type ~ldv_func_ret_type___8 = int;
type ~ldv_func_ret_type___9 = int;
type ~ldv_func_ret_type___10 = int;
type ~__kernel_suseconds_t = ~__kernel_long_t;
type ~__kernel_size_t = ~__kernel_ulong_t;
type ~__kernel_ssize_t = ~__kernel_long_t;
type ~__kernel_time_t = ~__kernel_long_t;
type ~__le16 = ~__u16;
type ~__be16 = ~__u16;
type ~__le32 = ~__u32;
type ~__be32 = ~__u32;
type ~__wsum = ~__u32;
type ~__kernel_dev_t = ~__u32;
type ~dev_t = ~__kernel_dev_t;
type ~uid_t = ~__kernel_uid32_t;
type ~gid_t = ~__kernel_gid32_t;
type ~loff_t = ~__kernel_loff_t;
type ~size_t = ~__kernel_size_t;
type ~ssize_t = ~__kernel_ssize_t;
type ~time_t = ~__kernel_time_t;
type ~int32_t = ~__s32;
type ~uint8_t = ~__u8;
type ~uint32_t = ~__u32;
type ~uint64_t = ~__u64;
type ~dma_addr_t = ~u64;
type ~__ticket_t = ~u16;
type ~__ticketpair_t = ~u32;
type ~jump_label_t = ~u64;
type ~projid_t = ~__kernel_uid32_t;
type ~key_serial_t = ~int32_t;
type ~key_perm_t = ~uint32_t;
type ~Elf64_Addr = ~__u64;
type ~Elf64_Half = ~__u16;
type ~Elf64_Word = ~__u32;
type ~Elf64_Xword = ~__u64;
type ~v4l2_std_id = ~__u64;
type ~phandle = ~u32;
type ~sa_family_t = ~__kernel_sa_family_t;
type ~dma_cookie_t = ~s32;
type ~netdev_features_t = ~u64;
type ~dmx_output_t = int;
type ~dmx_input_t = int;
type ~dmx_pes_type_t = int;
type ~dmx_source_t = int;
type ~fe_type_t = int;
type ~fe_caps_t = int;
type ~fe_sec_voltage_t = int;
type ~fe_sec_tone_mode_t = int;
type ~fe_sec_mini_cmd_t = int;
type ~fe_status_t = int;
type ~fe_spectral_inversion_t = int;
type ~fe_code_rate_t = int;
type ~fe_modulation_t = int;
type ~fe_transmit_mode_t = int;
type ~fe_guard_interval_t = int;
type ~fe_hierarchy_t = int;
type ~fe_pilot_t = int;
type ~fe_rolloff_t = int;
type ~fe_delivery_system_t = int;
type ~netdev_tx_t = int;
type ~rx_handler_result_t = int;
const #funAddr~au0828_usb_v4l2_release.base : int;
const #funAddr~au0828_usb_v4l2_release.offset : int;
const #funAddr~au0828_usb_probe.base : int;
const #funAddr~au0828_usb_probe.offset : int;
const #funAddr~au0828_usb_disconnect.base : int;
const #funAddr~au0828_usb_disconnect.offset : int;
const #funAddr~au0828_exit.base : int;
const #funAddr~au0828_exit.offset : int;
const #funAddr~au0828_init.base : int;
const #funAddr~au0828_init.offset : int;
const #funAddr~i2c_xfer.base : int;
const #funAddr~i2c_xfer.offset : int;
const #funAddr~au0828_functionality.base : int;
const #funAddr~au0828_functionality.offset : int;
const #funAddr~hvr950q_cs5340_audio.base : int;
const #funAddr~hvr950q_cs5340_audio.offset : int;
const #funAddr~au0828_tuner_callback.base : int;
const #funAddr~au0828_tuner_callback.offset : int;
const #funAddr~urb_completion.base : int;
const #funAddr~urb_completion.offset : int;
const #funAddr~au0828_restart_dvb_streaming.base : int;
const #funAddr~au0828_restart_dvb_streaming.offset : int;
const #funAddr~au0828_dvb_start_feed.base : int;
const #funAddr~au0828_dvb_start_feed.offset : int;
const #funAddr~au0828_dvb_stop_feed.base : int;
const #funAddr~au0828_dvb_stop_feed.offset : int;
const #funAddr~au0828_irq_callback.base : int;
const #funAddr~au0828_irq_callback.offset : int;
const #funAddr~au0828_isoc_copy.base : int;
const #funAddr~au0828_isoc_copy.offset : int;
const #funAddr~buffer_setup.base : int;
const #funAddr~buffer_setup.offset : int;
const #funAddr~buffer_prepare.base : int;
const #funAddr~buffer_prepare.offset : int;
const #funAddr~buffer_queue.base : int;
const #funAddr~buffer_queue.offset : int;
const #funAddr~buffer_release.base : int;
const #funAddr~buffer_release.offset : int;
const #funAddr~au0828_v4l2_read.base : int;
const #funAddr~au0828_v4l2_read.offset : int;
const #funAddr~au0828_v4l2_poll.base : int;
const #funAddr~au0828_v4l2_poll.offset : int;
const #funAddr~video_ioctl2.base : int;
const #funAddr~video_ioctl2.offset : int;
const #funAddr~au0828_v4l2_mmap.base : int;
const #funAddr~au0828_v4l2_mmap.offset : int;
const #funAddr~au0828_v4l2_open.base : int;
const #funAddr~au0828_v4l2_open.offset : int;
const #funAddr~au0828_v4l2_close.base : int;
const #funAddr~au0828_v4l2_close.offset : int;
const #funAddr~vidioc_querycap.base : int;
const #funAddr~vidioc_querycap.offset : int;
const #funAddr~vidioc_enum_fmt_vid_cap.base : int;
const #funAddr~vidioc_enum_fmt_vid_cap.offset : int;
const #funAddr~vidioc_g_fmt_vid_cap.base : int;
const #funAddr~vidioc_g_fmt_vid_cap.offset : int;
const #funAddr~vidioc_g_fmt_vbi_cap.base : int;
const #funAddr~vidioc_g_fmt_vbi_cap.offset : int;
const #funAddr~vidioc_s_fmt_vid_cap.base : int;
const #funAddr~vidioc_s_fmt_vid_cap.offset : int;
const #funAddr~vidioc_try_fmt_vid_cap.base : int;
const #funAddr~vidioc_try_fmt_vid_cap.offset : int;
const #funAddr~vidioc_reqbufs.base : int;
const #funAddr~vidioc_reqbufs.offset : int;
const #funAddr~vidioc_querybuf.base : int;
const #funAddr~vidioc_querybuf.offset : int;
const #funAddr~vidioc_qbuf.base : int;
const #funAddr~vidioc_qbuf.offset : int;
const #funAddr~vidioc_dqbuf.base : int;
const #funAddr~vidioc_dqbuf.offset : int;
const #funAddr~vidioc_streamon.base : int;
const #funAddr~vidioc_streamon.offset : int;
const #funAddr~vidioc_streamoff.base : int;
const #funAddr~vidioc_streamoff.offset : int;
const #funAddr~vidioc_g_std.base : int;
const #funAddr~vidioc_g_std.offset : int;
const #funAddr~vidioc_s_std.base : int;
const #funAddr~vidioc_s_std.offset : int;
const #funAddr~vidioc_enum_input.base : int;
const #funAddr~vidioc_enum_input.offset : int;
const #funAddr~vidioc_g_input.base : int;
const #funAddr~vidioc_g_input.offset : int;
const #funAddr~vidioc_s_input.base : int;
const #funAddr~vidioc_s_input.offset : int;
const #funAddr~vidioc_enumaudio.base : int;
const #funAddr~vidioc_enumaudio.offset : int;
const #funAddr~vidioc_g_audio.base : int;
const #funAddr~vidioc_g_audio.offset : int;
const #funAddr~vidioc_s_audio.base : int;
const #funAddr~vidioc_s_audio.offset : int;
const #funAddr~vidioc_cropcap.base : int;
const #funAddr~vidioc_cropcap.offset : int;
const #funAddr~vidioc_g_tuner.base : int;
const #funAddr~vidioc_g_tuner.offset : int;
const #funAddr~vidioc_s_tuner.base : int;
const #funAddr~vidioc_s_tuner.offset : int;
const #funAddr~vidioc_g_frequency.base : int;
const #funAddr~vidioc_g_frequency.offset : int;
const #funAddr~vidioc_s_frequency.base : int;
const #funAddr~vidioc_s_frequency.offset : int;
const #funAddr~vidioc_log_status.base : int;
const #funAddr~vidioc_log_status.offset : int;
const #funAddr~vidioc_g_register.base : int;
const #funAddr~vidioc_g_register.offset : int;
const #funAddr~vidioc_s_register.base : int;
const #funAddr~vidioc_s_register.offset : int;
const #funAddr~v4l2_ctrl_subscribe_event.base : int;
const #funAddr~v4l2_ctrl_subscribe_event.offset : int;
const #funAddr~v4l2_event_unsubscribe.base : int;
const #funAddr~v4l2_event_unsubscribe.offset : int;
const #funAddr~video_device_release.base : int;
const #funAddr~video_device_release.offset : int;
const #funAddr~au0828_vid_buffer_timeout.base : int;
const #funAddr~au0828_vid_buffer_timeout.offset : int;
const #funAddr~au0828_vbi_buffer_timeout.base : int;
const #funAddr~au0828_vbi_buffer_timeout.offset : int;
const #funAddr~vbi_setup.base : int;
const #funAddr~vbi_setup.offset : int;
const #funAddr~vbi_prepare.base : int;
const #funAddr~vbi_prepare.offset : int;
const #funAddr~vbi_queue.base : int;
const #funAddr~vbi_queue.offset : int;
const #funAddr~vbi_release.base : int;
const #funAddr~vbi_release.offset : int;
const ~usb_device_speed~USB_SPEED_UNKNOWN : int;
const ~usb_device_speed~USB_SPEED_LOW : int;
const ~usb_device_speed~USB_SPEED_FULL : int;
const ~usb_device_speed~USB_SPEED_HIGH : int;
const ~usb_device_speed~USB_SPEED_WIRELESS : int;
const ~usb_device_speed~USB_SPEED_SUPER : int;
const ~usb_device_state~USB_STATE_NOTATTACHED : int;
const ~usb_device_state~USB_STATE_ATTACHED : int;
const ~usb_device_state~USB_STATE_POWERED : int;
const ~usb_device_state~USB_STATE_RECONNECTING : int;
const ~usb_device_state~USB_STATE_UNAUTHENTICATED : int;
const ~usb_device_state~USB_STATE_DEFAULT : int;
const ~usb_device_state~USB_STATE_ADDRESS : int;
const ~usb_device_state~USB_STATE_CONFIGURED : int;
const ~usb_device_state~USB_STATE_SUSPENDED : int;
const ~rpm_status~RPM_ACTIVE : int;
const ~rpm_status~RPM_RESUMING : int;
const ~rpm_status~RPM_SUSPENDED : int;
const ~rpm_status~RPM_SUSPENDING : int;
const ~rpm_request~RPM_REQ_NONE : int;
const ~rpm_request~RPM_REQ_IDLE : int;
const ~rpm_request~RPM_REQ_SUSPEND : int;
const ~rpm_request~RPM_REQ_AUTOSUSPEND : int;
const ~rpm_request~RPM_REQ_RESUME : int;
const ~kobj_ns_type~KOBJ_NS_TYPE_NONE : int;
const ~kobj_ns_type~KOBJ_NS_TYPE_NET : int;
const ~kobj_ns_type~KOBJ_NS_TYPES : int;
const ~pid_type~PIDTYPE_PID : int;
const ~pid_type~PIDTYPE_PGID : int;
const ~pid_type~PIDTYPE_SID : int;
const ~pid_type~PIDTYPE_MAX : int;
const ~migrate_mode~MIGRATE_ASYNC : int;
const ~migrate_mode~MIGRATE_SYNC_LIGHT : int;
const ~migrate_mode~MIGRATE_SYNC : int;
const ~quota_type~USRQUOTA : int;
const ~quota_type~GRPQUOTA : int;
const ~quota_type~PRJQUOTA : int;
const ~usb_interface_condition~USB_INTERFACE_UNBOUND : int;
const ~usb_interface_condition~USB_INTERFACE_BINDING : int;
const ~usb_interface_condition~USB_INTERFACE_BOUND : int;
const ~usb_interface_condition~USB_INTERFACE_UNBINDING : int;
const ~usb_device_removable~USB_DEVICE_REMOVABLE_UNKNOWN : int;
const ~usb_device_removable~USB_DEVICE_REMOVABLE : int;
const ~usb_device_removable~USB_DEVICE_FIXED : int;
const ~module_state~MODULE_STATE_LIVE : int;
const ~module_state~MODULE_STATE_COMING : int;
const ~module_state~MODULE_STATE_GOING : int;
const ~module_state~MODULE_STATE_UNFORMED : int;
const ~v4l2_field~V4L2_FIELD_ANY : int;
const ~v4l2_field~V4L2_FIELD_NONE : int;
const ~v4l2_field~V4L2_FIELD_TOP : int;
const ~v4l2_field~V4L2_FIELD_BOTTOM : int;
const ~v4l2_field~V4L2_FIELD_INTERLACED : int;
const ~v4l2_field~V4L2_FIELD_SEQ_TB : int;
const ~v4l2_field~V4L2_FIELD_SEQ_BT : int;
const ~v4l2_field~V4L2_FIELD_ALTERNATE : int;
const ~v4l2_field~V4L2_FIELD_INTERLACED_TB : int;
const ~v4l2_field~V4L2_FIELD_INTERLACED_BT : int;
const ~v4l2_buf_type~V4L2_BUF_TYPE_VIDEO_CAPTURE : int;
const ~v4l2_buf_type~V4L2_BUF_TYPE_VIDEO_OUTPUT : int;
const ~v4l2_buf_type~V4L2_BUF_TYPE_VIDEO_OVERLAY : int;
const ~v4l2_buf_type~V4L2_BUF_TYPE_VBI_CAPTURE : int;
const ~v4l2_buf_type~V4L2_BUF_TYPE_VBI_OUTPUT : int;
const ~v4l2_buf_type~V4L2_BUF_TYPE_SLICED_VBI_CAPTURE : int;
const ~v4l2_buf_type~V4L2_BUF_TYPE_SLICED_VBI_OUTPUT : int;
const ~v4l2_buf_type~V4L2_BUF_TYPE_VIDEO_OUTPUT_OVERLAY : int;
const ~v4l2_buf_type~V4L2_BUF_TYPE_VIDEO_CAPTURE_MPLANE : int;
const ~v4l2_buf_type~V4L2_BUF_TYPE_VIDEO_OUTPUT_MPLANE : int;
const ~v4l2_buf_type~V4L2_BUF_TYPE_PRIVATE : int;
const ~v4l2_memory~V4L2_MEMORY_MMAP : int;
const ~v4l2_memory~V4L2_MEMORY_USERPTR : int;
const ~v4l2_memory~V4L2_MEMORY_OVERLAY : int;
const ~v4l2_memory~V4L2_MEMORY_DMABUF : int;
const ~v4l2_priority~V4L2_PRIORITY_UNSET : int;
const ~v4l2_priority~V4L2_PRIORITY_BACKGROUND : int;
const ~v4l2_priority~V4L2_PRIORITY_INTERACTIVE : int;
const ~v4l2_priority~V4L2_PRIORITY_RECORD : int;
const ~v4l2_priority~V4L2_PRIORITY_DEFAULT : int;
const ~v4l2_ctrl_type~V4L2_CTRL_TYPE_INTEGER : int;
const ~v4l2_ctrl_type~V4L2_CTRL_TYPE_BOOLEAN : int;
const ~v4l2_ctrl_type~V4L2_CTRL_TYPE_MENU : int;
const ~v4l2_ctrl_type~V4L2_CTRL_TYPE_BUTTON : int;
const ~v4l2_ctrl_type~V4L2_CTRL_TYPE_INTEGER64 : int;
const ~v4l2_ctrl_type~V4L2_CTRL_TYPE_CTRL_CLASS : int;
const ~v4l2_ctrl_type~V4L2_CTRL_TYPE_STRING : int;
const ~v4l2_ctrl_type~V4L2_CTRL_TYPE_BITMASK : int;
const ~v4l2_ctrl_type~V4L2_CTRL_TYPE_INTEGER_MENU : int;
const ~dma_data_direction~DMA_BIDIRECTIONAL : int;
const ~dma_data_direction~DMA_TO_DEVICE : int;
const ~dma_data_direction~DMA_FROM_DEVICE : int;
const ~dma_data_direction~DMA_NONE : int;
const ~videobuf_state~VIDEOBUF_NEEDS_INIT : int;
const ~videobuf_state~VIDEOBUF_PREPARED : int;
const ~videobuf_state~VIDEOBUF_QUEUED : int;
const ~videobuf_state~VIDEOBUF_ACTIVE : int;
const ~videobuf_state~VIDEOBUF_DONE : int;
const ~videobuf_state~VIDEOBUF_ERROR : int;
const ~videobuf_state~VIDEOBUF_IDLE : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_FIXED : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_RGB444_2X8_PADHI_BE : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_RGB444_2X8_PADHI_LE : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_RGB555_2X8_PADHI_BE : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_RGB555_2X8_PADHI_LE : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_BGR565_2X8_BE : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_BGR565_2X8_LE : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_RGB565_2X8_BE : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_RGB565_2X8_LE : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_RGB666_1X18 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_RGB888_1X24 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_RGB888_2X12_BE : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_RGB888_2X12_LE : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_ARGB8888_1X32 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_Y8_1X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_UV8_1X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_UYVY8_1_5X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_VYUY8_1_5X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YUYV8_1_5X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YVYU8_1_5X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_UYVY8_2X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_VYUY8_2X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YUYV8_2X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YVYU8_2X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_Y10_1X10 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YUYV10_2X10 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YVYU10_2X10 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_Y12_1X12 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_UYVY8_1X16 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_VYUY8_1X16 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YUYV8_1X16 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YVYU8_1X16 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YDYUYDYV8_1X16 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YUYV10_1X20 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YVYU10_1X20 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YUV10_1X30 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_AYUV8_1X32 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SBGGR8_1X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SGBRG8_1X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SGRBG8_1X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SRGGB8_1X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SBGGR10_ALAW8_1X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SGBRG10_ALAW8_1X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SGRBG10_ALAW8_1X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SRGGB10_ALAW8_1X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SBGGR10_DPCM8_1X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SGBRG10_DPCM8_1X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SGRBG10_DPCM8_1X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SRGGB10_DPCM8_1X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SBGGR10_2X8_PADHI_BE : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SBGGR10_2X8_PADHI_LE : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SBGGR10_2X8_PADLO_BE : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SBGGR10_2X8_PADLO_LE : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SBGGR10_1X10 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SGBRG10_1X10 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SGRBG10_1X10 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SRGGB10_1X10 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SBGGR12_1X12 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SGBRG12_1X12 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SGRBG12_1X12 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SRGGB12_1X12 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_JPEG_1X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_S5C_UYVY_JPEG_1X8 : int;
const ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_AHSV8888_1X32 : int;
const ~v4l2_async_match_type~V4L2_ASYNC_MATCH_CUSTOM : int;
const ~v4l2_async_match_type~V4L2_ASYNC_MATCH_DEVNAME : int;
const ~v4l2_async_match_type~V4L2_ASYNC_MATCH_I2C : int;
const ~v4l2_async_match_type~V4L2_ASYNC_MATCH_OF : int;
const ~v4l2_mbus_type~V4L2_MBUS_PARALLEL : int;
const ~v4l2_mbus_type~V4L2_MBUS_BT656 : int;
const ~v4l2_mbus_type~V4L2_MBUS_CSI2 : int;
const ~v4l2_subdev_ir_mode~V4L2_SUBDEV_IR_MODE_PULSE_WIDTH : int;
const ~ldv_26739~DMX_OUT_DECODER : int;
const ~ldv_26739~DMX_OUT_TAP : int;
const ~ldv_26739~DMX_OUT_TS_TAP : int;
const ~ldv_26739~DMX_OUT_TSDEMUX_TAP : int;
const ~ldv_26741~DMX_IN_FRONTEND : int;
const ~ldv_26741~DMX_IN_DVR : int;
const ~dmx_ts_pes~DMX_PES_AUDIO0 : int;
const ~dmx_ts_pes~DMX_PES_VIDEO0 : int;
const ~dmx_ts_pes~DMX_PES_TELETEXT0 : int;
const ~dmx_ts_pes~DMX_PES_SUBTITLE0 : int;
const ~dmx_ts_pes~DMX_PES_PCR0 : int;
const ~dmx_ts_pes~DMX_PES_AUDIO1 : int;
const ~dmx_ts_pes~DMX_PES_VIDEO1 : int;
const ~dmx_ts_pes~DMX_PES_TELETEXT1 : int;
const ~dmx_ts_pes~DMX_PES_SUBTITLE1 : int;
const ~dmx_ts_pes~DMX_PES_PCR1 : int;
const ~dmx_ts_pes~DMX_PES_AUDIO2 : int;
const ~dmx_ts_pes~DMX_PES_VIDEO2 : int;
const ~dmx_ts_pes~DMX_PES_TELETEXT2 : int;
const ~dmx_ts_pes~DMX_PES_SUBTITLE2 : int;
const ~dmx_ts_pes~DMX_PES_PCR2 : int;
const ~dmx_ts_pes~DMX_PES_AUDIO3 : int;
const ~dmx_ts_pes~DMX_PES_VIDEO3 : int;
const ~dmx_ts_pes~DMX_PES_TELETEXT3 : int;
const ~dmx_ts_pes~DMX_PES_SUBTITLE3 : int;
const ~dmx_ts_pes~DMX_PES_PCR3 : int;
const ~dmx_ts_pes~DMX_PES_OTHER : int;
const ~ldv_26757~DMX_SOURCE_FRONT0 : int;
const ~ldv_26757~DMX_SOURCE_FRONT1 : int;
const ~ldv_26757~DMX_SOURCE_FRONT2 : int;
const ~ldv_26757~DMX_SOURCE_FRONT3 : int;
const ~ldv_26757~DMX_SOURCE_DVR0 : int;
const ~ldv_26757~DMX_SOURCE_DVR1 : int;
const ~ldv_26757~DMX_SOURCE_DVR2 : int;
const ~ldv_26757~DMX_SOURCE_DVR3 : int;
const ~dmx_success~DMX_OK : int;
const ~dmx_success~DMX_LENGTH_ERROR : int;
const ~dmx_success~DMX_OVERRUN_ERROR : int;
const ~dmx_success~DMX_CRC_ERROR : int;
const ~dmx_success~DMX_FRAME_ERROR : int;
const ~dmx_success~DMX_FIFO_ERROR : int;
const ~dmx_success~DMX_MISSED_ERROR : int;
const ~dmx_frontend_source~DMX_MEMORY_FE : int;
const ~dmx_frontend_source~DMX_FRONTEND_0 : int;
const ~dmx_frontend_source~DMX_FRONTEND_1 : int;
const ~dmx_frontend_source~DMX_FRONTEND_2 : int;
const ~dmx_frontend_source~DMX_FRONTEND_3 : int;
const ~dmx_frontend_source~DMX_STREAM_0 : int;
const ~dmx_frontend_source~DMX_STREAM_1 : int;
const ~dmx_frontend_source~DMX_STREAM_2 : int;
const ~dmx_frontend_source~DMX_STREAM_3 : int;
const ~dmxdev_type~DMXDEV_TYPE_NONE : int;
const ~dmxdev_type~DMXDEV_TYPE_SEC : int;
const ~dmxdev_type~DMXDEV_TYPE_PES : int;
const ~dmxdev_state~DMXDEV_STATE_FREE : int;
const ~dmxdev_state~DMXDEV_STATE_ALLOCATED : int;
const ~dmxdev_state~DMXDEV_STATE_SET : int;
const ~dmxdev_state~DMXDEV_STATE_GO : int;
const ~dmxdev_state~DMXDEV_STATE_DONE : int;
const ~dmxdev_state~DMXDEV_STATE_TIMEDOUT : int;
const ~fe_type~FE_QPSK : int;
const ~fe_type~FE_QAM : int;
const ~fe_type~FE_OFDM : int;
const ~fe_type~FE_ATSC : int;
const ~fe_caps~FE_IS_STUPID : int;
const ~fe_caps~FE_CAN_INVERSION_AUTO : int;
const ~fe_caps~FE_CAN_FEC_1_2 : int;
const ~fe_caps~FE_CAN_FEC_2_3 : int;
const ~fe_caps~FE_CAN_FEC_3_4 : int;
const ~fe_caps~FE_CAN_FEC_4_5 : int;
const ~fe_caps~FE_CAN_FEC_5_6 : int;
const ~fe_caps~FE_CAN_FEC_6_7 : int;
const ~fe_caps~FE_CAN_FEC_7_8 : int;
const ~fe_caps~FE_CAN_FEC_8_9 : int;
const ~fe_caps~FE_CAN_FEC_AUTO : int;
const ~fe_caps~FE_CAN_QPSK : int;
const ~fe_caps~FE_CAN_QAM_16 : int;
const ~fe_caps~FE_CAN_QAM_32 : int;
const ~fe_caps~FE_CAN_QAM_64 : int;
const ~fe_caps~FE_CAN_QAM_128 : int;
const ~fe_caps~FE_CAN_QAM_256 : int;
const ~fe_caps~FE_CAN_QAM_AUTO : int;
const ~fe_caps~FE_CAN_TRANSMISSION_MODE_AUTO : int;
const ~fe_caps~FE_CAN_BANDWIDTH_AUTO : int;
const ~fe_caps~FE_CAN_GUARD_INTERVAL_AUTO : int;
const ~fe_caps~FE_CAN_HIERARCHY_AUTO : int;
const ~fe_caps~FE_CAN_8VSB : int;
const ~fe_caps~FE_CAN_16VSB : int;
const ~fe_caps~FE_HAS_EXTENDED_CAPS : int;
const ~fe_caps~FE_CAN_MULTISTREAM : int;
const ~fe_caps~FE_CAN_TURBO_FEC : int;
const ~fe_caps~FE_CAN_2G_MODULATION : int;
const ~fe_caps~FE_NEEDS_BENDING : int;
const ~fe_caps~FE_CAN_RECOVER : int;
const ~fe_caps~FE_CAN_MUTE_TS : int;
const ~fe_sec_voltage~SEC_VOLTAGE_13 : int;
const ~fe_sec_voltage~SEC_VOLTAGE_18 : int;
const ~fe_sec_voltage~SEC_VOLTAGE_OFF : int;
const ~fe_sec_tone_mode~SEC_TONE_ON : int;
const ~fe_sec_tone_mode~SEC_TONE_OFF : int;
const ~fe_sec_mini_cmd~SEC_MINI_A : int;
const ~fe_sec_mini_cmd~SEC_MINI_B : int;
const ~fe_status~FE_HAS_SIGNAL : int;
const ~fe_status~FE_HAS_CARRIER : int;
const ~fe_status~FE_HAS_VITERBI : int;
const ~fe_status~FE_HAS_SYNC : int;
const ~fe_status~FE_HAS_LOCK : int;
const ~fe_status~FE_TIMEDOUT : int;
const ~fe_status~FE_REINIT : int;
const ~fe_spectral_inversion~INVERSION_OFF : int;
const ~fe_spectral_inversion~INVERSION_ON : int;
const ~fe_spectral_inversion~INVERSION_AUTO : int;
const ~fe_code_rate~FEC_NONE : int;
const ~fe_code_rate~FEC_1_2 : int;
const ~fe_code_rate~FEC_2_3 : int;
const ~fe_code_rate~FEC_3_4 : int;
const ~fe_code_rate~FEC_4_5 : int;
const ~fe_code_rate~FEC_5_6 : int;
const ~fe_code_rate~FEC_6_7 : int;
const ~fe_code_rate~FEC_7_8 : int;
const ~fe_code_rate~FEC_8_9 : int;
const ~fe_code_rate~FEC_AUTO : int;
const ~fe_code_rate~FEC_3_5 : int;
const ~fe_code_rate~FEC_9_10 : int;
const ~fe_code_rate~FEC_2_5 : int;
const ~fe_modulation~QPSK : int;
const ~fe_modulation~QAM_16 : int;
const ~fe_modulation~QAM_32 : int;
const ~fe_modulation~QAM_64 : int;
const ~fe_modulation~QAM_128 : int;
const ~fe_modulation~QAM_256 : int;
const ~fe_modulation~QAM_AUTO : int;
const ~fe_modulation~VSB_8 : int;
const ~fe_modulation~VSB_16 : int;
const ~fe_modulation~PSK_8 : int;
const ~fe_modulation~APSK_16 : int;
const ~fe_modulation~APSK_32 : int;
const ~fe_modulation~DQPSK : int;
const ~fe_modulation~QAM_4_NR : int;
const ~fe_transmit_mode~TRANSMISSION_MODE_2K : int;
const ~fe_transmit_mode~TRANSMISSION_MODE_8K : int;
const ~fe_transmit_mode~TRANSMISSION_MODE_AUTO : int;
const ~fe_transmit_mode~TRANSMISSION_MODE_4K : int;
const ~fe_transmit_mode~TRANSMISSION_MODE_1K : int;
const ~fe_transmit_mode~TRANSMISSION_MODE_16K : int;
const ~fe_transmit_mode~TRANSMISSION_MODE_32K : int;
const ~fe_transmit_mode~TRANSMISSION_MODE_C1 : int;
const ~fe_transmit_mode~TRANSMISSION_MODE_C3780 : int;
const ~fe_guard_interval~GUARD_INTERVAL_1_32 : int;
const ~fe_guard_interval~GUARD_INTERVAL_1_16 : int;
const ~fe_guard_interval~GUARD_INTERVAL_1_8 : int;
const ~fe_guard_interval~GUARD_INTERVAL_1_4 : int;
const ~fe_guard_interval~GUARD_INTERVAL_AUTO : int;
const ~fe_guard_interval~GUARD_INTERVAL_1_128 : int;
const ~fe_guard_interval~GUARD_INTERVAL_19_128 : int;
const ~fe_guard_interval~GUARD_INTERVAL_19_256 : int;
const ~fe_guard_interval~GUARD_INTERVAL_PN420 : int;
const ~fe_guard_interval~GUARD_INTERVAL_PN595 : int;
const ~fe_guard_interval~GUARD_INTERVAL_PN945 : int;
const ~fe_hierarchy~HIERARCHY_NONE : int;
const ~fe_hierarchy~HIERARCHY_1 : int;
const ~fe_hierarchy~HIERARCHY_2 : int;
const ~fe_hierarchy~HIERARCHY_4 : int;
const ~fe_hierarchy~HIERARCHY_AUTO : int;
const ~fe_interleaving~INTERLEAVING_NONE : int;
const ~fe_interleaving~INTERLEAVING_AUTO : int;
const ~fe_interleaving~INTERLEAVING_240 : int;
const ~fe_interleaving~INTERLEAVING_720 : int;
const ~fe_pilot~PILOT_ON : int;
const ~fe_pilot~PILOT_OFF : int;
const ~fe_pilot~PILOT_AUTO : int;
const ~fe_rolloff~ROLLOFF_35 : int;
const ~fe_rolloff~ROLLOFF_20 : int;
const ~fe_rolloff~ROLLOFF_25 : int;
const ~fe_rolloff~ROLLOFF_AUTO : int;
const ~fe_delivery_system~SYS_UNDEFINED : int;
const ~fe_delivery_system~SYS_DVBC_ANNEX_A : int;
const ~fe_delivery_system~SYS_DVBC_ANNEX_B : int;
const ~fe_delivery_system~SYS_DVBT : int;
const ~fe_delivery_system~SYS_DSS : int;
const ~fe_delivery_system~SYS_DVBS : int;
const ~fe_delivery_system~SYS_DVBS2 : int;
const ~fe_delivery_system~SYS_DVBH : int;
const ~fe_delivery_system~SYS_ISDBT : int;
const ~fe_delivery_system~SYS_ISDBS : int;
const ~fe_delivery_system~SYS_ISDBC : int;
const ~fe_delivery_system~SYS_ATSC : int;
const ~fe_delivery_system~SYS_ATSCMH : int;
const ~fe_delivery_system~SYS_DTMB : int;
const ~fe_delivery_system~SYS_CMMB : int;
const ~fe_delivery_system~SYS_DAB : int;
const ~fe_delivery_system~SYS_DVBT2 : int;
const ~fe_delivery_system~SYS_TURBO : int;
const ~fe_delivery_system~SYS_DVBC_ANNEX_C : int;
const ~tuner_param~DVBFE_TUNER_FREQUENCY : int;
const ~tuner_param~DVBFE_TUNER_TUNERSTEP : int;
const ~tuner_param~DVBFE_TUNER_IFFREQ : int;
const ~tuner_param~DVBFE_TUNER_BANDWIDTH : int;
const ~tuner_param~DVBFE_TUNER_REFCLOCK : int;
const ~tuner_param~DVBFE_TUNER_IQSENSE : int;
const ~tuner_param~DVBFE_TUNER_DUMMY : int;
const ~dvbfe_algo~DVBFE_ALGO_HW : int;
const ~dvbfe_algo~DVBFE_ALGO_SW : int;
const ~dvbfe_algo~DVBFE_ALGO_CUSTOM : int;
const ~dvbfe_algo~DVBFE_ALGO_RECOVERY : int;
const ~dvbfe_search~DVBFE_ALGO_SEARCH_SUCCESS : int;
const ~dvbfe_search~DVBFE_ALGO_SEARCH_ASLEEP : int;
const ~dvbfe_search~DVBFE_ALGO_SEARCH_FAILED : int;
const ~dvbfe_search~DVBFE_ALGO_SEARCH_INVALID : int;
const ~dvbfe_search~DVBFE_ALGO_SEARCH_AGAIN : int;
const ~dvbfe_search~DVBFE_ALGO_SEARCH_ERROR : int;
const ~dev_pm_qos_req_type~DEV_PM_QOS_LATENCY : int;
const ~dev_pm_qos_req_type~DEV_PM_QOS_FLAGS : int;
const ~pm_qos_type~PM_QOS_UNITIALIZED : int;
const ~pm_qos_type~PM_QOS_MAX : int;
const ~pm_qos_type~PM_QOS_MIN : int;
const ~ethtool_phys_id_state~ETHTOOL_ID_INACTIVE : int;
const ~ethtool_phys_id_state~ETHTOOL_ID_ACTIVE : int;
const ~ethtool_phys_id_state~ETHTOOL_ID_ON : int;
const ~ethtool_phys_id_state~ETHTOOL_ID_OFF : int;
const ~netdev_tx~__NETDEV_TX_MIN : int;
const ~netdev_tx~NETDEV_TX_OK : int;
const ~netdev_tx~NETDEV_TX_BUSY : int;
const ~netdev_tx~NETDEV_TX_LOCKED : int;
const ~rx_handler_result~RX_HANDLER_CONSUMED : int;
const ~rx_handler_result~RX_HANDLER_ANOTHER : int;
const ~rx_handler_result~RX_HANDLER_EXACT : int;
const ~rx_handler_result~RX_HANDLER_PASS : int;
const ~ldv_31478~NETREG_UNINITIALIZED : int;
const ~ldv_31478~NETREG_REGISTERED : int;
const ~ldv_31478~NETREG_UNREGISTERING : int;
const ~ldv_31478~NETREG_UNREGISTERED : int;
const ~ldv_31478~NETREG_RELEASED : int;
const ~ldv_31478~NETREG_DUMMY : int;
const ~ldv_31479~RTNL_LINK_INITIALIZED : int;
const ~ldv_31479~RTNL_LINK_INITIALIZING : int;
const ~au0828_itype~AU0828_VMUX_UNDEFINED : int;
const ~au0828_itype~AU0828_VMUX_COMPOSITE : int;
const ~au0828_itype~AU0828_VMUX_SVIDEO : int;
const ~au0828_itype~AU0828_VMUX_CABLE : int;
const ~au0828_itype~AU0828_VMUX_TELEVISION : int;
const ~au0828_itype~AU0828_VMUX_DVB : int;
const ~au0828_itype~AU0828_VMUX_DEBUG : int;
const ~au0828_stream_state~STREAM_OFF : int;
const ~au0828_stream_state~STREAM_INTERRUPT : int;
const ~au0828_stream_state~STREAM_ON : int;
const ~au0828_dev_state~DEV_INITIALIZED : int;
const ~au0828_dev_state~DEV_DISCONNECTED : int;
const ~au0828_dev_state~DEV_MISCONFIGURED : int;
const ~au8522_if_freq~AU8522_IF_6MHZ : int;
const ~au8522_if_freq~AU8522_IF_4MHZ : int;
const ~au8522_if_freq~AU8522_IF_3_25MHZ : int;
const ~mxl5007t_if_freq~MxL_IF_4_MHZ : int;
const ~mxl5007t_if_freq~MxL_IF_4_5_MHZ : int;
const ~mxl5007t_if_freq~MxL_IF_4_57_MHZ : int;
const ~mxl5007t_if_freq~MxL_IF_5_MHZ : int;
const ~mxl5007t_if_freq~MxL_IF_5_38_MHZ : int;
const ~mxl5007t_if_freq~MxL_IF_6_MHZ : int;
const ~mxl5007t_if_freq~MxL_IF_6_28_MHZ : int;
const ~mxl5007t_if_freq~MxL_IF_9_1915_MHZ : int;
const ~mxl5007t_if_freq~MxL_IF_35_25_MHZ : int;
const ~mxl5007t_if_freq~MxL_IF_36_15_MHZ : int;
const ~mxl5007t_if_freq~MxL_IF_44_MHZ : int;
const ~mxl5007t_xtal_freq~MxL_XTAL_16_MHZ : int;
const ~mxl5007t_xtal_freq~MxL_XTAL_20_MHZ : int;
const ~mxl5007t_xtal_freq~MxL_XTAL_20_25_MHZ : int;
const ~mxl5007t_xtal_freq~MxL_XTAL_20_48_MHZ : int;
const ~mxl5007t_xtal_freq~MxL_XTAL_24_MHZ : int;
const ~mxl5007t_xtal_freq~MxL_XTAL_25_MHZ : int;
const ~mxl5007t_xtal_freq~MxL_XTAL_25_14_MHZ : int;
const ~mxl5007t_xtal_freq~MxL_XTAL_27_MHZ : int;
const ~mxl5007t_xtal_freq~MxL_XTAL_28_8_MHZ : int;
const ~mxl5007t_xtal_freq~MxL_XTAL_32_MHZ : int;
const ~mxl5007t_xtal_freq~MxL_XTAL_40_MHZ : int;
const ~mxl5007t_xtal_freq~MxL_XTAL_44_MHZ : int;
const ~mxl5007t_xtal_freq~MxL_XTAL_48_MHZ : int;
const ~mxl5007t_xtal_freq~MxL_XTAL_49_3811_MHZ : int;
const ~mxl5007t_clkout_amp~MxL_CLKOUT_AMP_0_94V : int;
const ~mxl5007t_clkout_amp~MxL_CLKOUT_AMP_0_53V : int;
const ~mxl5007t_clkout_amp~MxL_CLKOUT_AMP_0_37V : int;
const ~mxl5007t_clkout_amp~MxL_CLKOUT_AMP_0_28V : int;
const ~mxl5007t_clkout_amp~MxL_CLKOUT_AMP_0_23V : int;
const ~mxl5007t_clkout_amp~MxL_CLKOUT_AMP_0_20V : int;
const ~mxl5007t_clkout_amp~MxL_CLKOUT_AMP_0_17V : int;
const ~mxl5007t_clkout_amp~MxL_CLKOUT_AMP_0_15V : int;
const ~tda18271_role~TDA18271_MASTER : int;
const ~tda18271_role~TDA18271_SLAVE : int;
const ~tda18271_i2c_gate~TDA18271_GATE_AUTO : int;
const ~tda18271_i2c_gate~TDA18271_GATE_ANALOG : int;
const ~tda18271_i2c_gate~TDA18271_GATE_DIGITAL : int;
const ~tda18271_output_options~TDA18271_OUTPUT_LT_XT_ON : int;
const ~tda18271_output_options~TDA18271_OUTPUT_LT_OFF : int;
const ~tda18271_output_options~TDA18271_OUTPUT_XT_OFF : int;
const ~tda18271_small_i2c~TDA18271_39_BYTE_CHUNK_INIT : int;
const ~tda18271_small_i2c~TDA18271_16_BYTE_CHUNK_INIT : int;
const ~tda18271_small_i2c~TDA18271_08_BYTE_CHUNK_INIT : int;
const ~tda18271_small_i2c~TDA18271_03_BYTE_CHUNK_INIT : int;
axiom #funAddr~au0828_usb_v4l2_release.base == -1 && #funAddr~au0828_usb_v4l2_release.offset == 0;
axiom #funAddr~au0828_usb_probe.base == -1 && #funAddr~au0828_usb_probe.offset == 1;
axiom #funAddr~au0828_usb_disconnect.base == -1 && #funAddr~au0828_usb_disconnect.offset == 2;
axiom #funAddr~au0828_exit.base == -1 && #funAddr~au0828_exit.offset == 3;
axiom #funAddr~au0828_init.base == -1 && #funAddr~au0828_init.offset == 4;
axiom #funAddr~i2c_xfer.base == -1 && #funAddr~i2c_xfer.offset == 5;
axiom #funAddr~au0828_functionality.base == -1 && #funAddr~au0828_functionality.offset == 6;
axiom #funAddr~hvr950q_cs5340_audio.base == -1 && #funAddr~hvr950q_cs5340_audio.offset == 7;
axiom #funAddr~au0828_tuner_callback.base == -1 && #funAddr~au0828_tuner_callback.offset == 8;
axiom #funAddr~urb_completion.base == -1 && #funAddr~urb_completion.offset == 9;
axiom #funAddr~au0828_restart_dvb_streaming.base == -1 && #funAddr~au0828_restart_dvb_streaming.offset == 10;
axiom #funAddr~au0828_dvb_start_feed.base == -1 && #funAddr~au0828_dvb_start_feed.offset == 11;
axiom #funAddr~au0828_dvb_stop_feed.base == -1 && #funAddr~au0828_dvb_stop_feed.offset == 12;
axiom #funAddr~au0828_irq_callback.base == -1 && #funAddr~au0828_irq_callback.offset == 13;
axiom #funAddr~au0828_isoc_copy.base == -1 && #funAddr~au0828_isoc_copy.offset == 14;
axiom #funAddr~buffer_setup.base == -1 && #funAddr~buffer_setup.offset == 15;
axiom #funAddr~buffer_prepare.base == -1 && #funAddr~buffer_prepare.offset == 16;
axiom #funAddr~buffer_queue.base == -1 && #funAddr~buffer_queue.offset == 17;
axiom #funAddr~buffer_release.base == -1 && #funAddr~buffer_release.offset == 18;
axiom #funAddr~au0828_v4l2_read.base == -1 && #funAddr~au0828_v4l2_read.offset == 19;
axiom #funAddr~au0828_v4l2_poll.base == -1 && #funAddr~au0828_v4l2_poll.offset == 20;
axiom #funAddr~video_ioctl2.base == -1 && #funAddr~video_ioctl2.offset == 21;
axiom #funAddr~au0828_v4l2_mmap.base == -1 && #funAddr~au0828_v4l2_mmap.offset == 22;
axiom #funAddr~au0828_v4l2_open.base == -1 && #funAddr~au0828_v4l2_open.offset == 23;
axiom #funAddr~au0828_v4l2_close.base == -1 && #funAddr~au0828_v4l2_close.offset == 24;
axiom #funAddr~vidioc_querycap.base == -1 && #funAddr~vidioc_querycap.offset == 25;
axiom #funAddr~vidioc_enum_fmt_vid_cap.base == -1 && #funAddr~vidioc_enum_fmt_vid_cap.offset == 26;
axiom #funAddr~vidioc_g_fmt_vid_cap.base == -1 && #funAddr~vidioc_g_fmt_vid_cap.offset == 27;
axiom #funAddr~vidioc_g_fmt_vbi_cap.base == -1 && #funAddr~vidioc_g_fmt_vbi_cap.offset == 28;
axiom #funAddr~vidioc_s_fmt_vid_cap.base == -1 && #funAddr~vidioc_s_fmt_vid_cap.offset == 29;
axiom #funAddr~vidioc_try_fmt_vid_cap.base == -1 && #funAddr~vidioc_try_fmt_vid_cap.offset == 30;
axiom #funAddr~vidioc_reqbufs.base == -1 && #funAddr~vidioc_reqbufs.offset == 31;
axiom #funAddr~vidioc_querybuf.base == -1 && #funAddr~vidioc_querybuf.offset == 32;
axiom #funAddr~vidioc_qbuf.base == -1 && #funAddr~vidioc_qbuf.offset == 33;
axiom #funAddr~vidioc_dqbuf.base == -1 && #funAddr~vidioc_dqbuf.offset == 34;
axiom #funAddr~vidioc_streamon.base == -1 && #funAddr~vidioc_streamon.offset == 35;
axiom #funAddr~vidioc_streamoff.base == -1 && #funAddr~vidioc_streamoff.offset == 36;
axiom #funAddr~vidioc_g_std.base == -1 && #funAddr~vidioc_g_std.offset == 37;
axiom #funAddr~vidioc_s_std.base == -1 && #funAddr~vidioc_s_std.offset == 38;
axiom #funAddr~vidioc_enum_input.base == -1 && #funAddr~vidioc_enum_input.offset == 39;
axiom #funAddr~vidioc_g_input.base == -1 && #funAddr~vidioc_g_input.offset == 40;
axiom #funAddr~vidioc_s_input.base == -1 && #funAddr~vidioc_s_input.offset == 41;
axiom #funAddr~vidioc_enumaudio.base == -1 && #funAddr~vidioc_enumaudio.offset == 42;
axiom #funAddr~vidioc_g_audio.base == -1 && #funAddr~vidioc_g_audio.offset == 43;
axiom #funAddr~vidioc_s_audio.base == -1 && #funAddr~vidioc_s_audio.offset == 44;
axiom #funAddr~vidioc_cropcap.base == -1 && #funAddr~vidioc_cropcap.offset == 45;
axiom #funAddr~vidioc_g_tuner.base == -1 && #funAddr~vidioc_g_tuner.offset == 46;
axiom #funAddr~vidioc_s_tuner.base == -1 && #funAddr~vidioc_s_tuner.offset == 47;
axiom #funAddr~vidioc_g_frequency.base == -1 && #funAddr~vidioc_g_frequency.offset == 48;
axiom #funAddr~vidioc_s_frequency.base == -1 && #funAddr~vidioc_s_frequency.offset == 49;
axiom #funAddr~vidioc_log_status.base == -1 && #funAddr~vidioc_log_status.offset == 50;
axiom #funAddr~vidioc_g_register.base == -1 && #funAddr~vidioc_g_register.offset == 51;
axiom #funAddr~vidioc_s_register.base == -1 && #funAddr~vidioc_s_register.offset == 52;
axiom #funAddr~v4l2_ctrl_subscribe_event.base == -1 && #funAddr~v4l2_ctrl_subscribe_event.offset == 53;
axiom #funAddr~v4l2_event_unsubscribe.base == -1 && #funAddr~v4l2_event_unsubscribe.offset == 54;
axiom #funAddr~video_device_release.base == -1 && #funAddr~video_device_release.offset == 55;
axiom #funAddr~au0828_vid_buffer_timeout.base == -1 && #funAddr~au0828_vid_buffer_timeout.offset == 56;
axiom #funAddr~au0828_vbi_buffer_timeout.base == -1 && #funAddr~au0828_vbi_buffer_timeout.offset == 57;
axiom #funAddr~vbi_setup.base == -1 && #funAddr~vbi_setup.offset == 58;
axiom #funAddr~vbi_prepare.base == -1 && #funAddr~vbi_prepare.offset == 59;
axiom #funAddr~vbi_queue.base == -1 && #funAddr~vbi_queue.offset == 60;
axiom #funAddr~vbi_release.base == -1 && #funAddr~vbi_release.offset == 61;
axiom ~usb_device_speed~USB_SPEED_UNKNOWN == 0;
axiom ~usb_device_speed~USB_SPEED_LOW == 1;
axiom ~usb_device_speed~USB_SPEED_FULL == 2;
axiom ~usb_device_speed~USB_SPEED_HIGH == 3;
axiom ~usb_device_speed~USB_SPEED_WIRELESS == 4;
axiom ~usb_device_speed~USB_SPEED_SUPER == 5;
axiom ~usb_device_state~USB_STATE_NOTATTACHED == 0;
axiom ~usb_device_state~USB_STATE_ATTACHED == 1;
axiom ~usb_device_state~USB_STATE_POWERED == 2;
axiom ~usb_device_state~USB_STATE_RECONNECTING == 3;
axiom ~usb_device_state~USB_STATE_UNAUTHENTICATED == 4;
axiom ~usb_device_state~USB_STATE_DEFAULT == 5;
axiom ~usb_device_state~USB_STATE_ADDRESS == 6;
axiom ~usb_device_state~USB_STATE_CONFIGURED == 7;
axiom ~usb_device_state~USB_STATE_SUSPENDED == 8;
axiom ~rpm_status~RPM_ACTIVE == 0;
axiom ~rpm_status~RPM_RESUMING == 1;
axiom ~rpm_status~RPM_SUSPENDED == 2;
axiom ~rpm_status~RPM_SUSPENDING == 3;
axiom ~rpm_request~RPM_REQ_NONE == 0;
axiom ~rpm_request~RPM_REQ_IDLE == 1;
axiom ~rpm_request~RPM_REQ_SUSPEND == 2;
axiom ~rpm_request~RPM_REQ_AUTOSUSPEND == 3;
axiom ~rpm_request~RPM_REQ_RESUME == 4;
axiom ~kobj_ns_type~KOBJ_NS_TYPE_NONE == 0;
axiom ~kobj_ns_type~KOBJ_NS_TYPE_NET == 1;
axiom ~kobj_ns_type~KOBJ_NS_TYPES == 2;
axiom ~pid_type~PIDTYPE_PID == 0;
axiom ~pid_type~PIDTYPE_PGID == 1;
axiom ~pid_type~PIDTYPE_SID == 2;
axiom ~pid_type~PIDTYPE_MAX == 3;
axiom ~migrate_mode~MIGRATE_ASYNC == 0;
axiom ~migrate_mode~MIGRATE_SYNC_LIGHT == 1;
axiom ~migrate_mode~MIGRATE_SYNC == 2;
axiom ~quota_type~USRQUOTA == 0;
axiom ~quota_type~GRPQUOTA == 1;
axiom ~quota_type~PRJQUOTA == 2;
axiom ~usb_interface_condition~USB_INTERFACE_UNBOUND == 0;
axiom ~usb_interface_condition~USB_INTERFACE_BINDING == 1;
axiom ~usb_interface_condition~USB_INTERFACE_BOUND == 2;
axiom ~usb_interface_condition~USB_INTERFACE_UNBINDING == 3;
axiom ~usb_device_removable~USB_DEVICE_REMOVABLE_UNKNOWN == 0;
axiom ~usb_device_removable~USB_DEVICE_REMOVABLE == 1;
axiom ~usb_device_removable~USB_DEVICE_FIXED == 2;
axiom ~module_state~MODULE_STATE_LIVE == 0;
axiom ~module_state~MODULE_STATE_COMING == 1;
axiom ~module_state~MODULE_STATE_GOING == 2;
axiom ~module_state~MODULE_STATE_UNFORMED == 3;
axiom ~v4l2_field~V4L2_FIELD_ANY == 0;
axiom ~v4l2_field~V4L2_FIELD_NONE == 1;
axiom ~v4l2_field~V4L2_FIELD_TOP == 2;
axiom ~v4l2_field~V4L2_FIELD_BOTTOM == 3;
axiom ~v4l2_field~V4L2_FIELD_INTERLACED == 4;
axiom ~v4l2_field~V4L2_FIELD_SEQ_TB == 5;
axiom ~v4l2_field~V4L2_FIELD_SEQ_BT == 6;
axiom ~v4l2_field~V4L2_FIELD_ALTERNATE == 7;
axiom ~v4l2_field~V4L2_FIELD_INTERLACED_TB == 8;
axiom ~v4l2_field~V4L2_FIELD_INTERLACED_BT == 9;
axiom ~v4l2_buf_type~V4L2_BUF_TYPE_VIDEO_CAPTURE == 1;
axiom ~v4l2_buf_type~V4L2_BUF_TYPE_VIDEO_OUTPUT == 2;
axiom ~v4l2_buf_type~V4L2_BUF_TYPE_VIDEO_OVERLAY == 3;
axiom ~v4l2_buf_type~V4L2_BUF_TYPE_VBI_CAPTURE == 4;
axiom ~v4l2_buf_type~V4L2_BUF_TYPE_VBI_OUTPUT == 5;
axiom ~v4l2_buf_type~V4L2_BUF_TYPE_SLICED_VBI_CAPTURE == 6;
axiom ~v4l2_buf_type~V4L2_BUF_TYPE_SLICED_VBI_OUTPUT == 7;
axiom ~v4l2_buf_type~V4L2_BUF_TYPE_VIDEO_OUTPUT_OVERLAY == 8;
axiom ~v4l2_buf_type~V4L2_BUF_TYPE_VIDEO_CAPTURE_MPLANE == 9;
axiom ~v4l2_buf_type~V4L2_BUF_TYPE_VIDEO_OUTPUT_MPLANE == 10;
axiom ~v4l2_buf_type~V4L2_BUF_TYPE_PRIVATE == 128;
axiom ~v4l2_memory~V4L2_MEMORY_MMAP == 1;
axiom ~v4l2_memory~V4L2_MEMORY_USERPTR == 2;
axiom ~v4l2_memory~V4L2_MEMORY_OVERLAY == 3;
axiom ~v4l2_memory~V4L2_MEMORY_DMABUF == 4;
axiom ~v4l2_priority~V4L2_PRIORITY_UNSET == 0;
axiom ~v4l2_priority~V4L2_PRIORITY_BACKGROUND == 1;
axiom ~v4l2_priority~V4L2_PRIORITY_INTERACTIVE == 2;
axiom ~v4l2_priority~V4L2_PRIORITY_RECORD == 3;
axiom ~v4l2_priority~V4L2_PRIORITY_DEFAULT == 2;
axiom ~v4l2_ctrl_type~V4L2_CTRL_TYPE_INTEGER == 1;
axiom ~v4l2_ctrl_type~V4L2_CTRL_TYPE_BOOLEAN == 2;
axiom ~v4l2_ctrl_type~V4L2_CTRL_TYPE_MENU == 3;
axiom ~v4l2_ctrl_type~V4L2_CTRL_TYPE_BUTTON == 4;
axiom ~v4l2_ctrl_type~V4L2_CTRL_TYPE_INTEGER64 == 5;
axiom ~v4l2_ctrl_type~V4L2_CTRL_TYPE_CTRL_CLASS == 6;
axiom ~v4l2_ctrl_type~V4L2_CTRL_TYPE_STRING == 7;
axiom ~v4l2_ctrl_type~V4L2_CTRL_TYPE_BITMASK == 8;
axiom ~v4l2_ctrl_type~V4L2_CTRL_TYPE_INTEGER_MENU == 9;
axiom ~dma_data_direction~DMA_BIDIRECTIONAL == 0;
axiom ~dma_data_direction~DMA_TO_DEVICE == 1;
axiom ~dma_data_direction~DMA_FROM_DEVICE == 2;
axiom ~dma_data_direction~DMA_NONE == 3;
axiom ~videobuf_state~VIDEOBUF_NEEDS_INIT == 0;
axiom ~videobuf_state~VIDEOBUF_PREPARED == 1;
axiom ~videobuf_state~VIDEOBUF_QUEUED == 2;
axiom ~videobuf_state~VIDEOBUF_ACTIVE == 3;
axiom ~videobuf_state~VIDEOBUF_DONE == 4;
axiom ~videobuf_state~VIDEOBUF_ERROR == 5;
axiom ~videobuf_state~VIDEOBUF_IDLE == 6;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_FIXED == 1;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_RGB444_2X8_PADHI_BE == 4097;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_RGB444_2X8_PADHI_LE == 4098;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_RGB555_2X8_PADHI_BE == 4099;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_RGB555_2X8_PADHI_LE == 4100;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_BGR565_2X8_BE == 4101;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_BGR565_2X8_LE == 4102;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_RGB565_2X8_BE == 4103;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_RGB565_2X8_LE == 4104;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_RGB666_1X18 == 4105;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_RGB888_1X24 == 4106;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_RGB888_2X12_BE == 4107;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_RGB888_2X12_LE == 4108;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_ARGB8888_1X32 == 4109;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_Y8_1X8 == 8193;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_UV8_1X8 == 8213;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_UYVY8_1_5X8 == 8194;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_VYUY8_1_5X8 == 8195;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YUYV8_1_5X8 == 8196;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YVYU8_1_5X8 == 8197;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_UYVY8_2X8 == 8198;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_VYUY8_2X8 == 8199;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YUYV8_2X8 == 8200;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YVYU8_2X8 == 8201;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_Y10_1X10 == 8202;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YUYV10_2X10 == 8203;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YVYU10_2X10 == 8204;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_Y12_1X12 == 8211;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_UYVY8_1X16 == 8207;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_VYUY8_1X16 == 8208;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YUYV8_1X16 == 8209;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YVYU8_1X16 == 8210;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YDYUYDYV8_1X16 == 8212;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YUYV10_1X20 == 8205;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YVYU10_1X20 == 8206;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_YUV10_1X30 == 8214;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_AYUV8_1X32 == 8215;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SBGGR8_1X8 == 12289;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SGBRG8_1X8 == 12307;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SGRBG8_1X8 == 12290;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SRGGB8_1X8 == 12308;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SBGGR10_ALAW8_1X8 == 12309;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SGBRG10_ALAW8_1X8 == 12310;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SGRBG10_ALAW8_1X8 == 12311;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SRGGB10_ALAW8_1X8 == 12312;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SBGGR10_DPCM8_1X8 == 12299;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SGBRG10_DPCM8_1X8 == 12300;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SGRBG10_DPCM8_1X8 == 12297;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SRGGB10_DPCM8_1X8 == 12301;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SBGGR10_2X8_PADHI_BE == 12291;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SBGGR10_2X8_PADHI_LE == 12292;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SBGGR10_2X8_PADLO_BE == 12293;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SBGGR10_2X8_PADLO_LE == 12294;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SBGGR10_1X10 == 12295;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SGBRG10_1X10 == 12302;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SGRBG10_1X10 == 12298;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SRGGB10_1X10 == 12303;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SBGGR12_1X12 == 12296;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SGBRG12_1X12 == 12304;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SGRBG12_1X12 == 12305;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_SRGGB12_1X12 == 12306;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_JPEG_1X8 == 16385;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_S5C_UYVY_JPEG_1X8 == 20481;
axiom ~v4l2_mbus_pixelcode~V4L2_MBUS_FMT_AHSV8888_1X32 == 24577;
axiom ~v4l2_async_match_type~V4L2_ASYNC_MATCH_CUSTOM == 0;
axiom ~v4l2_async_match_type~V4L2_ASYNC_MATCH_DEVNAME == 1;
axiom ~v4l2_async_match_type~V4L2_ASYNC_MATCH_I2C == 2;
axiom ~v4l2_async_match_type~V4L2_ASYNC_MATCH_OF == 3;
axiom ~v4l2_mbus_type~V4L2_MBUS_PARALLEL == 0;
axiom ~v4l2_mbus_type~V4L2_MBUS_BT656 == 1;
axiom ~v4l2_mbus_type~V4L2_MBUS_CSI2 == 2;
axiom ~v4l2_subdev_ir_mode~V4L2_SUBDEV_IR_MODE_PULSE_WIDTH == 0;
axiom ~ldv_26739~DMX_OUT_DECODER == 0;
axiom ~ldv_26739~DMX_OUT_TAP == 1;
axiom ~ldv_26739~DMX_OUT_TS_TAP == 2;
axiom ~ldv_26739~DMX_OUT_TSDEMUX_TAP == 3;
axiom ~ldv_26741~DMX_IN_FRONTEND == 0;
axiom ~ldv_26741~DMX_IN_DVR == 1;
axiom ~dmx_ts_pes~DMX_PES_AUDIO0 == 0;
axiom ~dmx_ts_pes~DMX_PES_VIDEO0 == 1;
axiom ~dmx_ts_pes~DMX_PES_TELETEXT0 == 2;
axiom ~dmx_ts_pes~DMX_PES_SUBTITLE0 == 3;
axiom ~dmx_ts_pes~DMX_PES_PCR0 == 4;
axiom ~dmx_ts_pes~DMX_PES_AUDIO1 == 5;
axiom ~dmx_ts_pes~DMX_PES_VIDEO1 == 6;
axiom ~dmx_ts_pes~DMX_PES_TELETEXT1 == 7;
axiom ~dmx_ts_pes~DMX_PES_SUBTITLE1 == 8;
axiom ~dmx_ts_pes~DMX_PES_PCR1 == 9;
axiom ~dmx_ts_pes~DMX_PES_AUDIO2 == 10;
axiom ~dmx_ts_pes~DMX_PES_VIDEO2 == 11;
axiom ~dmx_ts_pes~DMX_PES_TELETEXT2 == 12;
axiom ~dmx_ts_pes~DMX_PES_SUBTITLE2 == 13;
axiom ~dmx_ts_pes~DMX_PES_PCR2 == 14;
axiom ~dmx_ts_pes~DMX_PES_AUDIO3 == 15;
axiom ~dmx_ts_pes~DMX_PES_VIDEO3 == 16;
axiom ~dmx_ts_pes~DMX_PES_TELETEXT3 == 17;
axiom ~dmx_ts_pes~DMX_PES_SUBTITLE3 == 18;
axiom ~dmx_ts_pes~DMX_PES_PCR3 == 19;
axiom ~dmx_ts_pes~DMX_PES_OTHER == 20;
axiom ~ldv_26757~DMX_SOURCE_FRONT0 == 0;
axiom ~ldv_26757~DMX_SOURCE_FRONT1 == 1;
axiom ~ldv_26757~DMX_SOURCE_FRONT2 == 2;
axiom ~ldv_26757~DMX_SOURCE_FRONT3 == 3;
axiom ~ldv_26757~DMX_SOURCE_DVR0 == 16;
axiom ~ldv_26757~DMX_SOURCE_DVR1 == 17;
axiom ~ldv_26757~DMX_SOURCE_DVR2 == 18;
axiom ~ldv_26757~DMX_SOURCE_DVR3 == 19;
axiom ~dmx_success~DMX_OK == 0;
axiom ~dmx_success~DMX_LENGTH_ERROR == 1;
axiom ~dmx_success~DMX_OVERRUN_ERROR == 2;
axiom ~dmx_success~DMX_CRC_ERROR == 3;
axiom ~dmx_success~DMX_FRAME_ERROR == 4;
axiom ~dmx_success~DMX_FIFO_ERROR == 5;
axiom ~dmx_success~DMX_MISSED_ERROR == 6;
axiom ~dmx_frontend_source~DMX_MEMORY_FE == 0;
axiom ~dmx_frontend_source~DMX_FRONTEND_0 == 1;
axiom ~dmx_frontend_source~DMX_FRONTEND_1 == 2;
axiom ~dmx_frontend_source~DMX_FRONTEND_2 == 3;
axiom ~dmx_frontend_source~DMX_FRONTEND_3 == 4;
axiom ~dmx_frontend_source~DMX_STREAM_0 == 5;
axiom ~dmx_frontend_source~DMX_STREAM_1 == 6;
axiom ~dmx_frontend_source~DMX_STREAM_2 == 7;
axiom ~dmx_frontend_source~DMX_STREAM_3 == 8;
axiom ~dmxdev_type~DMXDEV_TYPE_NONE == 0;
axiom ~dmxdev_type~DMXDEV_TYPE_SEC == 1;
axiom ~dmxdev_type~DMXDEV_TYPE_PES == 2;
axiom ~dmxdev_state~DMXDEV_STATE_FREE == 0;
axiom ~dmxdev_state~DMXDEV_STATE_ALLOCATED == 1;
axiom ~dmxdev_state~DMXDEV_STATE_SET == 2;
axiom ~dmxdev_state~DMXDEV_STATE_GO == 3;
axiom ~dmxdev_state~DMXDEV_STATE_DONE == 4;
axiom ~dmxdev_state~DMXDEV_STATE_TIMEDOUT == 5;
axiom ~fe_type~FE_QPSK == 0;
axiom ~fe_type~FE_QAM == 1;
axiom ~fe_type~FE_OFDM == 2;
axiom ~fe_type~FE_ATSC == 3;
axiom ~fe_caps~FE_IS_STUPID == 0;
axiom ~fe_caps~FE_CAN_INVERSION_AUTO == 1;
axiom ~fe_caps~FE_CAN_FEC_1_2 == 2;
axiom ~fe_caps~FE_CAN_FEC_2_3 == 4;
axiom ~fe_caps~FE_CAN_FEC_3_4 == 8;
axiom ~fe_caps~FE_CAN_FEC_4_5 == 16;
axiom ~fe_caps~FE_CAN_FEC_5_6 == 32;
axiom ~fe_caps~FE_CAN_FEC_6_7 == 64;
axiom ~fe_caps~FE_CAN_FEC_7_8 == 128;
axiom ~fe_caps~FE_CAN_FEC_8_9 == 256;
axiom ~fe_caps~FE_CAN_FEC_AUTO == 512;
axiom ~fe_caps~FE_CAN_QPSK == 1024;
axiom ~fe_caps~FE_CAN_QAM_16 == 2048;
axiom ~fe_caps~FE_CAN_QAM_32 == 4096;
axiom ~fe_caps~FE_CAN_QAM_64 == 8192;
axiom ~fe_caps~FE_CAN_QAM_128 == 16384;
axiom ~fe_caps~FE_CAN_QAM_256 == 32768;
axiom ~fe_caps~FE_CAN_QAM_AUTO == 65536;
axiom ~fe_caps~FE_CAN_TRANSMISSION_MODE_AUTO == 131072;
axiom ~fe_caps~FE_CAN_BANDWIDTH_AUTO == 262144;
axiom ~fe_caps~FE_CAN_GUARD_INTERVAL_AUTO == 524288;
axiom ~fe_caps~FE_CAN_HIERARCHY_AUTO == 1048576;
axiom ~fe_caps~FE_CAN_8VSB == 2097152;
axiom ~fe_caps~FE_CAN_16VSB == 4194304;
axiom ~fe_caps~FE_HAS_EXTENDED_CAPS == 8388608;
axiom ~fe_caps~FE_CAN_MULTISTREAM == 67108864;
axiom ~fe_caps~FE_CAN_TURBO_FEC == 134217728;
axiom ~fe_caps~FE_CAN_2G_MODULATION == 268435456;
axiom ~fe_caps~FE_NEEDS_BENDING == 536870912;
axiom ~fe_caps~FE_CAN_RECOVER == 1073741824;
axiom ~fe_caps~FE_CAN_MUTE_TS == 2147483648;
axiom ~fe_sec_voltage~SEC_VOLTAGE_13 == 0;
axiom ~fe_sec_voltage~SEC_VOLTAGE_18 == 1;
axiom ~fe_sec_voltage~SEC_VOLTAGE_OFF == 2;
axiom ~fe_sec_tone_mode~SEC_TONE_ON == 0;
axiom ~fe_sec_tone_mode~SEC_TONE_OFF == 1;
axiom ~fe_sec_mini_cmd~SEC_MINI_A == 0;
axiom ~fe_sec_mini_cmd~SEC_MINI_B == 1;
axiom ~fe_status~FE_HAS_SIGNAL == 1;
axiom ~fe_status~FE_HAS_CARRIER == 2;
axiom ~fe_status~FE_HAS_VITERBI == 4;
axiom ~fe_status~FE_HAS_SYNC == 8;
axiom ~fe_status~FE_HAS_LOCK == 16;
axiom ~fe_status~FE_TIMEDOUT == 32;
axiom ~fe_status~FE_REINIT == 64;
axiom ~fe_spectral_inversion~INVERSION_OFF == 0;
axiom ~fe_spectral_inversion~INVERSION_ON == 1;
axiom ~fe_spectral_inversion~INVERSION_AUTO == 2;
axiom ~fe_code_rate~FEC_NONE == 0;
axiom ~fe_code_rate~FEC_1_2 == 1;
axiom ~fe_code_rate~FEC_2_3 == 2;
axiom ~fe_code_rate~FEC_3_4 == 3;
axiom ~fe_code_rate~FEC_4_5 == 4;
axiom ~fe_code_rate~FEC_5_6 == 5;
axiom ~fe_code_rate~FEC_6_7 == 6;
axiom ~fe_code_rate~FEC_7_8 == 7;
axiom ~fe_code_rate~FEC_8_9 == 8;
axiom ~fe_code_rate~FEC_AUTO == 9;
axiom ~fe_code_rate~FEC_3_5 == 10;
axiom ~fe_code_rate~FEC_9_10 == 11;
axiom ~fe_code_rate~FEC_2_5 == 12;
axiom ~fe_modulation~QPSK == 0;
axiom ~fe_modulation~QAM_16 == 1;
axiom ~fe_modulation~QAM_32 == 2;
axiom ~fe_modulation~QAM_64 == 3;
axiom ~fe_modulation~QAM_128 == 4;
axiom ~fe_modulation~QAM_256 == 5;
axiom ~fe_modulation~QAM_AUTO == 6;
axiom ~fe_modulation~VSB_8 == 7;
axiom ~fe_modulation~VSB_16 == 8;
axiom ~fe_modulation~PSK_8 == 9;
axiom ~fe_modulation~APSK_16 == 10;
axiom ~fe_modulation~APSK_32 == 11;
axiom ~fe_modulation~DQPSK == 12;
axiom ~fe_modulation~QAM_4_NR == 13;
axiom ~fe_transmit_mode~TRANSMISSION_MODE_2K == 0;
axiom ~fe_transmit_mode~TRANSMISSION_MODE_8K == 1;
axiom ~fe_transmit_mode~TRANSMISSION_MODE_AUTO == 2;
axiom ~fe_transmit_mode~TRANSMISSION_MODE_4K == 3;
axiom ~fe_transmit_mode~TRANSMISSION_MODE_1K == 4;
axiom ~fe_transmit_mode~TRANSMISSION_MODE_16K == 5;
axiom ~fe_transmit_mode~TRANSMISSION_MODE_32K == 6;
axiom ~fe_transmit_mode~TRANSMISSION_MODE_C1 == 7;
axiom ~fe_transmit_mode~TRANSMISSION_MODE_C3780 == 8;
axiom ~fe_guard_interval~GUARD_INTERVAL_1_32 == 0;
axiom ~fe_guard_interval~GUARD_INTERVAL_1_16 == 1;
axiom ~fe_guard_interval~GUARD_INTERVAL_1_8 == 2;
axiom ~fe_guard_interval~GUARD_INTERVAL_1_4 == 3;
axiom ~fe_guard_interval~GUARD_INTERVAL_AUTO == 4;
axiom ~fe_guard_interval~GUARD_INTERVAL_1_128 == 5;
axiom ~fe_guard_interval~GUARD_INTERVAL_19_128 == 6;
axiom ~fe_guard_interval~GUARD_INTERVAL_19_256 == 7;
axiom ~fe_guard_interval~GUARD_INTERVAL_PN420 == 8;
axiom ~fe_guard_interval~GUARD_INTERVAL_PN595 == 9;
axiom ~fe_guard_interval~GUARD_INTERVAL_PN945 == 10;
axiom ~fe_hierarchy~HIERARCHY_NONE == 0;
axiom ~fe_hierarchy~HIERARCHY_1 == 1;
axiom ~fe_hierarchy~HIERARCHY_2 == 2;
axiom ~fe_hierarchy~HIERARCHY_4 == 3;
axiom ~fe_hierarchy~HIERARCHY_AUTO == 4;
axiom ~fe_interleaving~INTERLEAVING_NONE == 0;
axiom ~fe_interleaving~INTERLEAVING_AUTO == 1;
axiom ~fe_interleaving~INTERLEAVING_240 == 2;
axiom ~fe_interleaving~INTERLEAVING_720 == 3;
axiom ~fe_pilot~PILOT_ON == 0;
axiom ~fe_pilot~PILOT_OFF == 1;
axiom ~fe_pilot~PILOT_AUTO == 2;
axiom ~fe_rolloff~ROLLOFF_35 == 0;
axiom ~fe_rolloff~ROLLOFF_20 == 1;
axiom ~fe_rolloff~ROLLOFF_25 == 2;
axiom ~fe_rolloff~ROLLOFF_AUTO == 3;
axiom ~fe_delivery_system~SYS_UNDEFINED == 0;
axiom ~fe_delivery_system~SYS_DVBC_ANNEX_A == 1;
axiom ~fe_delivery_system~SYS_DVBC_ANNEX_B == 2;
axiom ~fe_delivery_system~SYS_DVBT == 3;
axiom ~fe_delivery_system~SYS_DSS == 4;
axiom ~fe_delivery_system~SYS_DVBS == 5;
axiom ~fe_delivery_system~SYS_DVBS2 == 6;
axiom ~fe_delivery_system~SYS_DVBH == 7;
axiom ~fe_delivery_system~SYS_ISDBT == 8;
axiom ~fe_delivery_system~SYS_ISDBS == 9;
axiom ~fe_delivery_system~SYS_ISDBC == 10;
axiom ~fe_delivery_system~SYS_ATSC == 11;
axiom ~fe_delivery_system~SYS_ATSCMH == 12;
axiom ~fe_delivery_system~SYS_DTMB == 13;
axiom ~fe_delivery_system~SYS_CMMB == 14;
axiom ~fe_delivery_system~SYS_DAB == 15;
axiom ~fe_delivery_system~SYS_DVBT2 == 16;
axiom ~fe_delivery_system~SYS_TURBO == 17;
axiom ~fe_delivery_system~SYS_DVBC_ANNEX_C == 18;
axiom ~tuner_param~DVBFE_TUNER_FREQUENCY == 1;
axiom ~tuner_param~DVBFE_TUNER_TUNERSTEP == 2;
axiom ~tuner_param~DVBFE_TUNER_IFFREQ == 4;
axiom ~tuner_param~DVBFE_TUNER_BANDWIDTH == 8;
axiom ~tuner_param~DVBFE_TUNER_REFCLOCK == 16;
axiom ~tuner_param~DVBFE_TUNER_IQSENSE == 32;
axiom ~tuner_param~DVBFE_TUNER_DUMMY == -2147483648;
axiom ~dvbfe_algo~DVBFE_ALGO_HW == 1;
axiom ~dvbfe_algo~DVBFE_ALGO_SW == 2;
axiom ~dvbfe_algo~DVBFE_ALGO_CUSTOM == 4;
axiom ~dvbfe_algo~DVBFE_ALGO_RECOVERY == -2147483648;
axiom ~dvbfe_search~DVBFE_ALGO_SEARCH_SUCCESS == 1;
axiom ~dvbfe_search~DVBFE_ALGO_SEARCH_ASLEEP == 2;
axiom ~dvbfe_search~DVBFE_ALGO_SEARCH_FAILED == 4;
axiom ~dvbfe_search~DVBFE_ALGO_SEARCH_INVALID == 8;
axiom ~dvbfe_search~DVBFE_ALGO_SEARCH_AGAIN == 16;
axiom ~dvbfe_search~DVBFE_ALGO_SEARCH_ERROR == -2147483648;
axiom ~dev_pm_qos_req_type~DEV_PM_QOS_LATENCY == 1;
axiom ~dev_pm_qos_req_type~DEV_PM_QOS_FLAGS == 2;
axiom ~pm_qos_type~PM_QOS_UNITIALIZED == 0;
axiom ~pm_qos_type~PM_QOS_MAX == 1;
axiom ~pm_qos_type~PM_QOS_MIN == 2;
axiom ~ethtool_phys_id_state~ETHTOOL_ID_INACTIVE == 0;
axiom ~ethtool_phys_id_state~ETHTOOL_ID_ACTIVE == 1;
axiom ~ethtool_phys_id_state~ETHTOOL_ID_ON == 2;
axiom ~ethtool_phys_id_state~ETHTOOL_ID_OFF == 3;
axiom ~netdev_tx~__NETDEV_TX_MIN == -2147483648;
axiom ~netdev_tx~NETDEV_TX_OK == 0;
axiom ~netdev_tx~NETDEV_TX_BUSY == 16;
axiom ~netdev_tx~NETDEV_TX_LOCKED == 32;
axiom ~rx_handler_result~RX_HANDLER_CONSUMED == 0;
axiom ~rx_handler_result~RX_HANDLER_ANOTHER == 1;
axiom ~rx_handler_result~RX_HANDLER_EXACT == 2;
axiom ~rx_handler_result~RX_HANDLER_PASS == 3;
axiom ~ldv_31478~NETREG_UNINITIALIZED == 0;
axiom ~ldv_31478~NETREG_REGISTERED == 1;
axiom ~ldv_31478~NETREG_UNREGISTERING == 2;
axiom ~ldv_31478~NETREG_UNREGISTERED == 3;
axiom ~ldv_31478~NETREG_RELEASED == 4;
axiom ~ldv_31478~NETREG_DUMMY == 5;
axiom ~ldv_31479~RTNL_LINK_INITIALIZED == 0;
axiom ~ldv_31479~RTNL_LINK_INITIALIZING == 1;
axiom ~au0828_itype~AU0828_VMUX_UNDEFINED == 0;
axiom ~au0828_itype~AU0828_VMUX_COMPOSITE == 1;
axiom ~au0828_itype~AU0828_VMUX_SVIDEO == 2;
axiom ~au0828_itype~AU0828_VMUX_CABLE == 3;
axiom ~au0828_itype~AU0828_VMUX_TELEVISION == 4;
axiom ~au0828_itype~AU0828_VMUX_DVB == 5;
axiom ~au0828_itype~AU0828_VMUX_DEBUG == 6;
axiom ~au0828_stream_state~STREAM_OFF == 0;
axiom ~au0828_stream_state~STREAM_INTERRUPT == 1;
axiom ~au0828_stream_state~STREAM_ON == 2;
axiom ~au0828_dev_state~DEV_INITIALIZED == 1;
axiom ~au0828_dev_state~DEV_DISCONNECTED == 2;
axiom ~au0828_dev_state~DEV_MISCONFIGURED == 4;
axiom ~au8522_if_freq~AU8522_IF_6MHZ == 0;
axiom ~au8522_if_freq~AU8522_IF_4MHZ == 1;
axiom ~au8522_if_freq~AU8522_IF_3_25MHZ == 2;
axiom ~mxl5007t_if_freq~MxL_IF_4_MHZ == 0;
axiom ~mxl5007t_if_freq~MxL_IF_4_5_MHZ == 1;
axiom ~mxl5007t_if_freq~MxL_IF_4_57_MHZ == 2;
axiom ~mxl5007t_if_freq~MxL_IF_5_MHZ == 3;
axiom ~mxl5007t_if_freq~MxL_IF_5_38_MHZ == 4;
axiom ~mxl5007t_if_freq~MxL_IF_6_MHZ == 5;
axiom ~mxl5007t_if_freq~MxL_IF_6_28_MHZ == 6;
axiom ~mxl5007t_if_freq~MxL_IF_9_1915_MHZ == 7;
axiom ~mxl5007t_if_freq~MxL_IF_35_25_MHZ == 8;
axiom ~mxl5007t_if_freq~MxL_IF_36_15_MHZ == 9;
axiom ~mxl5007t_if_freq~MxL_IF_44_MHZ == 10;
axiom ~mxl5007t_xtal_freq~MxL_XTAL_16_MHZ == 0;
axiom ~mxl5007t_xtal_freq~MxL_XTAL_20_MHZ == 1;
axiom ~mxl5007t_xtal_freq~MxL_XTAL_20_25_MHZ == 2;
axiom ~mxl5007t_xtal_freq~MxL_XTAL_20_48_MHZ == 3;
axiom ~mxl5007t_xtal_freq~MxL_XTAL_24_MHZ == 4;
axiom ~mxl5007t_xtal_freq~MxL_XTAL_25_MHZ == 5;
axiom ~mxl5007t_xtal_freq~MxL_XTAL_25_14_MHZ == 6;
axiom ~mxl5007t_xtal_freq~MxL_XTAL_27_MHZ == 7;
axiom ~mxl5007t_xtal_freq~MxL_XTAL_28_8_MHZ == 8;
axiom ~mxl5007t_xtal_freq~MxL_XTAL_32_MHZ == 9;
axiom ~mxl5007t_xtal_freq~MxL_XTAL_40_MHZ == 10;
axiom ~mxl5007t_xtal_freq~MxL_XTAL_44_MHZ == 11;
axiom ~mxl5007t_xtal_freq~MxL_XTAL_48_MHZ == 12;
axiom ~mxl5007t_xtal_freq~MxL_XTAL_49_3811_MHZ == 13;
axiom ~mxl5007t_clkout_amp~MxL_CLKOUT_AMP_0_94V == 0;
axiom ~mxl5007t_clkout_amp~MxL_CLKOUT_AMP_0_53V == 1;
axiom ~mxl5007t_clkout_amp~MxL_CLKOUT_AMP_0_37V == 2;
axiom ~mxl5007t_clkout_amp~MxL_CLKOUT_AMP_0_28V == 3;
axiom ~mxl5007t_clkout_amp~MxL_CLKOUT_AMP_0_23V == 4;
axiom ~mxl5007t_clkout_amp~MxL_CLKOUT_AMP_0_20V == 5;
axiom ~mxl5007t_clkout_amp~MxL_CLKOUT_AMP_0_17V == 6;
axiom ~mxl5007t_clkout_amp~MxL_CLKOUT_AMP_0_15V == 7;
axiom ~tda18271_role~TDA18271_MASTER == 0;
axiom ~tda18271_role~TDA18271_SLAVE == 1;
axiom ~tda18271_i2c_gate~TDA18271_GATE_AUTO == 0;
axiom ~tda18271_i2c_gate~TDA18271_GATE_ANALOG == 1;
axiom ~tda18271_i2c_gate~TDA18271_GATE_DIGITAL == 2;
axiom ~tda18271_output_options~TDA18271_OUTPUT_LT_XT_ON == 0;
axiom ~tda18271_output_options~TDA18271_OUTPUT_LT_OFF == 1;
axiom ~tda18271_output_options~TDA18271_OUTPUT_XT_OFF == 2;
axiom ~tda18271_small_i2c~TDA18271_39_BYTE_CHUNK_INIT == 0;
axiom ~tda18271_small_i2c~TDA18271_16_BYTE_CHUNK_INIT == 16;
axiom ~tda18271_small_i2c~TDA18271_08_BYTE_CHUNK_INIT == 8;
axiom ~tda18271_small_i2c~TDA18271_03_BYTE_CHUNK_INIT == 3;
function { :overapproximation "shiftLeft" } ~shiftLeft(in0 : int, in1 : int) returns (out : int);
function { :overapproximation "bitwiseOr" } ~bitwiseOr(in0 : int, in1 : int) returns (out : int);
function { :overapproximation "bitwiseAnd" } ~bitwiseAnd(in0 : int, in1 : int) returns (out : int);
function { :overapproximation "shiftRight" } ~shiftRight(in0 : int, in1 : int) returns (out : int);
function { :overapproximation "bitwiseComplement" } ~bitwiseComplement(in0 : int) returns (out : int);
var ~au0828_debug : int;

var ~disable_usb_speed_check : int;

var ~ldv_0_ldv_param_9_0_default.base : int, ~ldv_0_ldv_param_9_0_default.offset : int;

var ~ldv_0_ldv_param_9_1_default : int;

var ~ldv_0_ret_default : int;

var ~ldv_1_ldv_param_9_1_default.base : int, ~ldv_1_ldv_param_9_1_default.offset : int;

var ~ldv_1_ldv_param_9_2_default.base : int, ~ldv_1_ldv_param_9_2_default.offset : int;

var ~ldv_2_ldv_param_9_1_default.base : int, ~ldv_2_ldv_param_9_1_default.offset : int;

var ~ldv_2_ldv_param_9_2_default.base : int, ~ldv_2_ldv_param_9_2_default.offset : int;

var ~ldv_4_ldv_param_18_2_default : int;

var ~ldv_4_ldv_param_23_1_default.base : int, ~ldv_4_ldv_param_23_1_default.offset : int;

var ~ldv_4_ldv_param_23_2_default : int;

var ~ldv_4_ldv_param_23_3_default.base : int, ~ldv_4_ldv_param_23_3_default.offset : int;

var ~ldv_4_ldv_param_26_1_default : int;

var ~ldv_4_ldv_param_26_2_default : int;

var ~ldv_4_ldv_param_38_2_default.base : int, ~ldv_4_ldv_param_38_2_default.offset : int;

var ~ldv_4_ldv_param_42_2_default.base : int, ~ldv_4_ldv_param_42_2_default.offset : int;

var ~ldv_4_ldv_param_55_2_default : int;

var ~ldv_4_ldv_param_59_2_default : int;

var ~ldv_4_ret_default : int;

var ~ldv_9_ret_default : int;

var ~ldv_statevar_0 : int;

var ~ldv_statevar_1 : int;

var ~ldv_statevar_2 : int;

var ~ldv_statevar_3 : int;

var ~ldv_statevar_4 : int;

var ~ldv_statevar_9 : int;

var ~i2c_scan : int;

var ~i2c_devs.base : [int]int, ~i2c_devs.offset : [int]int;

var ~preallocate_big_buffers : int;

var ~#adapter_nr.base : int, ~#adapter_nr.offset : int;

var ~jiffies : int;

var ~isoc_debug : int;

var ~vbibufs : int;

var ~ldv_spin__xmit_lock_of_netdev_queue : int;

var ~ldv_spin_addr_list_lock_of_net_device : int;

var ~ldv_spin_alloc_lock_of_task_struct : int;

var ~ldv_spin_i_lock_of_inode : int;

var ~ldv_spin_lock : int;

var ~ldv_spin_lock_of_NOT_ARG_SIGN : int;

var ~ldv_spin_lru_lock_of_netns_frags : int;

var ~ldv_spin_node_size_lock_of_pglist_data : int;

var ~ldv_spin_ptl : int;

var ~ldv_spin_siglock_of_sighand_struct : int;

var ~ldv_spin_slock_of_au0828_dev : int;

var ~ldv_spin_tx_global_lock_of_net_device : int;

var ~#__this_module.base : int, ~#__this_module.offset : int;

var ~#au0828_usb_id_table.base : int, ~#au0828_usb_id_table.offset : int;

var ~#au0828_usb_driver.base : int, ~#au0828_usb_driver.offset : int;

var ~ldv_0_callback_audio_setup.base : int, ~ldv_0_callback_audio_setup.offset : int;

var ~ldv_0_container_usb_driver.base : int, ~ldv_0_container_usb_driver.offset : int;

var ~ldv_0_ldv_param_16_0_default.base : int, ~ldv_0_ldv_param_16_0_default.offset : int;

var ~ldv_0_ldv_param_16_1_default.base : int, ~ldv_0_ldv_param_16_1_default.offset : int;

var ~ldv_0_ldv_param_2_0_default.base : int, ~ldv_0_ldv_param_2_0_default.offset : int;

var ~ldv_0_ldv_param_5_0_default.base : int, ~ldv_0_ldv_param_5_0_default.offset : int;

var ~ldv_1_callback_buf_prepare.base : int, ~ldv_1_callback_buf_prepare.offset : int;

var ~ldv_1_callback_buf_queue.base : int, ~ldv_1_callback_buf_queue.offset : int;

var ~ldv_1_callback_buf_release.base : int, ~ldv_1_callback_buf_release.offset : int;

var ~ldv_1_callback_buf_setup.base : int, ~ldv_1_callback_buf_setup.offset : int;

var ~ldv_1_container_enum_v4l2_field : int;

var ~ldv_1_container_struct_videobuf_buffer_ptr.base : int, ~ldv_1_container_struct_videobuf_buffer_ptr.offset : int;

var ~ldv_1_container_struct_videobuf_queue_ptr.base : int, ~ldv_1_container_struct_videobuf_queue_ptr.offset : int;

var ~ldv_2_callback_buf_prepare.base : int, ~ldv_2_callback_buf_prepare.offset : int;

var ~ldv_2_callback_buf_queue.base : int, ~ldv_2_callback_buf_queue.offset : int;

var ~ldv_2_callback_buf_release.base : int, ~ldv_2_callback_buf_release.offset : int;

var ~ldv_2_callback_buf_setup.base : int, ~ldv_2_callback_buf_setup.offset : int;

var ~ldv_2_container_enum_v4l2_field : int;

var ~ldv_2_container_struct_videobuf_buffer_ptr.base : int, ~ldv_2_container_struct_videobuf_buffer_ptr.offset : int;

var ~ldv_2_container_struct_videobuf_queue_ptr.base : int, ~ldv_2_container_struct_videobuf_queue_ptr.offset : int;

var ~ldv_3_container_timer_list.base : int, ~ldv_3_container_timer_list.offset : int;

var ~ldv_4_resource_enum_v4l2_buf_type : int;

var ~ldv_4_resource_file.base : int, ~ldv_4_resource_file.offset : int;

var ~ldv_4_resource_struct_i2c_msg_ptr.base : int, ~ldv_4_resource_struct_i2c_msg_ptr.offset : int;

var ~ldv_4_resource_struct_poll_table_struct_ptr.base : int, ~ldv_4_resource_struct_poll_table_struct_ptr.offset : int;

var ~ldv_4_resource_struct_v4l2_audio_ptr.base : int, ~ldv_4_resource_struct_v4l2_audio_ptr.offset : int;

var ~ldv_4_resource_struct_v4l2_buffer_ptr.base : int, ~ldv_4_resource_struct_v4l2_buffer_ptr.offset : int;

var ~ldv_4_resource_struct_v4l2_capability_ptr.base : int, ~ldv_4_resource_struct_v4l2_capability_ptr.offset : int;

var ~ldv_4_resource_struct_v4l2_cropcap_ptr.base : int, ~ldv_4_resource_struct_v4l2_cropcap_ptr.offset : int;

var ~ldv_4_resource_struct_v4l2_dbg_register_ptr.base : int, ~ldv_4_resource_struct_v4l2_dbg_register_ptr.offset : int;

var ~ldv_4_resource_struct_v4l2_event_subscription_ptr.base : int, ~ldv_4_resource_struct_v4l2_event_subscription_ptr.offset : int;

var ~ldv_4_resource_struct_v4l2_fh_ptr.base : int, ~ldv_4_resource_struct_v4l2_fh_ptr.offset : int;

var ~ldv_4_resource_struct_v4l2_fmtdesc_ptr.base : int, ~ldv_4_resource_struct_v4l2_fmtdesc_ptr.offset : int;

var ~ldv_4_resource_struct_v4l2_format_ptr.base : int, ~ldv_4_resource_struct_v4l2_format_ptr.offset : int;

var ~ldv_4_resource_struct_v4l2_frequency_ptr.base : int, ~ldv_4_resource_struct_v4l2_frequency_ptr.offset : int;

var ~ldv_4_resource_struct_v4l2_input_ptr.base : int, ~ldv_4_resource_struct_v4l2_input_ptr.offset : int;

var ~ldv_4_resource_struct_v4l2_requestbuffers_ptr.base : int, ~ldv_4_resource_struct_v4l2_requestbuffers_ptr.offset : int;

var ~ldv_4_resource_struct_v4l2_tuner_ptr.base : int, ~ldv_4_resource_struct_v4l2_tuner_ptr.offset : int;

var ~ldv_4_resource_struct_vm_area_struct_ptr.base : int, ~ldv_4_resource_struct_vm_area_struct_ptr.offset : int;

var ~ldv_9_exit_au0828_exit_default.base : int, ~ldv_9_exit_au0828_exit_default.offset : int;

var ~ldv_9_init_au0828_init_default.base : int, ~ldv_9_init_au0828_init_default.offset : int;

var ~#au0828_i2c_algo_template.base : int, ~#au0828_i2c_algo_template.offset : int;

var ~au0828_i2c_adap_template.owner.base : int, ~au0828_i2c_adap_template.owner.offset : int, ~au0828_i2c_adap_template.class : int, ~au0828_i2c_adap_template.algo.base : int, ~au0828_i2c_adap_template.algo.offset : int, ~au0828_i2c_adap_template.algo_data.base : int, ~au0828_i2c_adap_template.algo_data.offset : int, ~au0828_i2c_adap_template.bus_lock.wait_lock.raw_lock.__annonCompField4.head_tail : int, ~au0828_i2c_adap_template.bus_lock.wait_lock.raw_lock.__annonCompField4.tickets.head : int, ~au0828_i2c_adap_template.bus_lock.wait_lock.raw_lock.__annonCompField4.tickets.tail : int, ~au0828_i2c_adap_template.bus_lock.wait_lock.magic : int, ~au0828_i2c_adap_template.bus_lock.wait_lock.owner_cpu : int, ~au0828_i2c_adap_template.bus_lock.wait_lock.owner.base : int, ~au0828_i2c_adap_template.bus_lock.wait_lock.owner.offset : int, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.key.base : int, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.key.offset : int, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.class_cache.base : [int]int, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.class_cache.offset : [int]int, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.name.base : int, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.name.offset : int, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.cpu : int, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.ip : int, ~au0828_i2c_adap_template.bus_lock.waiters.rb_node.base : int, ~au0828_i2c_adap_template.bus_lock.waiters.rb_node.offset : int, ~au0828_i2c_adap_template.bus_lock.waiters_leftmost.base : int, ~au0828_i2c_adap_template.bus_lock.waiters_leftmost.offset : int, ~au0828_i2c_adap_template.bus_lock.owner.base : int, ~au0828_i2c_adap_template.bus_lock.owner.offset : int, ~au0828_i2c_adap_template.bus_lock.save_state : int, ~au0828_i2c_adap_template.bus_lock.name.base : int, ~au0828_i2c_adap_template.bus_lock.name.offset : int, ~au0828_i2c_adap_template.bus_lock.file.base : int, ~au0828_i2c_adap_template.bus_lock.file.offset : int, ~au0828_i2c_adap_template.bus_lock.line : int, ~au0828_i2c_adap_template.bus_lock.magic.base : int, ~au0828_i2c_adap_template.bus_lock.magic.offset : int, ~au0828_i2c_adap_template.timeout : int, ~au0828_i2c_adap_template.retries : int, ~au0828_i2c_adap_template.dev.parent.base : int, ~au0828_i2c_adap_template.dev.parent.offset : int, ~au0828_i2c_adap_template.dev.p.base : int, ~au0828_i2c_adap_template.dev.p.offset : int, ~au0828_i2c_adap_template.dev.kobj.name.base : int, ~au0828_i2c_adap_template.dev.kobj.name.offset : int, ~au0828_i2c_adap_template.dev.kobj.entry.next.base : int, ~au0828_i2c_adap_template.dev.kobj.entry.next.offset : int, ~au0828_i2c_adap_template.dev.kobj.entry.prev.base : int, ~au0828_i2c_adap_template.dev.kobj.entry.prev.offset : int, ~au0828_i2c_adap_template.dev.kobj.parent.base : int, ~au0828_i2c_adap_template.dev.kobj.parent.offset : int, ~au0828_i2c_adap_template.dev.kobj.kset.base : int, ~au0828_i2c_adap_template.dev.kobj.kset.offset : int, ~au0828_i2c_adap_template.dev.kobj.ktype.base : int, ~au0828_i2c_adap_template.dev.kobj.ktype.offset : int, ~au0828_i2c_adap_template.dev.kobj.sd.base : int, ~au0828_i2c_adap_template.dev.kobj.sd.offset : int, ~au0828_i2c_adap_template.dev.kobj.kref.refcount.counter : int, ~au0828_i2c_adap_template.dev.kobj.release.work.data.counter : int, ~au0828_i2c_adap_template.dev.kobj.release.work.entry.next.base : int, ~au0828_i2c_adap_template.dev.kobj.release.work.entry.next.offset : int, ~au0828_i2c_adap_template.dev.kobj.release.work.entry.prev.base : int, ~au0828_i2c_adap_template.dev.kobj.release.work.entry.prev.offset : int, ~au0828_i2c_adap_template.dev.kobj.release.work.func.base : int, ~au0828_i2c_adap_template.dev.kobj.release.work.func.offset : int, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.key.base : int, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.key.offset : int, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.class_cache.base : [int]int, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.class_cache.offset : [int]int, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.name.base : int, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.name.offset : int, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.cpu : int, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.ip : int, ~au0828_i2c_adap_template.dev.kobj.release.timer.entry.next.base : int, ~au0828_i2c_adap_template.dev.kobj.release.timer.entry.next.offset : int, ~au0828_i2c_adap_template.dev.kobj.release.timer.entry.prev.base : int, ~au0828_i2c_adap_template.dev.kobj.release.timer.entry.prev.offset : int, ~au0828_i2c_adap_template.dev.kobj.release.timer.expires : int, ~au0828_i2c_adap_template.dev.kobj.release.timer.base.base : int, ~au0828_i2c_adap_template.dev.kobj.release.timer.base.offset : int, ~au0828_i2c_adap_template.dev.kobj.release.timer.function.base : int, ~au0828_i2c_adap_template.dev.kobj.release.timer.function.offset : int, ~au0828_i2c_adap_template.dev.kobj.release.timer.data : int, ~au0828_i2c_adap_template.dev.kobj.release.timer.slack : int, ~au0828_i2c_adap_template.dev.kobj.release.timer.start_pid : int, ~au0828_i2c_adap_template.dev.kobj.release.timer.start_site.base : int, ~au0828_i2c_adap_template.dev.kobj.release.timer.start_site.offset : int, ~au0828_i2c_adap_template.dev.kobj.release.timer.start_comm : [int]int, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.key.base : int, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.key.offset : int, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.class_cache.base : [int]int, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.class_cache.offset : [int]int, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.name.base : int, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.name.offset : int, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.cpu : int, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.ip : int, ~au0828_i2c_adap_template.dev.kobj.release.wq.base : int, ~au0828_i2c_adap_template.dev.kobj.release.wq.offset : int, ~au0828_i2c_adap_template.dev.kobj.release.cpu : int, ~au0828_i2c_adap_template.dev.kobj.state_initialized : int, ~au0828_i2c_adap_template.dev.kobj.state_in_sysfs : int, ~au0828_i2c_adap_template.dev.kobj.state_add_uevent_sent : int, ~au0828_i2c_adap_template.dev.kobj.state_remove_uevent_sent : int, ~au0828_i2c_adap_template.dev.kobj.uevent_suppress : int, ~au0828_i2c_adap_template.dev.init_name.base : int, ~au0828_i2c_adap_template.dev.init_name.offset : int, ~au0828_i2c_adap_template.dev.type.base : int, ~au0828_i2c_adap_template.dev.type.offset : int, ~au0828_i2c_adap_template.dev.mutex.count.counter : int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail : int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head : int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail : int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.magic : int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner_cpu : int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.base : int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.offset : int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.base : int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.offset : int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.base : [int]int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.offset : [int]int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.base : int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.offset : int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.cpu : int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.ip : int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.__padding : [int]int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.base : int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.offset : int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base : [int]int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset : [int]int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.base : int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.offset : int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.cpu : int, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.ip : int, ~au0828_i2c_adap_template.dev.mutex.wait_list.next.base : int, ~au0828_i2c_adap_template.dev.mutex.wait_list.next.offset : int, ~au0828_i2c_adap_template.dev.mutex.wait_list.prev.base : int, ~au0828_i2c_adap_template.dev.mutex.wait_list.prev.offset : int, ~au0828_i2c_adap_template.dev.mutex.owner.base : int, ~au0828_i2c_adap_template.dev.mutex.owner.offset : int, ~au0828_i2c_adap_template.dev.mutex.name.base : int, ~au0828_i2c_adap_template.dev.mutex.name.offset : int, ~au0828_i2c_adap_template.dev.mutex.magic.base : int, ~au0828_i2c_adap_template.dev.mutex.magic.offset : int, ~au0828_i2c_adap_template.dev.mutex.dep_map.key.base : int, ~au0828_i2c_adap_template.dev.mutex.dep_map.key.offset : int, ~au0828_i2c_adap_template.dev.mutex.dep_map.class_cache.base : [int]int, ~au0828_i2c_adap_template.dev.mutex.dep_map.class_cache.offset : [int]int, ~au0828_i2c_adap_template.dev.mutex.dep_map.name.base : int, ~au0828_i2c_adap_template.dev.mutex.dep_map.name.offset : int, ~au0828_i2c_adap_template.dev.mutex.dep_map.cpu : int, ~au0828_i2c_adap_template.dev.mutex.dep_map.ip : int, ~au0828_i2c_adap_template.dev.bus.base : int, ~au0828_i2c_adap_template.dev.bus.offset : int, ~au0828_i2c_adap_template.dev.driver.base : int, ~au0828_i2c_adap_template.dev.driver.offset : int, ~au0828_i2c_adap_template.dev.platform_data.base : int, ~au0828_i2c_adap_template.dev.platform_data.offset : int, ~au0828_i2c_adap_template.dev.power.power_state.event : int, ~au0828_i2c_adap_template.dev.power.can_wakeup : int, ~au0828_i2c_adap_template.dev.power.async_suspend : int, ~au0828_i2c_adap_template.dev.power.is_prepared : int, ~au0828_i2c_adap_template.dev.power.is_suspended : int, ~au0828_i2c_adap_template.dev.power.ignore_children : int, ~au0828_i2c_adap_template.dev.power.early_init : int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail : int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head : int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail : int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.magic : int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.owner_cpu : int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.owner.base : int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.owner.offset : int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.base : int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.offset : int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.base : [int]int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.offset : [int]int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.base : int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.offset : int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.cpu : int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.ip : int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.__padding : [int]int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.base : int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.offset : int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base : [int]int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset : [int]int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.base : int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.offset : int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.cpu : int, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.ip : int, ~au0828_i2c_adap_template.dev.power.entry.next.base : int, ~au0828_i2c_adap_template.dev.power.entry.next.offset : int, ~au0828_i2c_adap_template.dev.power.entry.prev.base : int, ~au0828_i2c_adap_template.dev.power.entry.prev.offset : int, ~au0828_i2c_adap_template.dev.power.completion.done : int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail : int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head : int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail : int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.magic : int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner_cpu : int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.base : int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.offset : int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.base : int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.offset : int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.base : [int]int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.offset : [int]int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.base : int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.offset : int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.cpu : int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.ip : int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.__padding : [int]int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.base : int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.offset : int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base : [int]int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset : [int]int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.base : int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.offset : int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.cpu : int, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.ip : int, ~au0828_i2c_adap_template.dev.power.completion.wait.task_list.next.base : int, ~au0828_i2c_adap_template.dev.power.completion.wait.task_list.next.offset : int, ~au0828_i2c_adap_template.dev.power.completion.wait.task_list.prev.base : int, ~au0828_i2c_adap_template.dev.power.completion.wait.task_list.prev.offset : int, ~au0828_i2c_adap_template.dev.power.wakeup.base : int, ~au0828_i2c_adap_template.dev.power.wakeup.offset : int, ~au0828_i2c_adap_template.dev.power.wakeup_path : int, ~au0828_i2c_adap_template.dev.power.syscore : int, ~au0828_i2c_adap_template.dev.power.suspend_timer.entry.next.base : int, ~au0828_i2c_adap_template.dev.power.suspend_timer.entry.next.offset : int, ~au0828_i2c_adap_template.dev.power.suspend_timer.entry.prev.base : int, ~au0828_i2c_adap_template.dev.power.suspend_timer.entry.prev.offset : int, ~au0828_i2c_adap_template.dev.power.suspend_timer.expires : int, ~au0828_i2c_adap_template.dev.power.suspend_timer.base.base : int, ~au0828_i2c_adap_template.dev.power.suspend_timer.base.offset : int, ~au0828_i2c_adap_template.dev.power.suspend_timer.function.base : int, ~au0828_i2c_adap_template.dev.power.suspend_timer.function.offset : int, ~au0828_i2c_adap_template.dev.power.suspend_timer.data : int, ~au0828_i2c_adap_template.dev.power.suspend_timer.slack : int, ~au0828_i2c_adap_template.dev.power.suspend_timer.start_pid : int, ~au0828_i2c_adap_template.dev.power.suspend_timer.start_site.base : int, ~au0828_i2c_adap_template.dev.power.suspend_timer.start_site.offset : int, ~au0828_i2c_adap_template.dev.power.suspend_timer.start_comm : [int]int, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.key.base : int, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.key.offset : int, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.class_cache.base : [int]int, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.class_cache.offset : [int]int, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.name.base : int, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.name.offset : int, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.cpu : int, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.ip : int, ~au0828_i2c_adap_template.dev.power.timer_expires : int, ~au0828_i2c_adap_template.dev.power.work.data.counter : int, ~au0828_i2c_adap_template.dev.power.work.entry.next.base : int, ~au0828_i2c_adap_template.dev.power.work.entry.next.offset : int, ~au0828_i2c_adap_template.dev.power.work.entry.prev.base : int, ~au0828_i2c_adap_template.dev.power.work.entry.prev.offset : int, ~au0828_i2c_adap_template.dev.power.work.func.base : int, ~au0828_i2c_adap_template.dev.power.work.func.offset : int, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.key.base : int, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.key.offset : int, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.class_cache.base : [int]int, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.class_cache.offset : [int]int, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.name.base : int, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.name.offset : int, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.cpu : int, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.ip : int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail : int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head : int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail : int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.magic : int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner_cpu : int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.base : int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.offset : int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.base : int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.offset : int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.base : [int]int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.offset : [int]int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.base : int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.offset : int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.cpu : int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.ip : int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.__padding : [int]int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.base : int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.offset : int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base : [int]int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset : [int]int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.base : int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.offset : int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.cpu : int, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.ip : int, ~au0828_i2c_adap_template.dev.power.wait_queue.task_list.next.base : int, ~au0828_i2c_adap_template.dev.power.wait_queue.task_list.next.offset : int, ~au0828_i2c_adap_template.dev.power.wait_queue.task_list.prev.base : int, ~au0828_i2c_adap_template.dev.power.wait_queue.task_list.prev.offset : int, ~au0828_i2c_adap_template.dev.power.usage_count.counter : int, ~au0828_i2c_adap_template.dev.power.child_count.counter : int, ~au0828_i2c_adap_template.dev.power.disable_depth : int, ~au0828_i2c_adap_template.dev.power.idle_notification : int, ~au0828_i2c_adap_template.dev.power.request_pending : int, ~au0828_i2c_adap_template.dev.power.deferred_resume : int, ~au0828_i2c_adap_template.dev.power.run_wake : int, ~au0828_i2c_adap_template.dev.power.runtime_auto : int, ~au0828_i2c_adap_template.dev.power.no_callbacks : int, ~au0828_i2c_adap_template.dev.power.irq_safe : int, ~au0828_i2c_adap_template.dev.power.use_autosuspend : int, ~au0828_i2c_adap_template.dev.power.timer_autosuspends : int, ~au0828_i2c_adap_template.dev.power.memalloc_noio : int, ~au0828_i2c_adap_template.dev.power.request : int, ~au0828_i2c_adap_template.dev.power.runtime_status : int, ~au0828_i2c_adap_template.dev.power.runtime_error : int, ~au0828_i2c_adap_template.dev.power.autosuspend_delay : int, ~au0828_i2c_adap_template.dev.power.last_busy : int, ~au0828_i2c_adap_template.dev.power.active_jiffies : int, ~au0828_i2c_adap_template.dev.power.suspended_jiffies : int, ~au0828_i2c_adap_template.dev.power.accounting_timestamp : int, ~au0828_i2c_adap_template.dev.power.subsys_data.base : int, ~au0828_i2c_adap_template.dev.power.subsys_data.offset : int, ~au0828_i2c_adap_template.dev.power.qos.base : int, ~au0828_i2c_adap_template.dev.power.qos.offset : int, ~au0828_i2c_adap_template.dev.pm_domain.base : int, ~au0828_i2c_adap_template.dev.pm_domain.offset : int, ~au0828_i2c_adap_template.dev.pins.base : int, ~au0828_i2c_adap_template.dev.pins.offset : int, ~au0828_i2c_adap_template.dev.numa_node : int, ~au0828_i2c_adap_template.dev.dma_mask.base : int, ~au0828_i2c_adap_template.dev.dma_mask.offset : int, ~au0828_i2c_adap_template.dev.coherent_dma_mask : int, ~au0828_i2c_adap_template.dev.dma_parms.base : int, ~au0828_i2c_adap_template.dev.dma_parms.offset : int, ~au0828_i2c_adap_template.dev.dma_pools.next.base : int, ~au0828_i2c_adap_template.dev.dma_pools.next.offset : int, ~au0828_i2c_adap_template.dev.dma_pools.prev.base : int, ~au0828_i2c_adap_template.dev.dma_pools.prev.offset : int, ~au0828_i2c_adap_template.dev.dma_mem.base : int, ~au0828_i2c_adap_template.dev.dma_mem.offset : int, ~au0828_i2c_adap_template.dev.archdata.dma_ops.base : int, ~au0828_i2c_adap_template.dev.archdata.dma_ops.offset : int, ~au0828_i2c_adap_template.dev.archdata.iommu.base : int, ~au0828_i2c_adap_template.dev.archdata.iommu.offset : int, ~au0828_i2c_adap_template.dev.of_node.base : int, ~au0828_i2c_adap_template.dev.of_node.offset : int, ~au0828_i2c_adap_template.dev.acpi_node.companion.base : int, ~au0828_i2c_adap_template.dev.acpi_node.companion.offset : int, ~au0828_i2c_adap_template.dev.devt : int, ~au0828_i2c_adap_template.dev.id : int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail : int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head : int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail : int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.magic : int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.owner_cpu : int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.owner.base : int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.owner.offset : int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.base : int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.offset : int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.base : [int]int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.offset : [int]int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.base : int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.offset : int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.cpu : int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.ip : int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.__padding : [int]int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.base : int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.offset : int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base : [int]int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset : [int]int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.base : int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.offset : int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.cpu : int, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.ip : int, ~au0828_i2c_adap_template.dev.devres_head.next.base : int, ~au0828_i2c_adap_template.dev.devres_head.next.offset : int, ~au0828_i2c_adap_template.dev.devres_head.prev.base : int, ~au0828_i2c_adap_template.dev.devres_head.prev.offset : int, ~au0828_i2c_adap_template.dev.knode_class.n_klist.base : int, ~au0828_i2c_adap_template.dev.knode_class.n_klist.offset : int, ~au0828_i2c_adap_template.dev.knode_class.n_node.next.base : int, ~au0828_i2c_adap_template.dev.knode_class.n_node.next.offset : int, ~au0828_i2c_adap_template.dev.knode_class.n_node.prev.base : int, ~au0828_i2c_adap_template.dev.knode_class.n_node.prev.offset : int, ~au0828_i2c_adap_template.dev.knode_class.n_ref.refcount.counter : int, ~au0828_i2c_adap_template.dev.class.base : int, ~au0828_i2c_adap_template.dev.class.offset : int, ~au0828_i2c_adap_template.dev.groups.base : int, ~au0828_i2c_adap_template.dev.groups.offset : int, ~au0828_i2c_adap_template.dev.release.base : int, ~au0828_i2c_adap_template.dev.release.offset : int, ~au0828_i2c_adap_template.dev.iommu_group.base : int, ~au0828_i2c_adap_template.dev.iommu_group.offset : int, ~au0828_i2c_adap_template.dev.offline_disabled : int, ~au0828_i2c_adap_template.dev.offline : int, ~au0828_i2c_adap_template.nr : int, ~au0828_i2c_adap_template.name : [int]int, ~au0828_i2c_adap_template.dev_released.done : int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail : int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head : int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail : int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.magic : int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.owner_cpu : int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.owner.base : int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.owner.offset : int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.key.base : int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.key.offset : int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.class_cache.base : [int]int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.class_cache.offset : [int]int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.name.base : int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.name.offset : int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.cpu : int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.ip : int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.__padding : [int]int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.base : int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.offset : int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base : [int]int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset : [int]int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.base : int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.offset : int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.cpu : int, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.ip : int, ~au0828_i2c_adap_template.dev_released.wait.task_list.next.base : int, ~au0828_i2c_adap_template.dev_released.wait.task_list.next.offset : int, ~au0828_i2c_adap_template.dev_released.wait.task_list.prev.base : int, ~au0828_i2c_adap_template.dev_released.wait.task_list.prev.offset : int, ~au0828_i2c_adap_template.userspace_clients_lock.count.counter : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.magic : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.owner_cpu : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.owner.base : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.owner.offset : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.key.base : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.key.offset : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.class_cache.base : [int]int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.class_cache.offset : [int]int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.name.base : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.name.offset : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.cpu : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.ip : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.__padding : [int]int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.base : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.offset : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base : [int]int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset : [int]int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.base : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.offset : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.cpu : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.ip : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_list.next.base : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_list.next.offset : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_list.prev.base : int, ~au0828_i2c_adap_template.userspace_clients_lock.wait_list.prev.offset : int, ~au0828_i2c_adap_template.userspace_clients_lock.owner.base : int, ~au0828_i2c_adap_template.userspace_clients_lock.owner.offset : int, ~au0828_i2c_adap_template.userspace_clients_lock.name.base : int, ~au0828_i2c_adap_template.userspace_clients_lock.name.offset : int, ~au0828_i2c_adap_template.userspace_clients_lock.magic.base : int, ~au0828_i2c_adap_template.userspace_clients_lock.magic.offset : int, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.key.base : int, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.key.offset : int, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.class_cache.base : [int]int, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.class_cache.offset : [int]int, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.name.base : int, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.name.offset : int, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.cpu : int, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.ip : int, ~au0828_i2c_adap_template.userspace_clients.next.base : int, ~au0828_i2c_adap_template.userspace_clients.next.offset : int, ~au0828_i2c_adap_template.userspace_clients.prev.base : int, ~au0828_i2c_adap_template.userspace_clients.prev.offset : int, ~au0828_i2c_adap_template.bus_recovery_info.base : int, ~au0828_i2c_adap_template.bus_recovery_info.offset : int;

var ~au0828_i2c_client_template.flags : int, ~au0828_i2c_client_template.addr : int, ~au0828_i2c_client_template.name : [int]int, ~au0828_i2c_client_template.adapter.base : int, ~au0828_i2c_client_template.adapter.offset : int, ~au0828_i2c_client_template.dev.parent.base : int, ~au0828_i2c_client_template.dev.parent.offset : int, ~au0828_i2c_client_template.dev.p.base : int, ~au0828_i2c_client_template.dev.p.offset : int, ~au0828_i2c_client_template.dev.kobj.name.base : int, ~au0828_i2c_client_template.dev.kobj.name.offset : int, ~au0828_i2c_client_template.dev.kobj.entry.next.base : int, ~au0828_i2c_client_template.dev.kobj.entry.next.offset : int, ~au0828_i2c_client_template.dev.kobj.entry.prev.base : int, ~au0828_i2c_client_template.dev.kobj.entry.prev.offset : int, ~au0828_i2c_client_template.dev.kobj.parent.base : int, ~au0828_i2c_client_template.dev.kobj.parent.offset : int, ~au0828_i2c_client_template.dev.kobj.kset.base : int, ~au0828_i2c_client_template.dev.kobj.kset.offset : int, ~au0828_i2c_client_template.dev.kobj.ktype.base : int, ~au0828_i2c_client_template.dev.kobj.ktype.offset : int, ~au0828_i2c_client_template.dev.kobj.sd.base : int, ~au0828_i2c_client_template.dev.kobj.sd.offset : int, ~au0828_i2c_client_template.dev.kobj.kref.refcount.counter : int, ~au0828_i2c_client_template.dev.kobj.release.work.data.counter : int, ~au0828_i2c_client_template.dev.kobj.release.work.entry.next.base : int, ~au0828_i2c_client_template.dev.kobj.release.work.entry.next.offset : int, ~au0828_i2c_client_template.dev.kobj.release.work.entry.prev.base : int, ~au0828_i2c_client_template.dev.kobj.release.work.entry.prev.offset : int, ~au0828_i2c_client_template.dev.kobj.release.work.func.base : int, ~au0828_i2c_client_template.dev.kobj.release.work.func.offset : int, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.key.base : int, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.key.offset : int, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.class_cache.base : [int]int, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.class_cache.offset : [int]int, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.name.base : int, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.name.offset : int, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.cpu : int, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.ip : int, ~au0828_i2c_client_template.dev.kobj.release.timer.entry.next.base : int, ~au0828_i2c_client_template.dev.kobj.release.timer.entry.next.offset : int, ~au0828_i2c_client_template.dev.kobj.release.timer.entry.prev.base : int, ~au0828_i2c_client_template.dev.kobj.release.timer.entry.prev.offset : int, ~au0828_i2c_client_template.dev.kobj.release.timer.expires : int, ~au0828_i2c_client_template.dev.kobj.release.timer.base.base : int, ~au0828_i2c_client_template.dev.kobj.release.timer.base.offset : int, ~au0828_i2c_client_template.dev.kobj.release.timer.function.base : int, ~au0828_i2c_client_template.dev.kobj.release.timer.function.offset : int, ~au0828_i2c_client_template.dev.kobj.release.timer.data : int, ~au0828_i2c_client_template.dev.kobj.release.timer.slack : int, ~au0828_i2c_client_template.dev.kobj.release.timer.start_pid : int, ~au0828_i2c_client_template.dev.kobj.release.timer.start_site.base : int, ~au0828_i2c_client_template.dev.kobj.release.timer.start_site.offset : int, ~au0828_i2c_client_template.dev.kobj.release.timer.start_comm : [int]int, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.key.base : int, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.key.offset : int, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.class_cache.base : [int]int, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.class_cache.offset : [int]int, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.name.base : int, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.name.offset : int, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.cpu : int, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.ip : int, ~au0828_i2c_client_template.dev.kobj.release.wq.base : int, ~au0828_i2c_client_template.dev.kobj.release.wq.offset : int, ~au0828_i2c_client_template.dev.kobj.release.cpu : int, ~au0828_i2c_client_template.dev.kobj.state_initialized : int, ~au0828_i2c_client_template.dev.kobj.state_in_sysfs : int, ~au0828_i2c_client_template.dev.kobj.state_add_uevent_sent : int, ~au0828_i2c_client_template.dev.kobj.state_remove_uevent_sent : int, ~au0828_i2c_client_template.dev.kobj.uevent_suppress : int, ~au0828_i2c_client_template.dev.init_name.base : int, ~au0828_i2c_client_template.dev.init_name.offset : int, ~au0828_i2c_client_template.dev.type.base : int, ~au0828_i2c_client_template.dev.type.offset : int, ~au0828_i2c_client_template.dev.mutex.count.counter : int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail : int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head : int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail : int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.magic : int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner_cpu : int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.base : int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.offset : int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.base : int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.offset : int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.base : [int]int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.offset : [int]int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.base : int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.offset : int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.cpu : int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.ip : int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.__padding : [int]int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.base : int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.offset : int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base : [int]int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset : [int]int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.base : int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.offset : int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.cpu : int, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.ip : int, ~au0828_i2c_client_template.dev.mutex.wait_list.next.base : int, ~au0828_i2c_client_template.dev.mutex.wait_list.next.offset : int, ~au0828_i2c_client_template.dev.mutex.wait_list.prev.base : int, ~au0828_i2c_client_template.dev.mutex.wait_list.prev.offset : int, ~au0828_i2c_client_template.dev.mutex.owner.base : int, ~au0828_i2c_client_template.dev.mutex.owner.offset : int, ~au0828_i2c_client_template.dev.mutex.name.base : int, ~au0828_i2c_client_template.dev.mutex.name.offset : int, ~au0828_i2c_client_template.dev.mutex.magic.base : int, ~au0828_i2c_client_template.dev.mutex.magic.offset : int, ~au0828_i2c_client_template.dev.mutex.dep_map.key.base : int, ~au0828_i2c_client_template.dev.mutex.dep_map.key.offset : int, ~au0828_i2c_client_template.dev.mutex.dep_map.class_cache.base : [int]int, ~au0828_i2c_client_template.dev.mutex.dep_map.class_cache.offset : [int]int, ~au0828_i2c_client_template.dev.mutex.dep_map.name.base : int, ~au0828_i2c_client_template.dev.mutex.dep_map.name.offset : int, ~au0828_i2c_client_template.dev.mutex.dep_map.cpu : int, ~au0828_i2c_client_template.dev.mutex.dep_map.ip : int, ~au0828_i2c_client_template.dev.bus.base : int, ~au0828_i2c_client_template.dev.bus.offset : int, ~au0828_i2c_client_template.dev.driver.base : int, ~au0828_i2c_client_template.dev.driver.offset : int, ~au0828_i2c_client_template.dev.platform_data.base : int, ~au0828_i2c_client_template.dev.platform_data.offset : int, ~au0828_i2c_client_template.dev.power.power_state.event : int, ~au0828_i2c_client_template.dev.power.can_wakeup : int, ~au0828_i2c_client_template.dev.power.async_suspend : int, ~au0828_i2c_client_template.dev.power.is_prepared : int, ~au0828_i2c_client_template.dev.power.is_suspended : int, ~au0828_i2c_client_template.dev.power.ignore_children : int, ~au0828_i2c_client_template.dev.power.early_init : int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail : int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head : int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail : int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.magic : int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.owner_cpu : int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.owner.base : int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.owner.offset : int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.base : int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.offset : int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.base : [int]int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.offset : [int]int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.base : int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.offset : int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.cpu : int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.ip : int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.__padding : [int]int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.base : int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.offset : int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base : [int]int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset : [int]int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.base : int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.offset : int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.cpu : int, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.ip : int, ~au0828_i2c_client_template.dev.power.entry.next.base : int, ~au0828_i2c_client_template.dev.power.entry.next.offset : int, ~au0828_i2c_client_template.dev.power.entry.prev.base : int, ~au0828_i2c_client_template.dev.power.entry.prev.offset : int, ~au0828_i2c_client_template.dev.power.completion.done : int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail : int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head : int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail : int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.magic : int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner_cpu : int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.base : int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.offset : int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.base : int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.offset : int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.base : [int]int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.offset : [int]int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.base : int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.offset : int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.cpu : int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.ip : int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.__padding : [int]int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.base : int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.offset : int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base : [int]int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset : [int]int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.base : int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.offset : int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.cpu : int, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.ip : int, ~au0828_i2c_client_template.dev.power.completion.wait.task_list.next.base : int, ~au0828_i2c_client_template.dev.power.completion.wait.task_list.next.offset : int, ~au0828_i2c_client_template.dev.power.completion.wait.task_list.prev.base : int, ~au0828_i2c_client_template.dev.power.completion.wait.task_list.prev.offset : int, ~au0828_i2c_client_template.dev.power.wakeup.base : int, ~au0828_i2c_client_template.dev.power.wakeup.offset : int, ~au0828_i2c_client_template.dev.power.wakeup_path : int, ~au0828_i2c_client_template.dev.power.syscore : int, ~au0828_i2c_client_template.dev.power.suspend_timer.entry.next.base : int, ~au0828_i2c_client_template.dev.power.suspend_timer.entry.next.offset : int, ~au0828_i2c_client_template.dev.power.suspend_timer.entry.prev.base : int, ~au0828_i2c_client_template.dev.power.suspend_timer.entry.prev.offset : int, ~au0828_i2c_client_template.dev.power.suspend_timer.expires : int, ~au0828_i2c_client_template.dev.power.suspend_timer.base.base : int, ~au0828_i2c_client_template.dev.power.suspend_timer.base.offset : int, ~au0828_i2c_client_template.dev.power.suspend_timer.function.base : int, ~au0828_i2c_client_template.dev.power.suspend_timer.function.offset : int, ~au0828_i2c_client_template.dev.power.suspend_timer.data : int, ~au0828_i2c_client_template.dev.power.suspend_timer.slack : int, ~au0828_i2c_client_template.dev.power.suspend_timer.start_pid : int, ~au0828_i2c_client_template.dev.power.suspend_timer.start_site.base : int, ~au0828_i2c_client_template.dev.power.suspend_timer.start_site.offset : int, ~au0828_i2c_client_template.dev.power.suspend_timer.start_comm : [int]int, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.key.base : int, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.key.offset : int, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.class_cache.base : [int]int, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.class_cache.offset : [int]int, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.name.base : int, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.name.offset : int, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.cpu : int, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.ip : int, ~au0828_i2c_client_template.dev.power.timer_expires : int, ~au0828_i2c_client_template.dev.power.work.data.counter : int, ~au0828_i2c_client_template.dev.power.work.entry.next.base : int, ~au0828_i2c_client_template.dev.power.work.entry.next.offset : int, ~au0828_i2c_client_template.dev.power.work.entry.prev.base : int, ~au0828_i2c_client_template.dev.power.work.entry.prev.offset : int, ~au0828_i2c_client_template.dev.power.work.func.base : int, ~au0828_i2c_client_template.dev.power.work.func.offset : int, ~au0828_i2c_client_template.dev.power.work.lockdep_map.key.base : int, ~au0828_i2c_client_template.dev.power.work.lockdep_map.key.offset : int, ~au0828_i2c_client_template.dev.power.work.lockdep_map.class_cache.base : [int]int, ~au0828_i2c_client_template.dev.power.work.lockdep_map.class_cache.offset : [int]int, ~au0828_i2c_client_template.dev.power.work.lockdep_map.name.base : int, ~au0828_i2c_client_template.dev.power.work.lockdep_map.name.offset : int, ~au0828_i2c_client_template.dev.power.work.lockdep_map.cpu : int, ~au0828_i2c_client_template.dev.power.work.lockdep_map.ip : int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail : int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head : int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail : int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.magic : int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner_cpu : int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.base : int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.offset : int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.base : int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.offset : int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.base : [int]int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.offset : [int]int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.base : int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.offset : int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.cpu : int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.ip : int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.__padding : [int]int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.base : int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.offset : int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base : [int]int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset : [int]int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.base : int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.offset : int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.cpu : int, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.ip : int, ~au0828_i2c_client_template.dev.power.wait_queue.task_list.next.base : int, ~au0828_i2c_client_template.dev.power.wait_queue.task_list.next.offset : int, ~au0828_i2c_client_template.dev.power.wait_queue.task_list.prev.base : int, ~au0828_i2c_client_template.dev.power.wait_queue.task_list.prev.offset : int, ~au0828_i2c_client_template.dev.power.usage_count.counter : int, ~au0828_i2c_client_template.dev.power.child_count.counter : int, ~au0828_i2c_client_template.dev.power.disable_depth : int, ~au0828_i2c_client_template.dev.power.idle_notification : int, ~au0828_i2c_client_template.dev.power.request_pending : int, ~au0828_i2c_client_template.dev.power.deferred_resume : int, ~au0828_i2c_client_template.dev.power.run_wake : int, ~au0828_i2c_client_template.dev.power.runtime_auto : int, ~au0828_i2c_client_template.dev.power.no_callbacks : int, ~au0828_i2c_client_template.dev.power.irq_safe : int, ~au0828_i2c_client_template.dev.power.use_autosuspend : int, ~au0828_i2c_client_template.dev.power.timer_autosuspends : int, ~au0828_i2c_client_template.dev.power.memalloc_noio : int, ~au0828_i2c_client_template.dev.power.request : int, ~au0828_i2c_client_template.dev.power.runtime_status : int, ~au0828_i2c_client_template.dev.power.runtime_error : int, ~au0828_i2c_client_template.dev.power.autosuspend_delay : int, ~au0828_i2c_client_template.dev.power.last_busy : int, ~au0828_i2c_client_template.dev.power.active_jiffies : int, ~au0828_i2c_client_template.dev.power.suspended_jiffies : int, ~au0828_i2c_client_template.dev.power.accounting_timestamp : int, ~au0828_i2c_client_template.dev.power.subsys_data.base : int, ~au0828_i2c_client_template.dev.power.subsys_data.offset : int, ~au0828_i2c_client_template.dev.power.qos.base : int, ~au0828_i2c_client_template.dev.power.qos.offset : int, ~au0828_i2c_client_template.dev.pm_domain.base : int, ~au0828_i2c_client_template.dev.pm_domain.offset : int, ~au0828_i2c_client_template.dev.pins.base : int, ~au0828_i2c_client_template.dev.pins.offset : int, ~au0828_i2c_client_template.dev.numa_node : int, ~au0828_i2c_client_template.dev.dma_mask.base : int, ~au0828_i2c_client_template.dev.dma_mask.offset : int, ~au0828_i2c_client_template.dev.coherent_dma_mask : int, ~au0828_i2c_client_template.dev.dma_parms.base : int, ~au0828_i2c_client_template.dev.dma_parms.offset : int, ~au0828_i2c_client_template.dev.dma_pools.next.base : int, ~au0828_i2c_client_template.dev.dma_pools.next.offset : int, ~au0828_i2c_client_template.dev.dma_pools.prev.base : int, ~au0828_i2c_client_template.dev.dma_pools.prev.offset : int, ~au0828_i2c_client_template.dev.dma_mem.base : int, ~au0828_i2c_client_template.dev.dma_mem.offset : int, ~au0828_i2c_client_template.dev.archdata.dma_ops.base : int, ~au0828_i2c_client_template.dev.archdata.dma_ops.offset : int, ~au0828_i2c_client_template.dev.archdata.iommu.base : int, ~au0828_i2c_client_template.dev.archdata.iommu.offset : int, ~au0828_i2c_client_template.dev.of_node.base : int, ~au0828_i2c_client_template.dev.of_node.offset : int, ~au0828_i2c_client_template.dev.acpi_node.companion.base : int, ~au0828_i2c_client_template.dev.acpi_node.companion.offset : int, ~au0828_i2c_client_template.dev.devt : int, ~au0828_i2c_client_template.dev.id : int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail : int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head : int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail : int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.magic : int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.owner_cpu : int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.owner.base : int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.owner.offset : int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.base : int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.offset : int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.base : [int]int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.offset : [int]int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.base : int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.offset : int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.cpu : int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.ip : int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.__padding : [int]int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.base : int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.offset : int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base : [int]int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset : [int]int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.base : int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.offset : int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.cpu : int, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.ip : int, ~au0828_i2c_client_template.dev.devres_head.next.base : int, ~au0828_i2c_client_template.dev.devres_head.next.offset : int, ~au0828_i2c_client_template.dev.devres_head.prev.base : int, ~au0828_i2c_client_template.dev.devres_head.prev.offset : int, ~au0828_i2c_client_template.dev.knode_class.n_klist.base : int, ~au0828_i2c_client_template.dev.knode_class.n_klist.offset : int, ~au0828_i2c_client_template.dev.knode_class.n_node.next.base : int, ~au0828_i2c_client_template.dev.knode_class.n_node.next.offset : int, ~au0828_i2c_client_template.dev.knode_class.n_node.prev.base : int, ~au0828_i2c_client_template.dev.knode_class.n_node.prev.offset : int, ~au0828_i2c_client_template.dev.knode_class.n_ref.refcount.counter : int, ~au0828_i2c_client_template.dev.class.base : int, ~au0828_i2c_client_template.dev.class.offset : int, ~au0828_i2c_client_template.dev.groups.base : int, ~au0828_i2c_client_template.dev.groups.offset : int, ~au0828_i2c_client_template.dev.release.base : int, ~au0828_i2c_client_template.dev.release.offset : int, ~au0828_i2c_client_template.dev.iommu_group.base : int, ~au0828_i2c_client_template.dev.iommu_group.offset : int, ~au0828_i2c_client_template.dev.offline_disabled : int, ~au0828_i2c_client_template.dev.offline : int, ~au0828_i2c_client_template.irq : int, ~au0828_i2c_client_template.detected.next.base : int, ~au0828_i2c_client_template.detected.next.offset : int, ~au0828_i2c_client_template.detected.prev.base : int, ~au0828_i2c_client_template.detected.prev.offset : int;

var ~ldv_4_callback_func_1_ptr.base : int, ~ldv_4_callback_func_1_ptr.offset : int;

var ~ldv_4_callback_mmap.base : int, ~ldv_4_callback_mmap.offset : int;

var ~ldv_4_callback_poll.base : int, ~ldv_4_callback_poll.offset : int;

var ~ldv_4_callback_read.base : int, ~ldv_4_callback_read.offset : int;

var ~ldv_4_callback_unlocked_ioctl.base : int, ~ldv_4_callback_unlocked_ioctl.offset : int;

var ~ldv_4_callback_vidioc_cropcap.base : int, ~ldv_4_callback_vidioc_cropcap.offset : int;

var ~ldv_4_callback_vidioc_dqbuf.base : int, ~ldv_4_callback_vidioc_dqbuf.offset : int;

var ~ldv_4_callback_vidioc_enum_fmt_vid_cap.base : int, ~ldv_4_callback_vidioc_enum_fmt_vid_cap.offset : int;

var ~ldv_4_callback_vidioc_enum_input.base : int, ~ldv_4_callback_vidioc_enum_input.offset : int;

var ~ldv_4_callback_vidioc_enumaudio.base : int, ~ldv_4_callback_vidioc_enumaudio.offset : int;

var ~ldv_4_callback_vidioc_g_audio.base : int, ~ldv_4_callback_vidioc_g_audio.offset : int;

var ~ldv_4_callback_vidioc_g_fmt_vbi_cap.base : int, ~ldv_4_callback_vidioc_g_fmt_vbi_cap.offset : int;

var ~ldv_4_callback_vidioc_g_fmt_vid_cap.base : int, ~ldv_4_callback_vidioc_g_fmt_vid_cap.offset : int;

var ~ldv_4_callback_vidioc_g_frequency.base : int, ~ldv_4_callback_vidioc_g_frequency.offset : int;

var ~ldv_4_callback_vidioc_g_input.base : int, ~ldv_4_callback_vidioc_g_input.offset : int;

var ~ldv_4_callback_vidioc_g_register.base : int, ~ldv_4_callback_vidioc_g_register.offset : int;

var ~ldv_4_callback_vidioc_g_std.base : int, ~ldv_4_callback_vidioc_g_std.offset : int;

var ~ldv_4_callback_vidioc_g_tuner.base : int, ~ldv_4_callback_vidioc_g_tuner.offset : int;

var ~ldv_4_callback_vidioc_log_status.base : int, ~ldv_4_callback_vidioc_log_status.offset : int;

var ~ldv_4_callback_vidioc_qbuf.base : int, ~ldv_4_callback_vidioc_qbuf.offset : int;

var ~ldv_4_callback_vidioc_querybuf.base : int, ~ldv_4_callback_vidioc_querybuf.offset : int;

var ~ldv_4_callback_vidioc_querycap.base : int, ~ldv_4_callback_vidioc_querycap.offset : int;

var ~ldv_4_callback_vidioc_reqbufs.base : int, ~ldv_4_callback_vidioc_reqbufs.offset : int;

var ~ldv_4_callback_vidioc_s_audio.base : int, ~ldv_4_callback_vidioc_s_audio.offset : int;

var ~ldv_4_callback_vidioc_s_fmt_vbi_cap.base : int, ~ldv_4_callback_vidioc_s_fmt_vbi_cap.offset : int;

var ~ldv_4_callback_vidioc_s_fmt_vid_cap.base : int, ~ldv_4_callback_vidioc_s_fmt_vid_cap.offset : int;

var ~ldv_4_callback_vidioc_s_frequency.base : int, ~ldv_4_callback_vidioc_s_frequency.offset : int;

var ~ldv_4_callback_vidioc_s_input.base : int, ~ldv_4_callback_vidioc_s_input.offset : int;

var ~ldv_4_callback_vidioc_s_register.base : int, ~ldv_4_callback_vidioc_s_register.offset : int;

var ~ldv_4_callback_vidioc_s_std.base : int, ~ldv_4_callback_vidioc_s_std.offset : int;

var ~ldv_4_callback_vidioc_s_tuner.base : int, ~ldv_4_callback_vidioc_s_tuner.offset : int;

var ~ldv_4_callback_vidioc_streamoff.base : int, ~ldv_4_callback_vidioc_streamoff.offset : int;

var ~ldv_4_callback_vidioc_streamon.base : int, ~ldv_4_callback_vidioc_streamon.offset : int;

var ~ldv_4_callback_vidioc_subscribe_event.base : int, ~ldv_4_callback_vidioc_subscribe_event.offset : int;

var ~ldv_4_callback_vidioc_try_fmt_vbi_cap.base : int, ~ldv_4_callback_vidioc_try_fmt_vbi_cap.offset : int;

var ~ldv_4_callback_vidioc_try_fmt_vid_cap.base : int, ~ldv_4_callback_vidioc_try_fmt_vid_cap.offset : int;

var ~ldv_4_callback_vidioc_unsubscribe_event.base : int, ~ldv_4_callback_vidioc_unsubscribe_event.offset : int;

var ~ldv_4_container_v4l2_file_operations.base : int, ~ldv_4_container_v4l2_file_operations.offset : int;

var ~ldv_4_resource_struct_i2c_adapter.base : int, ~ldv_4_resource_struct_i2c_adapter.offset : int;

var ~ldv_4_resource_struct_video_device.base : int, ~ldv_4_resource_struct_video_device.offset : int;

var ~ldv_4_callback_functionality.base : int, ~ldv_4_callback_functionality.offset : int;

var ~ldv_4_callback_master_xfer.base : int, ~ldv_4_callback_master_xfer.offset : int;

var ~au0828_boards.name.base : [int]int, ~au0828_boards.name.offset : [int]int, ~au0828_boards.tuner_type : [int]int, ~au0828_boards.tuner_addr : [int]int, ~au0828_boards.i2c_clk_divider : [int]int, ~au0828_boards.input.type : [int][int]int, ~au0828_boards.input.vmux : [int][int]int, ~au0828_boards.input.amux : [int][int]int, ~au0828_boards.input.audio_setup.base : [int][int]int, ~au0828_boards.input.audio_setup.offset : [int][int]int;

var ~system_wq.base : int, ~system_wq.offset : int;

var ~#hauppauge_hvr950q_led_states.base : int, ~#hauppauge_hvr950q_led_states.offset : int;

var ~#hauppauge_hvr950q_led_cfg.base : int, ~#hauppauge_hvr950q_led_cfg.offset : int;

var ~#hauppauge_hvr950q_config.base : int, ~#hauppauge_hvr950q_config.offset : int;

var ~#fusionhdtv7usb_config.base : int, ~#fusionhdtv7usb_config.offset : int;

var ~#hauppauge_woodbury_config.base : int, ~#hauppauge_woodbury_config.offset : int;

var ~#hauppauge_xc5000a_config.base : int, ~#hauppauge_xc5000a_config.offset : int;

var ~#hauppauge_xc5000c_config.base : int, ~#hauppauge_xc5000c_config.offset : int;

var ~#mxl5007t_hvr950q_config.base : int, ~#mxl5007t_hvr950q_config.offset : int;

var ~#hauppauge_woodbury_tunerconfig.base : int, ~#hauppauge_woodbury_tunerconfig.offset : int;

var ~pv_irq_ops.save_fl.func.base : int, ~pv_irq_ops.save_fl.func.offset : int, ~pv_irq_ops.restore_fl.func.base : int, ~pv_irq_ops.restore_fl.func.offset : int, ~pv_irq_ops.irq_disable.func.base : int, ~pv_irq_ops.irq_disable.func.offset : int, ~pv_irq_ops.irq_enable.func.base : int, ~pv_irq_ops.irq_enable.func.offset : int, ~pv_irq_ops.safe_halt.base : int, ~pv_irq_ops.safe_halt.offset : int, ~pv_irq_ops.halt.base : int, ~pv_irq_ops.halt.offset : int, ~pv_irq_ops.adjust_exception_frame.base : int, ~pv_irq_ops.adjust_exception_frame.offset : int;

var ~#au0828_vbi_qops.base : int, ~#au0828_vbi_qops.offset : int;

var ~#au0828_sysfs_lock.base : int, ~#au0828_sysfs_lock.offset : int;

var ~#au0828_video_qops.base : int, ~#au0828_video_qops.offset : int;

var ~#au0828_v4l_fops.base : int, ~#au0828_v4l_fops.offset : int;

var ~#video_ioctl_ops.base : int, ~#video_ioctl_ops.offset : int;

var ~au0828_video_template.entity.list.next.base : int, ~au0828_video_template.entity.list.next.offset : int, ~au0828_video_template.entity.list.prev.base : int, ~au0828_video_template.entity.list.prev.offset : int, ~au0828_video_template.entity.parent.base : int, ~au0828_video_template.entity.parent.offset : int, ~au0828_video_template.entity.id : int, ~au0828_video_template.entity.name.base : int, ~au0828_video_template.entity.name.offset : int, ~au0828_video_template.entity.type : int, ~au0828_video_template.entity.revision : int, ~au0828_video_template.entity.flags : int, ~au0828_video_template.entity.group_id : int, ~au0828_video_template.entity.num_pads : int, ~au0828_video_template.entity.num_links : int, ~au0828_video_template.entity.num_backlinks : int, ~au0828_video_template.entity.max_links : int, ~au0828_video_template.entity.pads.base : int, ~au0828_video_template.entity.pads.offset : int, ~au0828_video_template.entity.links.base : int, ~au0828_video_template.entity.links.offset : int, ~au0828_video_template.entity.ops.base : int, ~au0828_video_template.entity.ops.offset : int, ~au0828_video_template.entity.stream_count : int, ~au0828_video_template.entity.use_count : int, ~au0828_video_template.entity.pipe.base : int, ~au0828_video_template.entity.pipe.offset : int, ~au0828_video_template.entity.info.v4l.major : int, ~au0828_video_template.entity.info.v4l.minor : int, ~au0828_video_template.entity.info.fb.major : int, ~au0828_video_template.entity.info.fb.minor : int, ~au0828_video_template.entity.info.alsa.card : int, ~au0828_video_template.entity.info.alsa.device : int, ~au0828_video_template.entity.info.alsa.subdevice : int, ~au0828_video_template.entity.info.dvb : int, ~au0828_video_template.fops.base : int, ~au0828_video_template.fops.offset : int, ~au0828_video_template.dev.parent.base : int, ~au0828_video_template.dev.parent.offset : int, ~au0828_video_template.dev.p.base : int, ~au0828_video_template.dev.p.offset : int, ~au0828_video_template.dev.kobj.name.base : int, ~au0828_video_template.dev.kobj.name.offset : int, ~au0828_video_template.dev.kobj.entry.next.base : int, ~au0828_video_template.dev.kobj.entry.next.offset : int, ~au0828_video_template.dev.kobj.entry.prev.base : int, ~au0828_video_template.dev.kobj.entry.prev.offset : int, ~au0828_video_template.dev.kobj.parent.base : int, ~au0828_video_template.dev.kobj.parent.offset : int, ~au0828_video_template.dev.kobj.kset.base : int, ~au0828_video_template.dev.kobj.kset.offset : int, ~au0828_video_template.dev.kobj.ktype.base : int, ~au0828_video_template.dev.kobj.ktype.offset : int, ~au0828_video_template.dev.kobj.sd.base : int, ~au0828_video_template.dev.kobj.sd.offset : int, ~au0828_video_template.dev.kobj.kref.refcount.counter : int, ~au0828_video_template.dev.kobj.release.work.data.counter : int, ~au0828_video_template.dev.kobj.release.work.entry.next.base : int, ~au0828_video_template.dev.kobj.release.work.entry.next.offset : int, ~au0828_video_template.dev.kobj.release.work.entry.prev.base : int, ~au0828_video_template.dev.kobj.release.work.entry.prev.offset : int, ~au0828_video_template.dev.kobj.release.work.func.base : int, ~au0828_video_template.dev.kobj.release.work.func.offset : int, ~au0828_video_template.dev.kobj.release.work.lockdep_map.key.base : int, ~au0828_video_template.dev.kobj.release.work.lockdep_map.key.offset : int, ~au0828_video_template.dev.kobj.release.work.lockdep_map.class_cache.base : [int]int, ~au0828_video_template.dev.kobj.release.work.lockdep_map.class_cache.offset : [int]int, ~au0828_video_template.dev.kobj.release.work.lockdep_map.name.base : int, ~au0828_video_template.dev.kobj.release.work.lockdep_map.name.offset : int, ~au0828_video_template.dev.kobj.release.work.lockdep_map.cpu : int, ~au0828_video_template.dev.kobj.release.work.lockdep_map.ip : int, ~au0828_video_template.dev.kobj.release.timer.entry.next.base : int, ~au0828_video_template.dev.kobj.release.timer.entry.next.offset : int, ~au0828_video_template.dev.kobj.release.timer.entry.prev.base : int, ~au0828_video_template.dev.kobj.release.timer.entry.prev.offset : int, ~au0828_video_template.dev.kobj.release.timer.expires : int, ~au0828_video_template.dev.kobj.release.timer.base.base : int, ~au0828_video_template.dev.kobj.release.timer.base.offset : int, ~au0828_video_template.dev.kobj.release.timer.function.base : int, ~au0828_video_template.dev.kobj.release.timer.function.offset : int, ~au0828_video_template.dev.kobj.release.timer.data : int, ~au0828_video_template.dev.kobj.release.timer.slack : int, ~au0828_video_template.dev.kobj.release.timer.start_pid : int, ~au0828_video_template.dev.kobj.release.timer.start_site.base : int, ~au0828_video_template.dev.kobj.release.timer.start_site.offset : int, ~au0828_video_template.dev.kobj.release.timer.start_comm : [int]int, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.key.base : int, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.key.offset : int, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.class_cache.base : [int]int, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.class_cache.offset : [int]int, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.name.base : int, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.name.offset : int, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.cpu : int, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.ip : int, ~au0828_video_template.dev.kobj.release.wq.base : int, ~au0828_video_template.dev.kobj.release.wq.offset : int, ~au0828_video_template.dev.kobj.release.cpu : int, ~au0828_video_template.dev.kobj.state_initialized : int, ~au0828_video_template.dev.kobj.state_in_sysfs : int, ~au0828_video_template.dev.kobj.state_add_uevent_sent : int, ~au0828_video_template.dev.kobj.state_remove_uevent_sent : int, ~au0828_video_template.dev.kobj.uevent_suppress : int, ~au0828_video_template.dev.init_name.base : int, ~au0828_video_template.dev.init_name.offset : int, ~au0828_video_template.dev.type.base : int, ~au0828_video_template.dev.type.offset : int, ~au0828_video_template.dev.mutex.count.counter : int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail : int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head : int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail : int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.magic : int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner_cpu : int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.base : int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.offset : int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.base : int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.offset : int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.base : [int]int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.offset : [int]int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.base : int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.offset : int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.cpu : int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.ip : int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.__padding : [int]int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.base : int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.offset : int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base : [int]int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset : [int]int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.base : int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.offset : int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.cpu : int, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.ip : int, ~au0828_video_template.dev.mutex.wait_list.next.base : int, ~au0828_video_template.dev.mutex.wait_list.next.offset : int, ~au0828_video_template.dev.mutex.wait_list.prev.base : int, ~au0828_video_template.dev.mutex.wait_list.prev.offset : int, ~au0828_video_template.dev.mutex.owner.base : int, ~au0828_video_template.dev.mutex.owner.offset : int, ~au0828_video_template.dev.mutex.name.base : int, ~au0828_video_template.dev.mutex.name.offset : int, ~au0828_video_template.dev.mutex.magic.base : int, ~au0828_video_template.dev.mutex.magic.offset : int, ~au0828_video_template.dev.mutex.dep_map.key.base : int, ~au0828_video_template.dev.mutex.dep_map.key.offset : int, ~au0828_video_template.dev.mutex.dep_map.class_cache.base : [int]int, ~au0828_video_template.dev.mutex.dep_map.class_cache.offset : [int]int, ~au0828_video_template.dev.mutex.dep_map.name.base : int, ~au0828_video_template.dev.mutex.dep_map.name.offset : int, ~au0828_video_template.dev.mutex.dep_map.cpu : int, ~au0828_video_template.dev.mutex.dep_map.ip : int, ~au0828_video_template.dev.bus.base : int, ~au0828_video_template.dev.bus.offset : int, ~au0828_video_template.dev.driver.base : int, ~au0828_video_template.dev.driver.offset : int, ~au0828_video_template.dev.platform_data.base : int, ~au0828_video_template.dev.platform_data.offset : int, ~au0828_video_template.dev.power.power_state.event : int, ~au0828_video_template.dev.power.can_wakeup : int, ~au0828_video_template.dev.power.async_suspend : int, ~au0828_video_template.dev.power.is_prepared : int, ~au0828_video_template.dev.power.is_suspended : int, ~au0828_video_template.dev.power.ignore_children : int, ~au0828_video_template.dev.power.early_init : int, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail : int, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head : int, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail : int, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.magic : int, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.owner_cpu : int, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.owner.base : int, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.owner.offset : int, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.base : int, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.offset : int, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.base : [int]int, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.offset : [int]int, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.base : int, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.offset : int, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.cpu : int, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.ip : int, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.__padding : [int]int, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.base : int, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.offset : int, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base : [int]int, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset : [int]int, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.base : int, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.offset : int, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.cpu : int, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.ip : int, ~au0828_video_template.dev.power.entry.next.base : int, ~au0828_video_template.dev.power.entry.next.offset : int, ~au0828_video_template.dev.power.entry.prev.base : int, ~au0828_video_template.dev.power.entry.prev.offset : int, ~au0828_video_template.dev.power.completion.done : int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail : int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head : int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail : int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.magic : int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner_cpu : int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.base : int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.offset : int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.base : int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.offset : int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.base : [int]int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.offset : [int]int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.base : int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.offset : int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.cpu : int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.ip : int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.__padding : [int]int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.base : int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.offset : int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base : [int]int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset : [int]int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.base : int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.offset : int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.cpu : int, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.ip : int, ~au0828_video_template.dev.power.completion.wait.task_list.next.base : int, ~au0828_video_template.dev.power.completion.wait.task_list.next.offset : int, ~au0828_video_template.dev.power.completion.wait.task_list.prev.base : int, ~au0828_video_template.dev.power.completion.wait.task_list.prev.offset : int, ~au0828_video_template.dev.power.wakeup.base : int, ~au0828_video_template.dev.power.wakeup.offset : int, ~au0828_video_template.dev.power.wakeup_path : int, ~au0828_video_template.dev.power.syscore : int, ~au0828_video_template.dev.power.suspend_timer.entry.next.base : int, ~au0828_video_template.dev.power.suspend_timer.entry.next.offset : int, ~au0828_video_template.dev.power.suspend_timer.entry.prev.base : int, ~au0828_video_template.dev.power.suspend_timer.entry.prev.offset : int, ~au0828_video_template.dev.power.suspend_timer.expires : int, ~au0828_video_template.dev.power.suspend_timer.base.base : int, ~au0828_video_template.dev.power.suspend_timer.base.offset : int, ~au0828_video_template.dev.power.suspend_timer.function.base : int, ~au0828_video_template.dev.power.suspend_timer.function.offset : int, ~au0828_video_template.dev.power.suspend_timer.data : int, ~au0828_video_template.dev.power.suspend_timer.slack : int, ~au0828_video_template.dev.power.suspend_timer.start_pid : int, ~au0828_video_template.dev.power.suspend_timer.start_site.base : int, ~au0828_video_template.dev.power.suspend_timer.start_site.offset : int, ~au0828_video_template.dev.power.suspend_timer.start_comm : [int]int, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.key.base : int, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.key.offset : int, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.class_cache.base : [int]int, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.class_cache.offset : [int]int, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.name.base : int, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.name.offset : int, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.cpu : int, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.ip : int, ~au0828_video_template.dev.power.timer_expires : int, ~au0828_video_template.dev.power.work.data.counter : int, ~au0828_video_template.dev.power.work.entry.next.base : int, ~au0828_video_template.dev.power.work.entry.next.offset : int, ~au0828_video_template.dev.power.work.entry.prev.base : int, ~au0828_video_template.dev.power.work.entry.prev.offset : int, ~au0828_video_template.dev.power.work.func.base : int, ~au0828_video_template.dev.power.work.func.offset : int, ~au0828_video_template.dev.power.work.lockdep_map.key.base : int, ~au0828_video_template.dev.power.work.lockdep_map.key.offset : int, ~au0828_video_template.dev.power.work.lockdep_map.class_cache.base : [int]int, ~au0828_video_template.dev.power.work.lockdep_map.class_cache.offset : [int]int, ~au0828_video_template.dev.power.work.lockdep_map.name.base : int, ~au0828_video_template.dev.power.work.lockdep_map.name.offset : int, ~au0828_video_template.dev.power.work.lockdep_map.cpu : int, ~au0828_video_template.dev.power.work.lockdep_map.ip : int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail : int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head : int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail : int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.magic : int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner_cpu : int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.base : int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.offset : int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.base : int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.offset : int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.base : [int]int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.offset : [int]int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.base : int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.offset : int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.cpu : int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.ip : int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.__padding : [int]int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.base : int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.offset : int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base : [int]int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset : [int]int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.base : int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.offset : int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.cpu : int, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.ip : int, ~au0828_video_template.dev.power.wait_queue.task_list.next.base : int, ~au0828_video_template.dev.power.wait_queue.task_list.next.offset : int, ~au0828_video_template.dev.power.wait_queue.task_list.prev.base : int, ~au0828_video_template.dev.power.wait_queue.task_list.prev.offset : int, ~au0828_video_template.dev.power.usage_count.counter : int, ~au0828_video_template.dev.power.child_count.counter : int, ~au0828_video_template.dev.power.disable_depth : int, ~au0828_video_template.dev.power.idle_notification : int, ~au0828_video_template.dev.power.request_pending : int, ~au0828_video_template.dev.power.deferred_resume : int, ~au0828_video_template.dev.power.run_wake : int, ~au0828_video_template.dev.power.runtime_auto : int, ~au0828_video_template.dev.power.no_callbacks : int, ~au0828_video_template.dev.power.irq_safe : int, ~au0828_video_template.dev.power.use_autosuspend : int, ~au0828_video_template.dev.power.timer_autosuspends : int, ~au0828_video_template.dev.power.memalloc_noio : int, ~au0828_video_template.dev.power.request : int, ~au0828_video_template.dev.power.runtime_status : int, ~au0828_video_template.dev.power.runtime_error : int, ~au0828_video_template.dev.power.autosuspend_delay : int, ~au0828_video_template.dev.power.last_busy : int, ~au0828_video_template.dev.power.active_jiffies : int, ~au0828_video_template.dev.power.suspended_jiffies : int, ~au0828_video_template.dev.power.accounting_timestamp : int, ~au0828_video_template.dev.power.subsys_data.base : int, ~au0828_video_template.dev.power.subsys_data.offset : int, ~au0828_video_template.dev.power.qos.base : int, ~au0828_video_template.dev.power.qos.offset : int, ~au0828_video_template.dev.pm_domain.base : int, ~au0828_video_template.dev.pm_domain.offset : int, ~au0828_video_template.dev.pins.base : int, ~au0828_video_template.dev.pins.offset : int, ~au0828_video_template.dev.numa_node : int, ~au0828_video_template.dev.dma_mask.base : int, ~au0828_video_template.dev.dma_mask.offset : int, ~au0828_video_template.dev.coherent_dma_mask : int, ~au0828_video_template.dev.dma_parms.base : int, ~au0828_video_template.dev.dma_parms.offset : int, ~au0828_video_template.dev.dma_pools.next.base : int, ~au0828_video_template.dev.dma_pools.next.offset : int, ~au0828_video_template.dev.dma_pools.prev.base : int, ~au0828_video_template.dev.dma_pools.prev.offset : int, ~au0828_video_template.dev.dma_mem.base : int, ~au0828_video_template.dev.dma_mem.offset : int, ~au0828_video_template.dev.archdata.dma_ops.base : int, ~au0828_video_template.dev.archdata.dma_ops.offset : int, ~au0828_video_template.dev.archdata.iommu.base : int, ~au0828_video_template.dev.archdata.iommu.offset : int, ~au0828_video_template.dev.of_node.base : int, ~au0828_video_template.dev.of_node.offset : int, ~au0828_video_template.dev.acpi_node.companion.base : int, ~au0828_video_template.dev.acpi_node.companion.offset : int, ~au0828_video_template.dev.devt : int, ~au0828_video_template.dev.id : int, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail : int, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head : int, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail : int, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.magic : int, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.owner_cpu : int, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.owner.base : int, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.owner.offset : int, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.base : int, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.offset : int, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.base : [int]int, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.offset : [int]int, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.base : int, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.offset : int, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.cpu : int, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.ip : int, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.__padding : [int]int, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.base : int, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.offset : int, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base : [int]int, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset : [int]int, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.base : int, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.offset : int, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.cpu : int, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.ip : int, ~au0828_video_template.dev.devres_head.next.base : int, ~au0828_video_template.dev.devres_head.next.offset : int, ~au0828_video_template.dev.devres_head.prev.base : int, ~au0828_video_template.dev.devres_head.prev.offset : int, ~au0828_video_template.dev.knode_class.n_klist.base : int, ~au0828_video_template.dev.knode_class.n_klist.offset : int, ~au0828_video_template.dev.knode_class.n_node.next.base : int, ~au0828_video_template.dev.knode_class.n_node.next.offset : int, ~au0828_video_template.dev.knode_class.n_node.prev.base : int, ~au0828_video_template.dev.knode_class.n_node.prev.offset : int, ~au0828_video_template.dev.knode_class.n_ref.refcount.counter : int, ~au0828_video_template.dev.class.base : int, ~au0828_video_template.dev.class.offset : int, ~au0828_video_template.dev.groups.base : int, ~au0828_video_template.dev.groups.offset : int, ~au0828_video_template.dev.release.base : int, ~au0828_video_template.dev.release.offset : int, ~au0828_video_template.dev.iommu_group.base : int, ~au0828_video_template.dev.iommu_group.offset : int, ~au0828_video_template.dev.offline_disabled : int, ~au0828_video_template.dev.offline : int, ~au0828_video_template.cdev.base : int, ~au0828_video_template.cdev.offset : int, ~au0828_video_template.v4l2_dev.base : int, ~au0828_video_template.v4l2_dev.offset : int, ~au0828_video_template.dev_parent.base : int, ~au0828_video_template.dev_parent.offset : int, ~au0828_video_template.ctrl_handler.base : int, ~au0828_video_template.ctrl_handler.offset : int, ~au0828_video_template.queue.base : int, ~au0828_video_template.queue.offset : int, ~au0828_video_template.prio.base : int, ~au0828_video_template.prio.offset : int, ~au0828_video_template.name : [int]int, ~au0828_video_template.vfl_type : int, ~au0828_video_template.vfl_dir : int, ~au0828_video_template.minor : int, ~au0828_video_template.num : int, ~au0828_video_template.flags : int, ~au0828_video_template.index : int, ~au0828_video_template.fh_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail : int, ~au0828_video_template.fh_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head : int, ~au0828_video_template.fh_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail : int, ~au0828_video_template.fh_lock.__annonCompField19.rlock.magic : int, ~au0828_video_template.fh_lock.__annonCompField19.rlock.owner_cpu : int, ~au0828_video_template.fh_lock.__annonCompField19.rlock.owner.base : int, ~au0828_video_template.fh_lock.__annonCompField19.rlock.owner.offset : int, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.key.base : int, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.key.offset : int, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.class_cache.base : [int]int, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.class_cache.offset : [int]int, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.name.base : int, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.name.offset : int, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.cpu : int, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.ip : int, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.__padding : [int]int, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.key.base : int, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.key.offset : int, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base : [int]int, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset : [int]int, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.name.base : int, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.name.offset : int, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.cpu : int, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.ip : int, ~au0828_video_template.fh_list.next.base : int, ~au0828_video_template.fh_list.next.offset : int, ~au0828_video_template.fh_list.prev.base : int, ~au0828_video_template.fh_list.prev.offset : int, ~au0828_video_template.debug : int, ~au0828_video_template.tvnorms : int, ~au0828_video_template.release.base : int, ~au0828_video_template.release.offset : int, ~au0828_video_template.ioctl_ops.base : int, ~au0828_video_template.ioctl_ops.offset : int, ~au0828_video_template.valid_ioctls : [int]int, ~au0828_video_template.disable_locking : [int]int, ~au0828_video_template.lock.base : int, ~au0828_video_template.lock.offset : int;

var #NULL.base : int, #NULL.offset : int;

var #valid : [int]int;

var #length : [int]int;

var #memory_$Pointer$.base : [int,int]int, #memory_$Pointer$.offset : [int,int]int;

var #memory_int : [int,int]int;

implementation ldv_spin_lock_slock_of_au0828_dev() returns (){
  loc0:
    call ldv_assert_linux_kernel_locking_spinlock__one_thread_double_lock((if ~ldv_spin_slock_of_au0828_dev == 1 then 1 else 0));
    return;
}

procedure ldv_spin_lock_slock_of_au0828_dev() returns ();
modifies ~ldv_spin_slock_of_au0828_dev;

implementation ldv_initialize_external_data() returns (){
  loc1:
    call ldv_allocate_external_0();
    assume true;
    return;
}

procedure ldv_initialize_external_data() returns ();
modifies ~ldv_0_ldv_param_16_0_default.base, ~ldv_0_ldv_param_16_0_default.offset, ~ldv_0_ldv_param_16_1_default.base, ~ldv_0_ldv_param_16_1_default.offset, ~ldv_0_ldv_param_2_0_default.base, ~ldv_0_ldv_param_2_0_default.offset, ~ldv_0_ldv_param_5_0_default.base, ~ldv_0_ldv_param_5_0_default.offset, ~ldv_0_ldv_param_9_0_default.base, ~ldv_0_ldv_param_9_0_default.offset, ~ldv_1_container_struct_videobuf_buffer_ptr.base, ~ldv_1_container_struct_videobuf_buffer_ptr.offset, ~ldv_1_container_struct_videobuf_queue_ptr.base, ~ldv_1_container_struct_videobuf_queue_ptr.offset, ~ldv_1_ldv_param_9_1_default.base, ~ldv_1_ldv_param_9_1_default.offset, ~ldv_1_ldv_param_9_2_default.base, ~ldv_1_ldv_param_9_2_default.offset, ~ldv_2_container_struct_videobuf_buffer_ptr.base, ~ldv_2_container_struct_videobuf_buffer_ptr.offset, ~ldv_2_container_struct_videobuf_queue_ptr.base, ~ldv_2_container_struct_videobuf_queue_ptr.offset, ~ldv_2_ldv_param_9_1_default.base, ~ldv_2_ldv_param_9_1_default.offset, ~ldv_2_ldv_param_9_2_default.base, ~ldv_2_ldv_param_9_2_default.offset, ~ldv_3_container_timer_list.base, ~ldv_3_container_timer_list.offset, ~ldv_4_ldv_param_23_1_default.base, ~ldv_4_ldv_param_23_1_default.offset, ~ldv_4_ldv_param_23_3_default.base, ~ldv_4_ldv_param_23_3_default.offset, ~ldv_4_ldv_param_38_2_default.base, ~ldv_4_ldv_param_38_2_default.offset, ~ldv_4_ldv_param_42_2_default.base, ~ldv_4_ldv_param_42_2_default.offset, ~ldv_4_resource_file.base, ~ldv_4_resource_file.offset, ~ldv_4_resource_struct_i2c_msg_ptr.base, ~ldv_4_resource_struct_i2c_msg_ptr.offset, ~ldv_4_resource_struct_poll_table_struct_ptr.base, ~ldv_4_resource_struct_poll_table_struct_ptr.offset, ~ldv_4_resource_struct_v4l2_audio_ptr.base, ~ldv_4_resource_struct_v4l2_audio_ptr.offset, ~ldv_4_resource_struct_v4l2_buffer_ptr.base, ~ldv_4_resource_struct_v4l2_buffer_ptr.offset, ~ldv_4_resource_struct_v4l2_capability_ptr.base, ~ldv_4_resource_struct_v4l2_capability_ptr.offset, ~ldv_4_resource_struct_v4l2_cropcap_ptr.base, ~ldv_4_resource_struct_v4l2_cropcap_ptr.offset, ~ldv_4_resource_struct_v4l2_dbg_register_ptr.base, ~ldv_4_resource_struct_v4l2_dbg_register_ptr.offset, ~ldv_4_resource_struct_v4l2_event_subscription_ptr.base, ~ldv_4_resource_struct_v4l2_event_subscription_ptr.offset, ~ldv_4_resource_struct_v4l2_fh_ptr.base, ~ldv_4_resource_struct_v4l2_fh_ptr.offset, ~ldv_4_resource_struct_v4l2_fmtdesc_ptr.base, ~ldv_4_resource_struct_v4l2_fmtdesc_ptr.offset, ~ldv_4_resource_struct_v4l2_format_ptr.base, ~ldv_4_resource_struct_v4l2_format_ptr.offset, ~ldv_4_resource_struct_v4l2_frequency_ptr.base, ~ldv_4_resource_struct_v4l2_frequency_ptr.offset, ~ldv_4_resource_struct_v4l2_input_ptr.base, ~ldv_4_resource_struct_v4l2_input_ptr.offset, ~ldv_4_resource_struct_v4l2_requestbuffers_ptr.base, ~ldv_4_resource_struct_v4l2_requestbuffers_ptr.offset, ~ldv_4_resource_struct_v4l2_tuner_ptr.base, ~ldv_4_resource_struct_v4l2_tuner_ptr.offset, ~ldv_4_resource_struct_vm_area_struct_ptr.base, ~ldv_4_resource_struct_vm_area_struct_ptr.offset;

implementation free_buffer(#in~vq.base : int, #in~vq.offset : int, #in~buf.base : int, #in~buf.offset : int) returns (){
    var #t~mem2368.base : int, #t~mem2368.offset : int;
    var #t~mem2369.base : int, #t~mem2369.offset : int;
    var #t~ret2370 : int;
    var #t~mem2371.base : int, #t~mem2371.offset : int;
    var ~vq.base : int, ~vq.offset : int;
    var ~buf.base : int, ~buf.offset : int;
    var ~fh~1895.base : int, ~fh~1895.offset : int;
    var ~dev~1895.base : int, ~dev~1895.offset : int;
    var ~flags~1895 : int;
    var ~tmp~1895 : int;

  loc2:
    ~vq.base, ~vq.offset := #in~vq.base, #in~vq.offset;
    ~buf.base, ~buf.offset := #in~buf.base, #in~buf.offset;
    havoc ~fh~1895.base, ~fh~1895.offset;
    havoc ~dev~1895.base, ~dev~1895.offset;
    havoc ~flags~1895;
    havoc ~tmp~1895;
    call #t~mem2368.base, #t~mem2368.offset := read~$Pointer$(~vq.base, ~vq.offset + 588, 8);
    ~fh~1895.base, ~fh~1895.offset := #t~mem2368.base, #t~mem2368.offset;
    havoc #t~mem2368.base, #t~mem2368.offset;
    call #t~mem2369.base, #t~mem2369.offset := read~$Pointer$(~fh~1895.base, ~fh~1895.offset + 168, 8);
    ~dev~1895.base, ~dev~1895.offset := #t~mem2369.base, #t~mem2369.offset;
    havoc #t~mem2369.base, #t~mem2369.offset;
    ~flags~1895 := 0;
    call #t~ret2370 := preempt_count();
    assume -2147483648 <= #t~ret2370 && #t~ret2370 <= 2147483647;
    ~tmp~1895 := #t~ret2370;
    havoc #t~ret2370;
    assume !(~bitwiseAnd(~tmp~1895, 2096896) % 18446744073709551616 != 0);
    call ldv___ldv_spin_lock_74(~dev~1895.base, ~dev~1895.offset + 7302);
    return;
}

procedure free_buffer(#in~vq.base : int, #in~vq.offset : int, #in~buf.base : int, #in~buf.offset : int) returns ();
modifies #memory_$Pointer$.base, #memory_$Pointer$.offset, #memory_int, ~ldv_spin_slock_of_au0828_dev;

implementation ldv_struct_videobuf_queue_ops_dummy_resourceless_instance_1(#in~arg0.base : int, #in~arg0.offset : int) returns (){
    var #t~ret189 : int;
    var #t~ret190 : int;
    var #t~ret191.base : int, #t~ret191.offset : int;
    var #t~ret192.base : int, #t~ret192.offset : int;
    var ~arg0.base : int, ~arg0.offset : int;
    var ~tmp~359.base : int, ~tmp~359.offset : int;
    var ~tmp___0~359.base : int, ~tmp___0~359.offset : int;

  loc3:
    ~arg0.base, ~arg0.offset := #in~arg0.base, #in~arg0.offset;
    havoc ~tmp~359.base, ~tmp~359.offset;
    havoc ~tmp___0~359.base, ~tmp___0~359.offset;
    assume !(~ldv_statevar_1 == 1);
    assume !(~ldv_statevar_1 == 2);
    assume !(~ldv_statevar_1 == 3);
    goto loc4;
  loc4:
    goto loc4_0, loc4_1;
  loc4_0:
    assume ~ldv_statevar_1 == 4;
    call #t~ret190 := ldv_switch_1();
    assume -2147483648 <= #t~ret190 && #t~ret190 <= 2147483647;
    ~ldv_statevar_1 := #t~ret190;
    havoc #t~ret190;
    assume true;
    return;
  loc4_1:
    assume !(~ldv_statevar_1 == 4);
    assume !(~ldv_statevar_1 == 5);
    assume !(~ldv_statevar_1 == 7);
    assume ~ldv_statevar_1 == 8;
    call ldv_dummy_resourceless_instance_callback_1_8(~ldv_1_callback_buf_release.base, ~ldv_1_callback_buf_release.offset, ~ldv_1_container_struct_videobuf_queue_ptr.base, ~ldv_1_container_struct_videobuf_queue_ptr.offset, ~ldv_1_container_struct_videobuf_buffer_ptr.base, ~ldv_1_container_struct_videobuf_buffer_ptr.offset);
    return;
}

procedure ldv_struct_videobuf_queue_ops_dummy_resourceless_instance_1(#in~arg0.base : int, #in~arg0.offset : int) returns ();
modifies ~ldv_statevar_1, ~ldv_1_ldv_param_9_1_default.base, ~ldv_1_ldv_param_9_1_default.offset, ~ldv_1_ldv_param_9_2_default.base, ~ldv_1_ldv_param_9_2_default.offset, #valid, #length, #memory_int, ~ldv_spin_slock_of_au0828_dev, #memory_$Pointer$.base, #memory_$Pointer$.offset;

implementation ldv_dummy_resourceless_instance_callback_1_8(#in~arg0.base : int, #in~arg0.offset : int, #in~arg1.base : int, #in~arg1.offset : int, #in~arg2.base : int, #in~arg2.offset : int) returns (){
    var ~arg0.base : int, ~arg0.offset : int;
    var ~arg1.base : int, ~arg1.offset : int;
    var ~arg2.base : int, ~arg2.offset : int;

  loc5:
    ~arg0.base, ~arg0.offset := #in~arg0.base, #in~arg0.offset;
    ~arg1.base, ~arg1.offset := #in~arg1.base, #in~arg1.offset;
    ~arg2.base, ~arg2.offset := #in~arg2.base, #in~arg2.offset;
    call buffer_release(~arg1.base, ~arg1.offset, ~arg2.base, ~arg2.offset);
    return;
}

procedure ldv_dummy_resourceless_instance_callback_1_8(#in~arg0.base : int, #in~arg0.offset : int, #in~arg1.base : int, #in~arg1.offset : int, #in~arg2.base : int, #in~arg2.offset : int) returns ();
modifies ~ldv_spin_slock_of_au0828_dev, #memory_$Pointer$.base, #memory_$Pointer$.offset, #memory_int;

implementation ldv_undef_int() returns (#res : int){
    var #t~nondet4388 : int;
    var ~tmp~2835 : int;

  loc6:
    havoc ~tmp~2835;
    assume -2147483648 <= #t~nondet4388 && #t~nondet4388 <= 2147483647;
    ~tmp~2835 := #t~nondet4388;
    havoc #t~nondet4388;
    #res := ~tmp~2835;
    assume true;
    return;
}

procedure ldv_undef_int() returns (#res : int);
modifies ;

implementation main() returns (#res : int){
    var #t~ret168 : int;
    var ~tmp~275 : int;

  loc7:
    havoc ~tmp~275;
    call ldv_initialize();
    call ldv_initialize_external_data();
    ~ldv_statevar_9 := 11;
    ~ldv_0_ret_default := 1;
    ~ldv_statevar_0 := 19;
    ~ldv_statevar_1 := 5;
    ~ldv_statevar_2 := 5;
    ~ldv_statevar_3 := 3;
    ~ldv_4_ret_default := 1;
    ~ldv_statevar_4 := 14;
    goto loc8;
  loc8:
    call #t~ret168 := ldv_undef_int();
    assume -2147483648 <= #t~ret168 && #t~ret168 <= 2147483647;
    ~tmp~275 := #t~ret168;
    havoc #t~ret168;
    assume !(~tmp~275 == 0);
    assume !(~tmp~275 == 1);
    assume ~tmp~275 == 2;
    call ldv_struct_videobuf_queue_ops_dummy_resourceless_instance_1(0, 0);
    goto loc8;
}

procedure main() returns (#res : int);
modifies ~ldv_statevar_9, ~ldv_0_ret_default, ~ldv_statevar_0, ~ldv_statevar_1, ~ldv_statevar_2, ~ldv_statevar_3, ~ldv_4_ret_default, ~ldv_statevar_4, ~ldv_0_ldv_param_16_0_default.base, ~ldv_0_ldv_param_16_0_default.offset, ~ldv_0_ldv_param_16_1_default.base, ~ldv_0_ldv_param_16_1_default.offset, ~ldv_0_ldv_param_2_0_default.base, ~ldv_0_ldv_param_2_0_default.offset, ~ldv_0_ldv_param_5_0_default.base, ~ldv_0_ldv_param_5_0_default.offset, ~ldv_0_ldv_param_9_0_default.base, ~ldv_0_ldv_param_9_0_default.offset, ~ldv_1_container_struct_videobuf_buffer_ptr.base, ~ldv_1_container_struct_videobuf_buffer_ptr.offset, ~ldv_1_container_struct_videobuf_queue_ptr.base, ~ldv_1_container_struct_videobuf_queue_ptr.offset, ~ldv_1_ldv_param_9_1_default.base, ~ldv_1_ldv_param_9_1_default.offset, ~ldv_1_ldv_param_9_2_default.base, ~ldv_1_ldv_param_9_2_default.offset, ~ldv_2_container_struct_videobuf_buffer_ptr.base, ~ldv_2_container_struct_videobuf_buffer_ptr.offset, ~ldv_2_container_struct_videobuf_queue_ptr.base, ~ldv_2_container_struct_videobuf_queue_ptr.offset, ~ldv_2_ldv_param_9_1_default.base, ~ldv_2_ldv_param_9_1_default.offset, ~ldv_2_ldv_param_9_2_default.base, ~ldv_2_ldv_param_9_2_default.offset, ~ldv_3_container_timer_list.base, ~ldv_3_container_timer_list.offset, ~ldv_4_ldv_param_23_1_default.base, ~ldv_4_ldv_param_23_1_default.offset, ~ldv_4_ldv_param_23_3_default.base, ~ldv_4_ldv_param_23_3_default.offset, ~ldv_4_ldv_param_38_2_default.base, ~ldv_4_ldv_param_38_2_default.offset, ~ldv_4_ldv_param_42_2_default.base, ~ldv_4_ldv_param_42_2_default.offset, ~ldv_4_resource_file.base, ~ldv_4_resource_file.offset, ~ldv_4_resource_struct_i2c_msg_ptr.base, ~ldv_4_resource_struct_i2c_msg_ptr.offset, ~ldv_4_resource_struct_poll_table_struct_ptr.base, ~ldv_4_resource_struct_poll_table_struct_ptr.offset, ~ldv_4_resource_struct_v4l2_audio_ptr.base, ~ldv_4_resource_struct_v4l2_audio_ptr.offset, ~ldv_4_resource_struct_v4l2_buffer_ptr.base, ~ldv_4_resource_struct_v4l2_buffer_ptr.offset, ~ldv_4_resource_struct_v4l2_capability_ptr.base, ~ldv_4_resource_struct_v4l2_capability_ptr.offset, ~ldv_4_resource_struct_v4l2_cropcap_ptr.base, ~ldv_4_resource_struct_v4l2_cropcap_ptr.offset, ~ldv_4_resource_struct_v4l2_dbg_register_ptr.base, ~ldv_4_resource_struct_v4l2_dbg_register_ptr.offset, ~ldv_4_resource_struct_v4l2_event_subscription_ptr.base, ~ldv_4_resource_struct_v4l2_event_subscription_ptr.offset, ~ldv_4_resource_struct_v4l2_fh_ptr.base, ~ldv_4_resource_struct_v4l2_fh_ptr.offset, ~ldv_4_resource_struct_v4l2_fmtdesc_ptr.base, ~ldv_4_resource_struct_v4l2_fmtdesc_ptr.offset, ~ldv_4_resource_struct_v4l2_format_ptr.base, ~ldv_4_resource_struct_v4l2_format_ptr.offset, ~ldv_4_resource_struct_v4l2_frequency_ptr.base, ~ldv_4_resource_struct_v4l2_frequency_ptr.offset, ~ldv_4_resource_struct_v4l2_input_ptr.base, ~ldv_4_resource_struct_v4l2_input_ptr.offset, ~ldv_4_resource_struct_v4l2_requestbuffers_ptr.base, ~ldv_4_resource_struct_v4l2_requestbuffers_ptr.offset, ~ldv_4_resource_struct_v4l2_tuner_ptr.base, ~ldv_4_resource_struct_v4l2_tuner_ptr.offset, ~ldv_4_resource_struct_vm_area_struct_ptr.base, ~ldv_4_resource_struct_vm_area_struct_ptr.offset, #valid, #length, ~ldv_0_container_usb_driver.base, ~ldv_0_container_usb_driver.offset, #memory_int, ~ldv_9_ret_default, ~ldv_spin_slock_of_au0828_dev, #memory_$Pointer$.base, #memory_$Pointer$.offset, ~ldv_4_resource_struct_i2c_adapter.base, ~ldv_4_resource_struct_i2c_adapter.offset, ~ldv_4_resource_struct_video_device.base, ~ldv_4_resource_struct_video_device.offset;

implementation ldv_assert_linux_kernel_locking_spinlock__one_thread_double_lock(#in~expr : int) returns (){
    var ~expr : int;

  loc9:
    ~expr := #in~expr;
    assume ~expr == 0;
    assume !false;
    goto loc10;
  loc10:
    assert false;
}

procedure ldv_assert_linux_kernel_locking_spinlock__one_thread_double_lock(#in~expr : int) returns ();
modifies ;

implementation ULTIMATE.init() returns (){
    var #t~nondet0.base : int, #t~nondet0.offset : int;
    var #t~nondet1.base : int, #t~nondet1.offset : int;
    var #t~nondet2.base : int, #t~nondet2.offset : int;
    var #t~nondet110.base : int, #t~nondet110.offset : int;
    var #t~union4389.head : int, #t~union4389.tail : int;
    var #t~union4390.__padding : [int]int, #t~union4390.dep_map.key.base : int, #t~union4390.dep_map.key.offset : int, #t~union4390.dep_map.class_cache.base : [int]int, #t~union4390.dep_map.class_cache.offset : [int]int, #t~union4390.dep_map.name.base : int, #t~union4390.dep_map.name.offset : int, #t~union4390.dep_map.cpu : int, #t~union4390.dep_map.ip : int;
    var #t~union4391 : int;
    var #t~union4392.head : int, #t~union4392.tail : int;
    var #t~init4393.base : [int]int, #t~init4393.offset : [int]int;
    var #t~init4394.base : [int]int, #t~init4394.offset : [int]int;
    var #t~init4395 : [int]int;
    var #t~init4396.base : [int]int, #t~init4396.offset : [int]int;
    var #t~union4398 : int;
    var #t~union4399.head : int, #t~union4399.tail : int;
    var #t~init4400.base : [int]int, #t~init4400.offset : [int]int;
    var #t~union4397.raw_lock.__annonCompField4.head_tail : int, #t~union4397.raw_lock.__annonCompField4.tickets.head : int, #t~union4397.raw_lock.__annonCompField4.tickets.tail : int, #t~union4397.magic : int, #t~union4397.owner_cpu : int, #t~union4397.owner.base : int, #t~union4397.owner.offset : int, #t~union4397.dep_map.key.base : int, #t~union4397.dep_map.key.offset : int, #t~union4397.dep_map.class_cache.base : [int]int, #t~union4397.dep_map.class_cache.offset : [int]int, #t~union4397.dep_map.name.base : int, #t~union4397.dep_map.name.offset : int, #t~union4397.dep_map.cpu : int, #t~union4397.dep_map.ip : int;
    var #t~union4401.__padding : [int]int, #t~union4401.dep_map.key.base : int, #t~union4401.dep_map.key.offset : int, #t~union4401.dep_map.class_cache.base : [int]int, #t~union4401.dep_map.class_cache.offset : [int]int, #t~union4401.dep_map.name.base : int, #t~union4401.dep_map.name.offset : int, #t~union4401.dep_map.cpu : int, #t~union4401.dep_map.ip : int;
    var #t~init4402.base : [int]int, #t~init4402.offset : [int]int;
    var #t~union4404 : int;
    var #t~union4405.head : int, #t~union4405.tail : int;
    var #t~init4406.base : [int]int, #t~init4406.offset : [int]int;
    var #t~union4403.raw_lock.__annonCompField4.head_tail : int, #t~union4403.raw_lock.__annonCompField4.tickets.head : int, #t~union4403.raw_lock.__annonCompField4.tickets.tail : int, #t~union4403.magic : int, #t~union4403.owner_cpu : int, #t~union4403.owner.base : int, #t~union4403.owner.offset : int, #t~union4403.dep_map.key.base : int, #t~union4403.dep_map.key.offset : int, #t~union4403.dep_map.class_cache.base : [int]int, #t~union4403.dep_map.class_cache.offset : [int]int, #t~union4403.dep_map.name.base : int, #t~union4403.dep_map.name.offset : int, #t~union4403.dep_map.cpu : int, #t~union4403.dep_map.ip : int;
    var #t~union4407.__padding : [int]int, #t~union4407.dep_map.key.base : int, #t~union4407.dep_map.key.offset : int, #t~union4407.dep_map.class_cache.base : [int]int, #t~union4407.dep_map.class_cache.offset : [int]int, #t~union4407.dep_map.name.base : int, #t~union4407.dep_map.name.offset : int, #t~union4407.dep_map.cpu : int, #t~union4407.dep_map.ip : int;
    var #t~union4409 : int;
    var #t~union4410.head : int, #t~union4410.tail : int;
    var #t~init4411.base : [int]int, #t~init4411.offset : [int]int;
    var #t~union4408.raw_lock.__annonCompField4.head_tail : int, #t~union4408.raw_lock.__annonCompField4.tickets.head : int, #t~union4408.raw_lock.__annonCompField4.tickets.tail : int, #t~union4408.magic : int, #t~union4408.owner_cpu : int, #t~union4408.owner.base : int, #t~union4408.owner.offset : int, #t~union4408.dep_map.key.base : int, #t~union4408.dep_map.key.offset : int, #t~union4408.dep_map.class_cache.base : [int]int, #t~union4408.dep_map.class_cache.offset : [int]int, #t~union4408.dep_map.name.base : int, #t~union4408.dep_map.name.offset : int, #t~union4408.dep_map.cpu : int, #t~union4408.dep_map.ip : int;
    var #t~union4412.__padding : [int]int, #t~union4412.dep_map.key.base : int, #t~union4412.dep_map.key.offset : int, #t~union4412.dep_map.class_cache.base : [int]int, #t~union4412.dep_map.class_cache.offset : [int]int, #t~union4412.dep_map.name.base : int, #t~union4412.dep_map.name.offset : int, #t~union4412.dep_map.cpu : int, #t~union4412.dep_map.ip : int;
    var #t~init4413 : [int]int;
    var #t~init4414.base : [int]int, #t~init4414.offset : [int]int;
    var #t~init4415.base : [int]int, #t~init4415.offset : [int]int;
    var #t~union4417 : int;
    var #t~union4418.head : int, #t~union4418.tail : int;
    var #t~init4419.base : [int]int, #t~init4419.offset : [int]int;
    var #t~union4416.raw_lock.__annonCompField4.head_tail : int, #t~union4416.raw_lock.__annonCompField4.tickets.head : int, #t~union4416.raw_lock.__annonCompField4.tickets.tail : int, #t~union4416.magic : int, #t~union4416.owner_cpu : int, #t~union4416.owner.base : int, #t~union4416.owner.offset : int, #t~union4416.dep_map.key.base : int, #t~union4416.dep_map.key.offset : int, #t~union4416.dep_map.class_cache.base : [int]int, #t~union4416.dep_map.class_cache.offset : [int]int, #t~union4416.dep_map.name.base : int, #t~union4416.dep_map.name.offset : int, #t~union4416.dep_map.cpu : int, #t~union4416.dep_map.ip : int;
    var #t~union4420.__padding : [int]int, #t~union4420.dep_map.key.base : int, #t~union4420.dep_map.key.offset : int, #t~union4420.dep_map.class_cache.base : [int]int, #t~union4420.dep_map.class_cache.offset : [int]int, #t~union4420.dep_map.name.base : int, #t~union4420.dep_map.name.offset : int, #t~union4420.dep_map.cpu : int, #t~union4420.dep_map.ip : int;
    var #t~union4422 : int;
    var #t~union4423.head : int, #t~union4423.tail : int;
    var #t~init4424.base : [int]int, #t~init4424.offset : [int]int;
    var #t~union4421.raw_lock.__annonCompField4.head_tail : int, #t~union4421.raw_lock.__annonCompField4.tickets.head : int, #t~union4421.raw_lock.__annonCompField4.tickets.tail : int, #t~union4421.magic : int, #t~union4421.owner_cpu : int, #t~union4421.owner.base : int, #t~union4421.owner.offset : int, #t~union4421.dep_map.key.base : int, #t~union4421.dep_map.key.offset : int, #t~union4421.dep_map.class_cache.base : [int]int, #t~union4421.dep_map.class_cache.offset : [int]int, #t~union4421.dep_map.name.base : int, #t~union4421.dep_map.name.offset : int, #t~union4421.dep_map.cpu : int, #t~union4421.dep_map.ip : int;
    var #t~union4425.__padding : [int]int, #t~union4425.dep_map.key.base : int, #t~union4425.dep_map.key.offset : int, #t~union4425.dep_map.class_cache.base : [int]int, #t~union4425.dep_map.class_cache.offset : [int]int, #t~union4425.dep_map.name.base : int, #t~union4425.dep_map.name.offset : int, #t~union4425.dep_map.cpu : int, #t~union4425.dep_map.ip : int;
    var #t~init4426 : [int]int;
    var #t~union4428 : int;
    var #t~union4429.head : int, #t~union4429.tail : int;
    var #t~init4430.base : [int]int, #t~init4430.offset : [int]int;
    var #t~union4427.raw_lock.__annonCompField4.head_tail : int, #t~union4427.raw_lock.__annonCompField4.tickets.head : int, #t~union4427.raw_lock.__annonCompField4.tickets.tail : int, #t~union4427.magic : int, #t~union4427.owner_cpu : int, #t~union4427.owner.base : int, #t~union4427.owner.offset : int, #t~union4427.dep_map.key.base : int, #t~union4427.dep_map.key.offset : int, #t~union4427.dep_map.class_cache.base : [int]int, #t~union4427.dep_map.class_cache.offset : [int]int, #t~union4427.dep_map.name.base : int, #t~union4427.dep_map.name.offset : int, #t~union4427.dep_map.cpu : int, #t~union4427.dep_map.ip : int;
    var #t~union4431.__padding : [int]int, #t~union4431.dep_map.key.base : int, #t~union4431.dep_map.key.offset : int, #t~union4431.dep_map.class_cache.base : [int]int, #t~union4431.dep_map.class_cache.offset : [int]int, #t~union4431.dep_map.name.base : int, #t~union4431.dep_map.name.offset : int, #t~union4431.dep_map.cpu : int, #t~union4431.dep_map.ip : int;
    var #t~union4433 : int;
    var #t~union4434.head : int, #t~union4434.tail : int;
    var #t~init4435.base : [int]int, #t~init4435.offset : [int]int;
    var #t~union4432.raw_lock.__annonCompField4.head_tail : int, #t~union4432.raw_lock.__annonCompField4.tickets.head : int, #t~union4432.raw_lock.__annonCompField4.tickets.tail : int, #t~union4432.magic : int, #t~union4432.owner_cpu : int, #t~union4432.owner.base : int, #t~union4432.owner.offset : int, #t~union4432.dep_map.key.base : int, #t~union4432.dep_map.key.offset : int, #t~union4432.dep_map.class_cache.base : [int]int, #t~union4432.dep_map.class_cache.offset : [int]int, #t~union4432.dep_map.name.base : int, #t~union4432.dep_map.name.offset : int, #t~union4432.dep_map.cpu : int, #t~union4432.dep_map.ip : int;
    var #t~union4436.__padding : [int]int, #t~union4436.dep_map.key.base : int, #t~union4436.dep_map.key.offset : int, #t~union4436.dep_map.class_cache.base : [int]int, #t~union4436.dep_map.class_cache.offset : [int]int, #t~union4436.dep_map.name.base : int, #t~union4436.dep_map.name.offset : int, #t~union4436.dep_map.cpu : int, #t~union4436.dep_map.ip : int;
    var #t~init4437.base : [int]int, #t~init4437.offset : [int]int;
    var #t~init4438 : [int]int;
    var #t~init4439.base : [int]int, #t~init4439.offset : [int]int;
    var #t~init4440 : [int]int;
    var #t~init4441.base : [int]int, #t~init4441.offset : [int]int;
    var #t~union4443 : int;
    var #t~union4444.head : int, #t~union4444.tail : int;
    var #t~init4445.base : [int]int, #t~init4445.offset : [int]int;
    var #t~union4442.raw_lock.__annonCompField4.head_tail : int, #t~union4442.raw_lock.__annonCompField4.tickets.head : int, #t~union4442.raw_lock.__annonCompField4.tickets.tail : int, #t~union4442.magic : int, #t~union4442.owner_cpu : int, #t~union4442.owner.base : int, #t~union4442.owner.offset : int, #t~union4442.dep_map.key.base : int, #t~union4442.dep_map.key.offset : int, #t~union4442.dep_map.class_cache.base : [int]int, #t~union4442.dep_map.class_cache.offset : [int]int, #t~union4442.dep_map.name.base : int, #t~union4442.dep_map.name.offset : int, #t~union4442.dep_map.cpu : int, #t~union4442.dep_map.ip : int;
    var #t~union4446.__padding : [int]int, #t~union4446.dep_map.key.base : int, #t~union4446.dep_map.key.offset : int, #t~union4446.dep_map.class_cache.base : [int]int, #t~union4446.dep_map.class_cache.offset : [int]int, #t~union4446.dep_map.name.base : int, #t~union4446.dep_map.name.offset : int, #t~union4446.dep_map.cpu : int, #t~union4446.dep_map.ip : int;
    var #t~init4447.base : [int]int, #t~init4447.offset : [int]int;
    var #t~union4449 : int;
    var #t~union4450.head : int, #t~union4450.tail : int;
    var #t~init4451.base : [int]int, #t~init4451.offset : [int]int;
    var #t~union4448.raw_lock.__annonCompField4.head_tail : int, #t~union4448.raw_lock.__annonCompField4.tickets.head : int, #t~union4448.raw_lock.__annonCompField4.tickets.tail : int, #t~union4448.magic : int, #t~union4448.owner_cpu : int, #t~union4448.owner.base : int, #t~union4448.owner.offset : int, #t~union4448.dep_map.key.base : int, #t~union4448.dep_map.key.offset : int, #t~union4448.dep_map.class_cache.base : [int]int, #t~union4448.dep_map.class_cache.offset : [int]int, #t~union4448.dep_map.name.base : int, #t~union4448.dep_map.name.offset : int, #t~union4448.dep_map.cpu : int, #t~union4448.dep_map.ip : int;
    var #t~union4452.__padding : [int]int, #t~union4452.dep_map.key.base : int, #t~union4452.dep_map.key.offset : int, #t~union4452.dep_map.class_cache.base : [int]int, #t~union4452.dep_map.class_cache.offset : [int]int, #t~union4452.dep_map.name.base : int, #t~union4452.dep_map.name.offset : int, #t~union4452.dep_map.cpu : int, #t~union4452.dep_map.ip : int;
    var #t~union4454 : int;
    var #t~union4455.head : int, #t~union4455.tail : int;
    var #t~init4456.base : [int]int, #t~init4456.offset : [int]int;
    var #t~union4453.raw_lock.__annonCompField4.head_tail : int, #t~union4453.raw_lock.__annonCompField4.tickets.head : int, #t~union4453.raw_lock.__annonCompField4.tickets.tail : int, #t~union4453.magic : int, #t~union4453.owner_cpu : int, #t~union4453.owner.base : int, #t~union4453.owner.offset : int, #t~union4453.dep_map.key.base : int, #t~union4453.dep_map.key.offset : int, #t~union4453.dep_map.class_cache.base : [int]int, #t~union4453.dep_map.class_cache.offset : [int]int, #t~union4453.dep_map.name.base : int, #t~union4453.dep_map.name.offset : int, #t~union4453.dep_map.cpu : int, #t~union4453.dep_map.ip : int;
    var #t~union4457.__padding : [int]int, #t~union4457.dep_map.key.base : int, #t~union4457.dep_map.key.offset : int, #t~union4457.dep_map.class_cache.base : [int]int, #t~union4457.dep_map.class_cache.offset : [int]int, #t~union4457.dep_map.name.base : int, #t~union4457.dep_map.name.offset : int, #t~union4457.dep_map.cpu : int, #t~union4457.dep_map.ip : int;
    var #t~init4458 : [int]int;
    var #t~init4459.base : [int]int, #t~init4459.offset : [int]int;
    var #t~init4460.base : [int]int, #t~init4460.offset : [int]int;
    var #t~union4462 : int;
    var #t~union4463.head : int, #t~union4463.tail : int;
    var #t~init4464.base : [int]int, #t~init4464.offset : [int]int;
    var #t~union4461.raw_lock.__annonCompField4.head_tail : int, #t~union4461.raw_lock.__annonCompField4.tickets.head : int, #t~union4461.raw_lock.__annonCompField4.tickets.tail : int, #t~union4461.magic : int, #t~union4461.owner_cpu : int, #t~union4461.owner.base : int, #t~union4461.owner.offset : int, #t~union4461.dep_map.key.base : int, #t~union4461.dep_map.key.offset : int, #t~union4461.dep_map.class_cache.base : [int]int, #t~union4461.dep_map.class_cache.offset : [int]int, #t~union4461.dep_map.name.base : int, #t~union4461.dep_map.name.offset : int, #t~union4461.dep_map.cpu : int, #t~union4461.dep_map.ip : int;
    var #t~union4465.__padding : [int]int, #t~union4465.dep_map.key.base : int, #t~union4465.dep_map.key.offset : int, #t~union4465.dep_map.class_cache.base : [int]int, #t~union4465.dep_map.class_cache.offset : [int]int, #t~union4465.dep_map.name.base : int, #t~union4465.dep_map.name.offset : int, #t~union4465.dep_map.cpu : int, #t~union4465.dep_map.ip : int;
    var #t~union4467 : int;
    var #t~union4468.head : int, #t~union4468.tail : int;
    var #t~init4469.base : [int]int, #t~init4469.offset : [int]int;
    var #t~union4466.raw_lock.__annonCompField4.head_tail : int, #t~union4466.raw_lock.__annonCompField4.tickets.head : int, #t~union4466.raw_lock.__annonCompField4.tickets.tail : int, #t~union4466.magic : int, #t~union4466.owner_cpu : int, #t~union4466.owner.base : int, #t~union4466.owner.offset : int, #t~union4466.dep_map.key.base : int, #t~union4466.dep_map.key.offset : int, #t~union4466.dep_map.class_cache.base : [int]int, #t~union4466.dep_map.class_cache.offset : [int]int, #t~union4466.dep_map.name.base : int, #t~union4466.dep_map.name.offset : int, #t~union4466.dep_map.cpu : int, #t~union4466.dep_map.ip : int;
    var #t~union4470.__padding : [int]int, #t~union4470.dep_map.key.base : int, #t~union4470.dep_map.key.offset : int, #t~union4470.dep_map.class_cache.base : [int]int, #t~union4470.dep_map.class_cache.offset : [int]int, #t~union4470.dep_map.name.base : int, #t~union4470.dep_map.name.offset : int, #t~union4470.dep_map.cpu : int, #t~union4470.dep_map.ip : int;
    var #t~init4471.type : [int]int, #t~init4471.vmux : [int]int, #t~init4471.amux : [int]int, #t~init4471.audio_setup.base : [int]int, #t~init4471.audio_setup.offset : [int]int;
    var #t~init4472.type : [int]int, #t~init4472.vmux : [int]int, #t~init4472.amux : [int]int, #t~init4472.audio_setup.base : [int]int, #t~init4472.audio_setup.offset : [int]int;
    var #t~init4473.type : [int]int, #t~init4473.vmux : [int]int, #t~init4473.amux : [int]int, #t~init4473.audio_setup.base : [int]int, #t~init4473.audio_setup.offset : [int]int;
    var #t~init4474.type : [int]int, #t~init4474.vmux : [int]int, #t~init4474.amux : [int]int, #t~init4474.audio_setup.base : [int]int, #t~init4474.audio_setup.offset : [int]int;
    var #t~init4475.type : [int]int, #t~init4475.vmux : [int]int, #t~init4475.amux : [int]int, #t~init4475.audio_setup.base : [int]int, #t~init4475.audio_setup.offset : [int]int;
    var #t~init4476.type : [int]int, #t~init4476.vmux : [int]int, #t~init4476.amux : [int]int, #t~init4476.audio_setup.base : [int]int, #t~init4476.audio_setup.offset : [int]int;
    var #t~union4477.head : int, #t~union4477.tail : int;
    var #t~nondet2075.base : int, #t~nondet2075.offset : int;
    var #t~union4478.__padding : [int]int, #t~union4478.dep_map.key.base : int, #t~union4478.dep_map.key.offset : int, #t~union4478.dep_map.class_cache.base : [int]int, #t~union4478.dep_map.class_cache.offset : [int]int, #t~union4478.dep_map.name.base : int, #t~union4478.dep_map.name.offset : int, #t~union4478.dep_map.cpu : int, #t~union4478.dep_map.ip : int;
    var #t~nondet2076.base : int, #t~nondet2076.offset : int;
    var #t~union4479.major : int, #t~union4479.minor : int;
    var #t~union4480.major : int, #t~union4480.minor : int;
    var #t~union4481.card : int, #t~union4481.device : int, #t~union4481.subdevice : int;
    var #t~union4482 : int;
    var #t~init4483.base : [int]int, #t~init4483.offset : [int]int;
    var #t~init4484 : [int]int;
    var #t~init4485.base : [int]int, #t~init4485.offset : [int]int;
    var #t~union4487 : int;
    var #t~union4488.head : int, #t~union4488.tail : int;
    var #t~init4489.base : [int]int, #t~init4489.offset : [int]int;
    var #t~union4486.raw_lock.__annonCompField4.head_tail : int, #t~union4486.raw_lock.__annonCompField4.tickets.head : int, #t~union4486.raw_lock.__annonCompField4.tickets.tail : int, #t~union4486.magic : int, #t~union4486.owner_cpu : int, #t~union4486.owner.base : int, #t~union4486.owner.offset : int, #t~union4486.dep_map.key.base : int, #t~union4486.dep_map.key.offset : int, #t~union4486.dep_map.class_cache.base : [int]int, #t~union4486.dep_map.class_cache.offset : [int]int, #t~union4486.dep_map.name.base : int, #t~union4486.dep_map.name.offset : int, #t~union4486.dep_map.cpu : int, #t~union4486.dep_map.ip : int;
    var #t~union4490.__padding : [int]int, #t~union4490.dep_map.key.base : int, #t~union4490.dep_map.key.offset : int, #t~union4490.dep_map.class_cache.base : [int]int, #t~union4490.dep_map.class_cache.offset : [int]int, #t~union4490.dep_map.name.base : int, #t~union4490.dep_map.name.offset : int, #t~union4490.dep_map.cpu : int, #t~union4490.dep_map.ip : int;
    var #t~init4491.base : [int]int, #t~init4491.offset : [int]int;
    var #t~union4493 : int;
    var #t~union4494.head : int, #t~union4494.tail : int;
    var #t~init4495.base : [int]int, #t~init4495.offset : [int]int;
    var #t~union4492.raw_lock.__annonCompField4.head_tail : int, #t~union4492.raw_lock.__annonCompField4.tickets.head : int, #t~union4492.raw_lock.__annonCompField4.tickets.tail : int, #t~union4492.magic : int, #t~union4492.owner_cpu : int, #t~union4492.owner.base : int, #t~union4492.owner.offset : int, #t~union4492.dep_map.key.base : int, #t~union4492.dep_map.key.offset : int, #t~union4492.dep_map.class_cache.base : [int]int, #t~union4492.dep_map.class_cache.offset : [int]int, #t~union4492.dep_map.name.base : int, #t~union4492.dep_map.name.offset : int, #t~union4492.dep_map.cpu : int, #t~union4492.dep_map.ip : int;
    var #t~union4496.__padding : [int]int, #t~union4496.dep_map.key.base : int, #t~union4496.dep_map.key.offset : int, #t~union4496.dep_map.class_cache.base : [int]int, #t~union4496.dep_map.class_cache.offset : [int]int, #t~union4496.dep_map.name.base : int, #t~union4496.dep_map.name.offset : int, #t~union4496.dep_map.cpu : int, #t~union4496.dep_map.ip : int;
    var #t~union4498 : int;
    var #t~union4499.head : int, #t~union4499.tail : int;
    var #t~init4500.base : [int]int, #t~init4500.offset : [int]int;
    var #t~union4497.raw_lock.__annonCompField4.head_tail : int, #t~union4497.raw_lock.__annonCompField4.tickets.head : int, #t~union4497.raw_lock.__annonCompField4.tickets.tail : int, #t~union4497.magic : int, #t~union4497.owner_cpu : int, #t~union4497.owner.base : int, #t~union4497.owner.offset : int, #t~union4497.dep_map.key.base : int, #t~union4497.dep_map.key.offset : int, #t~union4497.dep_map.class_cache.base : [int]int, #t~union4497.dep_map.class_cache.offset : [int]int, #t~union4497.dep_map.name.base : int, #t~union4497.dep_map.name.offset : int, #t~union4497.dep_map.cpu : int, #t~union4497.dep_map.ip : int;
    var #t~union4501.__padding : [int]int, #t~union4501.dep_map.key.base : int, #t~union4501.dep_map.key.offset : int, #t~union4501.dep_map.class_cache.base : [int]int, #t~union4501.dep_map.class_cache.offset : [int]int, #t~union4501.dep_map.name.base : int, #t~union4501.dep_map.name.offset : int, #t~union4501.dep_map.cpu : int, #t~union4501.dep_map.ip : int;
    var #t~init4502 : [int]int;
    var #t~init4503.base : [int]int, #t~init4503.offset : [int]int;
    var #t~init4504.base : [int]int, #t~init4504.offset : [int]int;
    var #t~union4506 : int;
    var #t~union4507.head : int, #t~union4507.tail : int;
    var #t~init4508.base : [int]int, #t~init4508.offset : [int]int;
    var #t~union4505.raw_lock.__annonCompField4.head_tail : int, #t~union4505.raw_lock.__annonCompField4.tickets.head : int, #t~union4505.raw_lock.__annonCompField4.tickets.tail : int, #t~union4505.magic : int, #t~union4505.owner_cpu : int, #t~union4505.owner.base : int, #t~union4505.owner.offset : int, #t~union4505.dep_map.key.base : int, #t~union4505.dep_map.key.offset : int, #t~union4505.dep_map.class_cache.base : [int]int, #t~union4505.dep_map.class_cache.offset : [int]int, #t~union4505.dep_map.name.base : int, #t~union4505.dep_map.name.offset : int, #t~union4505.dep_map.cpu : int, #t~union4505.dep_map.ip : int;
    var #t~union4509.__padding : [int]int, #t~union4509.dep_map.key.base : int, #t~union4509.dep_map.key.offset : int, #t~union4509.dep_map.class_cache.base : [int]int, #t~union4509.dep_map.class_cache.offset : [int]int, #t~union4509.dep_map.name.base : int, #t~union4509.dep_map.name.offset : int, #t~union4509.dep_map.cpu : int, #t~union4509.dep_map.ip : int;
    var #t~union4511 : int;
    var #t~union4512.head : int, #t~union4512.tail : int;
    var #t~init4513.base : [int]int, #t~init4513.offset : [int]int;
    var #t~union4510.raw_lock.__annonCompField4.head_tail : int, #t~union4510.raw_lock.__annonCompField4.tickets.head : int, #t~union4510.raw_lock.__annonCompField4.tickets.tail : int, #t~union4510.magic : int, #t~union4510.owner_cpu : int, #t~union4510.owner.base : int, #t~union4510.owner.offset : int, #t~union4510.dep_map.key.base : int, #t~union4510.dep_map.key.offset : int, #t~union4510.dep_map.class_cache.base : [int]int, #t~union4510.dep_map.class_cache.offset : [int]int, #t~union4510.dep_map.name.base : int, #t~union4510.dep_map.name.offset : int, #t~union4510.dep_map.cpu : int, #t~union4510.dep_map.ip : int;
    var #t~union4514.__padding : [int]int, #t~union4514.dep_map.key.base : int, #t~union4514.dep_map.key.offset : int, #t~union4514.dep_map.class_cache.base : [int]int, #t~union4514.dep_map.class_cache.offset : [int]int, #t~union4514.dep_map.name.base : int, #t~union4514.dep_map.name.offset : int, #t~union4514.dep_map.cpu : int, #t~union4514.dep_map.ip : int;
    var #t~init4515 : [int]int;
    var #t~union4517 : int;
    var #t~union4518.head : int, #t~union4518.tail : int;
    var #t~init4519.base : [int]int, #t~init4519.offset : [int]int;
    var #t~union4516.raw_lock.__annonCompField4.head_tail : int, #t~union4516.raw_lock.__annonCompField4.tickets.head : int, #t~union4516.raw_lock.__annonCompField4.tickets.tail : int, #t~union4516.magic : int, #t~union4516.owner_cpu : int, #t~union4516.owner.base : int, #t~union4516.owner.offset : int, #t~union4516.dep_map.key.base : int, #t~union4516.dep_map.key.offset : int, #t~union4516.dep_map.class_cache.base : [int]int, #t~union4516.dep_map.class_cache.offset : [int]int, #t~union4516.dep_map.name.base : int, #t~union4516.dep_map.name.offset : int, #t~union4516.dep_map.cpu : int, #t~union4516.dep_map.ip : int;
    var #t~union4520.__padding : [int]int, #t~union4520.dep_map.key.base : int, #t~union4520.dep_map.key.offset : int, #t~union4520.dep_map.class_cache.base : [int]int, #t~union4520.dep_map.class_cache.offset : [int]int, #t~union4520.dep_map.name.base : int, #t~union4520.dep_map.name.offset : int, #t~union4520.dep_map.cpu : int, #t~union4520.dep_map.ip : int;
    var #t~init4521 : [int]int;
    var #t~init4522 : [int]int;

  loc11:
    #NULL.base, #NULL.offset := 0, 0;
    #valid := #valid[0 := 0];
    ~au0828_debug := 0;
    ~disable_usb_speed_check := 0;
    ~ldv_0_ldv_param_9_0_default.base, ~ldv_0_ldv_param_9_0_default.offset := 0, 0;
    ~ldv_0_ldv_param_9_1_default := 0;
    ~ldv_0_ret_default := 0;
    ~ldv_1_ldv_param_9_1_default.base, ~ldv_1_ldv_param_9_1_default.offset := 0, 0;
    ~ldv_1_ldv_param_9_2_default.base, ~ldv_1_ldv_param_9_2_default.offset := 0, 0;
    ~ldv_2_ldv_param_9_1_default.base, ~ldv_2_ldv_param_9_1_default.offset := 0, 0;
    ~ldv_2_ldv_param_9_2_default.base, ~ldv_2_ldv_param_9_2_default.offset := 0, 0;
    ~ldv_4_ldv_param_18_2_default := 0;
    ~ldv_4_ldv_param_23_1_default.base, ~ldv_4_ldv_param_23_1_default.offset := 0, 0;
    ~ldv_4_ldv_param_23_2_default := 0;
    ~ldv_4_ldv_param_23_3_default.base, ~ldv_4_ldv_param_23_3_default.offset := 0, 0;
    ~ldv_4_ldv_param_26_1_default := 0;
    ~ldv_4_ldv_param_26_2_default := 0;
    ~ldv_4_ldv_param_38_2_default.base, ~ldv_4_ldv_param_38_2_default.offset := 0, 0;
    ~ldv_4_ldv_param_42_2_default.base, ~ldv_4_ldv_param_42_2_default.offset := 0, 0;
    ~ldv_4_ldv_param_55_2_default := 0;
    ~ldv_4_ldv_param_59_2_default := 0;
    ~ldv_4_ret_default := 0;
    ~ldv_9_ret_default := 0;
    ~ldv_statevar_0 := 0;
    ~ldv_statevar_1 := 0;
    ~ldv_statevar_2 := 0;
    ~ldv_statevar_3 := 0;
    ~ldv_statevar_4 := 0;
    ~ldv_statevar_9 := 0;
    ~i2c_scan := 0;
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[0 := 0], ~i2c_devs.offset[0 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[1 := 0], ~i2c_devs.offset[1 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[2 := 0], ~i2c_devs.offset[2 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[3 := 0], ~i2c_devs.offset[3 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[4 := 0], ~i2c_devs.offset[4 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[5 := 0], ~i2c_devs.offset[5 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[6 := 0], ~i2c_devs.offset[6 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[7 := 0], ~i2c_devs.offset[7 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[8 := 0], ~i2c_devs.offset[8 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[9 := 0], ~i2c_devs.offset[9 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[10 := 0], ~i2c_devs.offset[10 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[11 := 0], ~i2c_devs.offset[11 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[12 := 0], ~i2c_devs.offset[12 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[13 := 0], ~i2c_devs.offset[13 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[14 := 0], ~i2c_devs.offset[14 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[15 := 0], ~i2c_devs.offset[15 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[16 := 0], ~i2c_devs.offset[16 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[17 := 0], ~i2c_devs.offset[17 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[18 := 0], ~i2c_devs.offset[18 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[19 := 0], ~i2c_devs.offset[19 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[20 := 0], ~i2c_devs.offset[20 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[21 := 0], ~i2c_devs.offset[21 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[22 := 0], ~i2c_devs.offset[22 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[23 := 0], ~i2c_devs.offset[23 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[24 := 0], ~i2c_devs.offset[24 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[25 := 0], ~i2c_devs.offset[25 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[26 := 0], ~i2c_devs.offset[26 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[27 := 0], ~i2c_devs.offset[27 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[28 := 0], ~i2c_devs.offset[28 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[29 := 0], ~i2c_devs.offset[29 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[30 := 0], ~i2c_devs.offset[30 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[31 := 0], ~i2c_devs.offset[31 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[32 := 0], ~i2c_devs.offset[32 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[33 := 0], ~i2c_devs.offset[33 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[34 := 0], ~i2c_devs.offset[34 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[35 := 0], ~i2c_devs.offset[35 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[36 := 0], ~i2c_devs.offset[36 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[37 := 0], ~i2c_devs.offset[37 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[38 := 0], ~i2c_devs.offset[38 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[39 := 0], ~i2c_devs.offset[39 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[40 := 0], ~i2c_devs.offset[40 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[41 := 0], ~i2c_devs.offset[41 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[42 := 0], ~i2c_devs.offset[42 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[43 := 0], ~i2c_devs.offset[43 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[44 := 0], ~i2c_devs.offset[44 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[45 := 0], ~i2c_devs.offset[45 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[46 := 0], ~i2c_devs.offset[46 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[47 := 0], ~i2c_devs.offset[47 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[48 := 0], ~i2c_devs.offset[48 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[49 := 0], ~i2c_devs.offset[49 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[50 := 0], ~i2c_devs.offset[50 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[51 := 0], ~i2c_devs.offset[51 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[52 := 0], ~i2c_devs.offset[52 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[53 := 0], ~i2c_devs.offset[53 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[54 := 0], ~i2c_devs.offset[54 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[55 := 0], ~i2c_devs.offset[55 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[56 := 0], ~i2c_devs.offset[56 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[57 := 0], ~i2c_devs.offset[57 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[58 := 0], ~i2c_devs.offset[58 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[59 := 0], ~i2c_devs.offset[59 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[60 := 0], ~i2c_devs.offset[60 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[61 := 0], ~i2c_devs.offset[61 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[62 := 0], ~i2c_devs.offset[62 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[63 := 0], ~i2c_devs.offset[63 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[64 := 0], ~i2c_devs.offset[64 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[65 := 0], ~i2c_devs.offset[65 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[66 := 0], ~i2c_devs.offset[66 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[67 := 0], ~i2c_devs.offset[67 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[68 := 0], ~i2c_devs.offset[68 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[69 := 0], ~i2c_devs.offset[69 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[70 := 0], ~i2c_devs.offset[70 := 0];
    call #t~nondet0.base, #t~nondet0.offset := #Ultimate.alloc(7);
    #memory_int := #memory_int[#t~nondet0.base,#t~nondet0.offset + 0 := 97];
    #memory_int := #memory_int[#t~nondet0.base,#t~nondet0.offset + 1 := 117];
    #memory_int := #memory_int[#t~nondet0.base,#t~nondet0.offset + 2 := 56];
    #memory_int := #memory_int[#t~nondet0.base,#t~nondet0.offset + 3 := 53];
    #memory_int := #memory_int[#t~nondet0.base,#t~nondet0.offset + 4 := 50];
    #memory_int := #memory_int[#t~nondet0.base,#t~nondet0.offset + 5 := 50];
    #memory_int := #memory_int[#t~nondet0.base,#t~nondet0.offset + 6 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[71 := #t~nondet0.base], ~i2c_devs.offset[71 := #t~nondet0.offset];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[72 := 0], ~i2c_devs.offset[72 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[73 := 0], ~i2c_devs.offset[73 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[74 := 0], ~i2c_devs.offset[74 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[75 := 0], ~i2c_devs.offset[75 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[76 := 0], ~i2c_devs.offset[76 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[77 := 0], ~i2c_devs.offset[77 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[78 := 0], ~i2c_devs.offset[78 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[79 := 0], ~i2c_devs.offset[79 := 0];
    call #t~nondet1.base, #t~nondet1.offset := #Ultimate.alloc(7);
    #memory_int := #memory_int[#t~nondet1.base,#t~nondet1.offset + 0 := 101];
    #memory_int := #memory_int[#t~nondet1.base,#t~nondet1.offset + 1 := 101];
    #memory_int := #memory_int[#t~nondet1.base,#t~nondet1.offset + 2 := 112];
    #memory_int := #memory_int[#t~nondet1.base,#t~nondet1.offset + 3 := 114];
    #memory_int := #memory_int[#t~nondet1.base,#t~nondet1.offset + 4 := 111];
    #memory_int := #memory_int[#t~nondet1.base,#t~nondet1.offset + 5 := 109];
    #memory_int := #memory_int[#t~nondet1.base,#t~nondet1.offset + 6 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[80 := #t~nondet1.base], ~i2c_devs.offset[80 := #t~nondet1.offset];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[81 := 0], ~i2c_devs.offset[81 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[82 := 0], ~i2c_devs.offset[82 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[83 := 0], ~i2c_devs.offset[83 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[84 := 0], ~i2c_devs.offset[84 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[85 := 0], ~i2c_devs.offset[85 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[86 := 0], ~i2c_devs.offset[86 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[87 := 0], ~i2c_devs.offset[87 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[88 := 0], ~i2c_devs.offset[88 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[89 := 0], ~i2c_devs.offset[89 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[90 := 0], ~i2c_devs.offset[90 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[91 := 0], ~i2c_devs.offset[91 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[92 := 0], ~i2c_devs.offset[92 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[93 := 0], ~i2c_devs.offset[93 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[94 := 0], ~i2c_devs.offset[94 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[95 := 0], ~i2c_devs.offset[95 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[96 := 0], ~i2c_devs.offset[96 := 0];
    call #t~nondet2.base, #t~nondet2.offset := #Ultimate.alloc(13);
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[97 := #t~nondet2.base], ~i2c_devs.offset[97 := #t~nondet2.offset];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[98 := 0], ~i2c_devs.offset[98 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[99 := 0], ~i2c_devs.offset[99 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[100 := 0], ~i2c_devs.offset[100 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[101 := 0], ~i2c_devs.offset[101 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[102 := 0], ~i2c_devs.offset[102 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[103 := 0], ~i2c_devs.offset[103 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[104 := 0], ~i2c_devs.offset[104 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[105 := 0], ~i2c_devs.offset[105 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[106 := 0], ~i2c_devs.offset[106 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[107 := 0], ~i2c_devs.offset[107 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[108 := 0], ~i2c_devs.offset[108 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[109 := 0], ~i2c_devs.offset[109 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[110 := 0], ~i2c_devs.offset[110 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[111 := 0], ~i2c_devs.offset[111 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[112 := 0], ~i2c_devs.offset[112 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[113 := 0], ~i2c_devs.offset[113 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[114 := 0], ~i2c_devs.offset[114 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[115 := 0], ~i2c_devs.offset[115 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[116 := 0], ~i2c_devs.offset[116 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[117 := 0], ~i2c_devs.offset[117 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[118 := 0], ~i2c_devs.offset[118 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[119 := 0], ~i2c_devs.offset[119 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[120 := 0], ~i2c_devs.offset[120 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[121 := 0], ~i2c_devs.offset[121 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[122 := 0], ~i2c_devs.offset[122 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[123 := 0], ~i2c_devs.offset[123 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[124 := 0], ~i2c_devs.offset[124 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[125 := 0], ~i2c_devs.offset[125 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[126 := 0], ~i2c_devs.offset[126 := 0];
    ~i2c_devs.base, ~i2c_devs.offset := ~i2c_devs.base[127 := 0], ~i2c_devs.offset[127 := 0];
    havoc #t~nondet0.base, #t~nondet0.offset;
    havoc #t~nondet1.base, #t~nondet1.offset;
    havoc #t~nondet2.base, #t~nondet2.offset;
    ~preallocate_big_buffers := 0;
    call ~#adapter_nr.base, ~#adapter_nr.offset := #Ultimate.alloc(16);
    call write~int(-1, ~#adapter_nr.base, ~#adapter_nr.offset + 0, 2);
    call write~int(-1, ~#adapter_nr.base, ~#adapter_nr.offset + 2, 2);
    call write~int(-1, ~#adapter_nr.base, ~#adapter_nr.offset + 4, 2);
    call write~int(-1, ~#adapter_nr.base, ~#adapter_nr.offset + 6, 2);
    call write~int(-1, ~#adapter_nr.base, ~#adapter_nr.offset + 8, 2);
    call write~int(-1, ~#adapter_nr.base, ~#adapter_nr.offset + 10, 2);
    call write~int(-1, ~#adapter_nr.base, ~#adapter_nr.offset + 12, 2);
    call write~int(-1, ~#adapter_nr.base, ~#adapter_nr.offset + 14, 2);
    ~isoc_debug := 0;
    ~vbibufs := 5;
    ~ldv_spin__xmit_lock_of_netdev_queue := 1;
    ~ldv_spin_addr_list_lock_of_net_device := 1;
    ~ldv_spin_alloc_lock_of_task_struct := 1;
    ~ldv_spin_i_lock_of_inode := 1;
    ~ldv_spin_lock := 1;
    ~ldv_spin_lock_of_NOT_ARG_SIGN := 1;
    ~ldv_spin_lru_lock_of_netns_frags := 1;
    ~ldv_spin_node_size_lock_of_pglist_data := 1;
    ~ldv_spin_ptl := 1;
    ~ldv_spin_siglock_of_sighand_struct := 1;
    ~ldv_spin_slock_of_au0828_dev := 1;
    ~ldv_spin_tx_global_lock_of_net_device := 1;
    call ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset := #Ultimate.alloc(475);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 0 + 0, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 0 + 2, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 0 + 4, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 0 + 6, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 0 + 8, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 0 + 10, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 0 + 11, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 0 + 12, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 0 + 13, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 0 + 14, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 0 + 15, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 0 + 16, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 0 + 17, 8);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 25 + 0, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 25 + 2, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 25 + 4, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 25 + 6, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 25 + 8, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 25 + 10, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 25 + 11, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 25 + 12, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 25 + 13, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 25 + 14, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 25 + 15, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 25 + 16, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 25 + 17, 8);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 50 + 0, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 50 + 2, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 50 + 4, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 50 + 6, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 50 + 8, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 50 + 10, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 50 + 11, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 50 + 12, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 50 + 13, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 50 + 14, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 50 + 15, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 50 + 16, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 50 + 17, 8);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 75 + 0, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 75 + 2, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 75 + 4, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 75 + 6, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 75 + 8, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 75 + 10, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 75 + 11, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 75 + 12, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 75 + 13, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 75 + 14, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 75 + 15, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 75 + 16, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 75 + 17, 8);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 100 + 0, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 100 + 2, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 100 + 4, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 100 + 6, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 100 + 8, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 100 + 10, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 100 + 11, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 100 + 12, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 100 + 13, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 100 + 14, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 100 + 15, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 100 + 16, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 100 + 17, 8);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 125 + 0, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 125 + 2, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 125 + 4, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 125 + 6, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 125 + 8, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 125 + 10, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 125 + 11, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 125 + 12, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 125 + 13, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 125 + 14, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 125 + 15, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 125 + 16, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 125 + 17, 8);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 150 + 0, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 150 + 2, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 150 + 4, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 150 + 6, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 150 + 8, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 150 + 10, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 150 + 11, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 150 + 12, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 150 + 13, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 150 + 14, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 150 + 15, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 150 + 16, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 150 + 17, 8);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 175 + 0, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 175 + 2, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 175 + 4, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 175 + 6, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 175 + 8, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 175 + 10, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 175 + 11, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 175 + 12, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 175 + 13, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 175 + 14, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 175 + 15, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 175 + 16, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 175 + 17, 8);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 200 + 0, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 200 + 2, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 200 + 4, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 200 + 6, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 200 + 8, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 200 + 10, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 200 + 11, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 200 + 12, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 200 + 13, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 200 + 14, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 200 + 15, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 200 + 16, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 200 + 17, 8);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 225 + 0, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 225 + 2, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 225 + 4, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 225 + 6, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 225 + 8, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 225 + 10, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 225 + 11, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 225 + 12, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 225 + 13, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 225 + 14, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 225 + 15, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 225 + 16, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 225 + 17, 8);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 250 + 0, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 250 + 2, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 250 + 4, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 250 + 6, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 250 + 8, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 250 + 10, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 250 + 11, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 250 + 12, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 250 + 13, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 250 + 14, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 250 + 15, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 250 + 16, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 250 + 17, 8);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 275 + 0, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 275 + 2, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 275 + 4, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 275 + 6, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 275 + 8, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 275 + 10, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 275 + 11, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 275 + 12, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 275 + 13, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 275 + 14, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 275 + 15, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 275 + 16, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 275 + 17, 8);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 300 + 0, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 300 + 2, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 300 + 4, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 300 + 6, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 300 + 8, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 300 + 10, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 300 + 11, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 300 + 12, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 300 + 13, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 300 + 14, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 300 + 15, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 300 + 16, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 300 + 17, 8);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 325 + 0, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 325 + 2, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 325 + 4, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 325 + 6, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 325 + 8, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 325 + 10, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 325 + 11, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 325 + 12, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 325 + 13, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 325 + 14, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 325 + 15, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 325 + 16, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 325 + 17, 8);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 350 + 0, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 350 + 2, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 350 + 4, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 350 + 6, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 350 + 8, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 350 + 10, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 350 + 11, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 350 + 12, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 350 + 13, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 350 + 14, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 350 + 15, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 350 + 16, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 350 + 17, 8);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 375 + 0, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 375 + 2, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 375 + 4, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 375 + 6, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 375 + 8, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 375 + 10, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 375 + 11, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 375 + 12, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 375 + 13, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 375 + 14, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 375 + 15, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 375 + 16, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 375 + 17, 8);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 400 + 0, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 400 + 2, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 400 + 4, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 400 + 6, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 400 + 8, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 400 + 10, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 400 + 11, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 400 + 12, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 400 + 13, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 400 + 14, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 400 + 15, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 400 + 16, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 400 + 17, 8);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 425 + 0, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 425 + 2, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 425 + 4, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 425 + 6, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 425 + 8, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 425 + 10, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 425 + 11, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 425 + 12, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 425 + 13, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 425 + 14, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 425 + 15, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 425 + 16, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 425 + 17, 8);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 450 + 0, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 450 + 2, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 450 + 4, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 450 + 6, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 450 + 8, 2);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 450 + 10, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 450 + 11, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 450 + 12, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 450 + 13, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 450 + 14, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 450 + 15, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 450 + 16, 1);
    call write~int(0, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset + 450 + 17, 8);
    call ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset := #Ultimate.alloc(297);
    call #t~nondet110.base, #t~nondet110.offset := #Ultimate.alloc(7);
    #memory_int := #memory_int[#t~nondet110.base,#t~nondet110.offset + 0 := 97];
    #memory_int := #memory_int[#t~nondet110.base,#t~nondet110.offset + 1 := 117];
    #memory_int := #memory_int[#t~nondet110.base,#t~nondet110.offset + 2 := 48];
    #memory_int := #memory_int[#t~nondet110.base,#t~nondet110.offset + 3 := 56];
    #memory_int := #memory_int[#t~nondet110.base,#t~nondet110.offset + 4 := 50];
    #memory_int := #memory_int[#t~nondet110.base,#t~nondet110.offset + 5 := 56];
    #memory_int := #memory_int[#t~nondet110.base,#t~nondet110.offset + 6 := 0];
    call write~$Pointer$(#t~nondet110.base, #t~nondet110.offset, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 0, 8);
    call write~$Pointer$(#funAddr~au0828_usb_probe.base, #funAddr~au0828_usb_probe.offset, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 8, 8);
    call write~$Pointer$(#funAddr~au0828_usb_disconnect.base, #funAddr~au0828_usb_disconnect.offset, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 16, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 24, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 32, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 40, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 48, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 56, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 64, 8);
    call write~$Pointer$(~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 72, 8);
    call write~int(0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 0 + 0, 4);
    call write~int(#t~union4389.head, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 0 + 0 + 0, 2);
    call write~int(#t~union4389.tail, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 0 + 0 + 2, 2);
    call write~int(0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 4, 4);
    call write~int(0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 8, 4);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 12, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 20 + 0, 8);
    call write~int(0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 20 + 8 + 0, 8);
    call write~int(0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 20 + 8 + 8, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 20 + 24, 8);
    call write~int(0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 20 + 32, 4);
    call write~int(0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 20 + 36, 8);
    call write~int(#t~union4390.__padding[0], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0, 1);
    call write~int(#t~union4390.__padding[1], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1, 1);
    call write~int(#t~union4390.__padding[2], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1 + 1, 1);
    call write~int(#t~union4390.__padding[3], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1 + 1 + 1, 1);
    call write~int(#t~union4390.__padding[4], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4390.__padding[5], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4390.__padding[6], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4390.__padding[7], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4390.__padding[8], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4390.__padding[9], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4390.__padding[10], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4390.__padding[11], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4390.__padding[12], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4390.__padding[13], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4390.__padding[14], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4390.__padding[15], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4390.__padding[16], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4390.__padding[17], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4390.__padding[18], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4390.__padding[19], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4390.__padding[20], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4390.__padding[21], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4390.__padding[22], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4390.__padding[23], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~$Pointer$(#t~union4390.dep_map.key.base, #t~union4390.dep_map.key.offset, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 24 + 0, 8);
    call write~$Pointer$(#t~union4390.dep_map.class_cache.base[0], #t~union4390.dep_map.class_cache.offset[0], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 24 + 8, 8);
    call write~$Pointer$(#t~union4390.dep_map.class_cache.base[1], #t~union4390.dep_map.class_cache.offset[1], ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 24 + 8 + 8, 8);
    call write~$Pointer$(#t~union4390.dep_map.name.base, #t~union4390.dep_map.name.offset, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 24 + 24, 8);
    call write~int(#t~union4390.dep_map.cpu, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 24 + 32, 4);
    call write~int(#t~union4390.dep_map.ip, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 0 + 0 + 0 + 24 + 36, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 68 + 0, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 80 + 68 + 8, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 164 + 0 + 0, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 164 + 0 + 8, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 164 + 0 + 16, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 164 + 0 + 24, 8);
    call write~int(0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 164 + 0 + 32, 1);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 164 + 0 + 33, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 164 + 0 + 41, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 164 + 0 + 49, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 164 + 0 + 57, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 164 + 0 + 65, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 164 + 0 + 73, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 164 + 0 + 81, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 164 + 0 + 89, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 164 + 0 + 97, 8);
    call write~$Pointer$(0, 0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 164 + 0 + 105, 8);
    call write~int(0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 164 + 113, 4);
    call write~int(0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 281, 4);
    call write~int(0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 285, 4);
    call write~int(0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 289, 4);
    call write~int(0, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset + 293, 4);
    havoc #t~nondet110.base, #t~nondet110.offset;
    havoc #t~union4389.head, #t~union4389.tail;
    havoc #t~union4390.__padding, #t~union4390.dep_map.key.base, #t~union4390.dep_map.key.offset, #t~union4390.dep_map.class_cache.base, #t~union4390.dep_map.class_cache.offset, #t~union4390.dep_map.name.base, #t~union4390.dep_map.name.offset, #t~union4390.dep_map.cpu, #t~union4390.dep_map.ip;
    ~ldv_0_callback_audio_setup.base, ~ldv_0_callback_audio_setup.offset := 0, 0;
    ~ldv_0_container_usb_driver.base, ~ldv_0_container_usb_driver.offset := 0, 0;
    ~ldv_0_ldv_param_16_0_default.base, ~ldv_0_ldv_param_16_0_default.offset := 0, 0;
    ~ldv_0_ldv_param_16_1_default.base, ~ldv_0_ldv_param_16_1_default.offset := 0, 0;
    ~ldv_0_ldv_param_2_0_default.base, ~ldv_0_ldv_param_2_0_default.offset := 0, 0;
    ~ldv_0_ldv_param_5_0_default.base, ~ldv_0_ldv_param_5_0_default.offset := 0, 0;
    ~ldv_1_callback_buf_prepare.base, ~ldv_1_callback_buf_prepare.offset := 0, 0;
    ~ldv_1_callback_buf_queue.base, ~ldv_1_callback_buf_queue.offset := 0, 0;
    ~ldv_1_callback_buf_release.base, ~ldv_1_callback_buf_release.offset := 0, 0;
    ~ldv_1_callback_buf_setup.base, ~ldv_1_callback_buf_setup.offset := 0, 0;
    ~ldv_1_container_enum_v4l2_field := 0;
    ~ldv_1_container_struct_videobuf_buffer_ptr.base, ~ldv_1_container_struct_videobuf_buffer_ptr.offset := 0, 0;
    ~ldv_1_container_struct_videobuf_queue_ptr.base, ~ldv_1_container_struct_videobuf_queue_ptr.offset := 0, 0;
    ~ldv_2_callback_buf_prepare.base, ~ldv_2_callback_buf_prepare.offset := 0, 0;
    ~ldv_2_callback_buf_queue.base, ~ldv_2_callback_buf_queue.offset := 0, 0;
    ~ldv_2_callback_buf_release.base, ~ldv_2_callback_buf_release.offset := 0, 0;
    ~ldv_2_callback_buf_setup.base, ~ldv_2_callback_buf_setup.offset := 0, 0;
    ~ldv_2_container_enum_v4l2_field := 0;
    ~ldv_2_container_struct_videobuf_buffer_ptr.base, ~ldv_2_container_struct_videobuf_buffer_ptr.offset := 0, 0;
    ~ldv_2_container_struct_videobuf_queue_ptr.base, ~ldv_2_container_struct_videobuf_queue_ptr.offset := 0, 0;
    ~ldv_3_container_timer_list.base, ~ldv_3_container_timer_list.offset := 0, 0;
    ~ldv_4_resource_enum_v4l2_buf_type := 0;
    ~ldv_4_resource_file.base, ~ldv_4_resource_file.offset := 0, 0;
    ~ldv_4_resource_struct_i2c_msg_ptr.base, ~ldv_4_resource_struct_i2c_msg_ptr.offset := 0, 0;
    ~ldv_4_resource_struct_poll_table_struct_ptr.base, ~ldv_4_resource_struct_poll_table_struct_ptr.offset := 0, 0;
    ~ldv_4_resource_struct_v4l2_audio_ptr.base, ~ldv_4_resource_struct_v4l2_audio_ptr.offset := 0, 0;
    ~ldv_4_resource_struct_v4l2_buffer_ptr.base, ~ldv_4_resource_struct_v4l2_buffer_ptr.offset := 0, 0;
    ~ldv_4_resource_struct_v4l2_capability_ptr.base, ~ldv_4_resource_struct_v4l2_capability_ptr.offset := 0, 0;
    ~ldv_4_resource_struct_v4l2_cropcap_ptr.base, ~ldv_4_resource_struct_v4l2_cropcap_ptr.offset := 0, 0;
    ~ldv_4_resource_struct_v4l2_dbg_register_ptr.base, ~ldv_4_resource_struct_v4l2_dbg_register_ptr.offset := 0, 0;
    ~ldv_4_resource_struct_v4l2_event_subscription_ptr.base, ~ldv_4_resource_struct_v4l2_event_subscription_ptr.offset := 0, 0;
    ~ldv_4_resource_struct_v4l2_fh_ptr.base, ~ldv_4_resource_struct_v4l2_fh_ptr.offset := 0, 0;
    ~ldv_4_resource_struct_v4l2_fmtdesc_ptr.base, ~ldv_4_resource_struct_v4l2_fmtdesc_ptr.offset := 0, 0;
    ~ldv_4_resource_struct_v4l2_format_ptr.base, ~ldv_4_resource_struct_v4l2_format_ptr.offset := 0, 0;
    ~ldv_4_resource_struct_v4l2_frequency_ptr.base, ~ldv_4_resource_struct_v4l2_frequency_ptr.offset := 0, 0;
    ~ldv_4_resource_struct_v4l2_input_ptr.base, ~ldv_4_resource_struct_v4l2_input_ptr.offset := 0, 0;
    ~ldv_4_resource_struct_v4l2_requestbuffers_ptr.base, ~ldv_4_resource_struct_v4l2_requestbuffers_ptr.offset := 0, 0;
    ~ldv_4_resource_struct_v4l2_tuner_ptr.base, ~ldv_4_resource_struct_v4l2_tuner_ptr.offset := 0, 0;
    ~ldv_4_resource_struct_vm_area_struct_ptr.base, ~ldv_4_resource_struct_vm_area_struct_ptr.offset := 0, 0;
    ~ldv_9_exit_au0828_exit_default.base, ~ldv_9_exit_au0828_exit_default.offset := #funAddr~au0828_exit.base, #funAddr~au0828_exit.offset;
    ~ldv_9_init_au0828_init_default.base, ~ldv_9_init_au0828_init_default.offset := #funAddr~au0828_init.base, #funAddr~au0828_init.offset;
    call ~#au0828_i2c_algo_template.base, ~#au0828_i2c_algo_template.offset := #Ultimate.alloc(24);
    call write~$Pointer$(#funAddr~i2c_xfer.base, #funAddr~i2c_xfer.offset, ~#au0828_i2c_algo_template.base, ~#au0828_i2c_algo_template.offset + 0, 8);
    call write~$Pointer$(0, 0, ~#au0828_i2c_algo_template.base, ~#au0828_i2c_algo_template.offset + 8, 8);
    call write~$Pointer$(#funAddr~au0828_functionality.base, #funAddr~au0828_functionality.offset, ~#au0828_i2c_algo_template.base, ~#au0828_i2c_algo_template.offset + 16, 8);
    #t~union4391 := 0;
    #t~init4393.base, #t~init4393.offset := #t~init4393.base[0 := 0], #t~init4393.offset[0 := 0];
    #t~init4393.base, #t~init4393.offset := #t~init4393.base[1 := 0], #t~init4393.offset[1 := 0];
    #t~init4394.base, #t~init4394.offset := #t~init4394.base[0 := 0], #t~init4394.offset[0 := 0];
    #t~init4394.base, #t~init4394.offset := #t~init4394.base[1 := 0], #t~init4394.offset[1 := 0];
    #t~init4395 := #t~init4395[0 := 0];
    #t~init4395 := #t~init4395[1 := 0];
    #t~init4395 := #t~init4395[2 := 0];
    #t~init4395 := #t~init4395[3 := 0];
    #t~init4395 := #t~init4395[4 := 0];
    #t~init4395 := #t~init4395[5 := 0];
    #t~init4395 := #t~init4395[6 := 0];
    #t~init4395 := #t~init4395[7 := 0];
    #t~init4395 := #t~init4395[8 := 0];
    #t~init4395 := #t~init4395[9 := 0];
    #t~init4395 := #t~init4395[10 := 0];
    #t~init4395 := #t~init4395[11 := 0];
    #t~init4395 := #t~init4395[12 := 0];
    #t~init4395 := #t~init4395[13 := 0];
    #t~init4395 := #t~init4395[14 := 0];
    #t~init4395 := #t~init4395[15 := 0];
    #t~init4396.base, #t~init4396.offset := #t~init4396.base[0 := 0], #t~init4396.offset[0 := 0];
    #t~init4396.base, #t~init4396.offset := #t~init4396.base[1 := 0], #t~init4396.offset[1 := 0];
    #t~union4398 := 0;
    #t~init4400.base, #t~init4400.offset := #t~init4400.base[0 := 0], #t~init4400.offset[0 := 0];
    #t~init4400.base, #t~init4400.offset := #t~init4400.base[1 := 0], #t~init4400.offset[1 := 0];
    #t~union4397.raw_lock.__annonCompField4.head_tail, #t~union4397.raw_lock.__annonCompField4.tickets.head, #t~union4397.raw_lock.__annonCompField4.tickets.tail, #t~union4397.magic, #t~union4397.owner_cpu, #t~union4397.owner.base, #t~union4397.owner.offset, #t~union4397.dep_map.key.base, #t~union4397.dep_map.key.offset, #t~union4397.dep_map.class_cache.base, #t~union4397.dep_map.class_cache.offset, #t~union4397.dep_map.name.base, #t~union4397.dep_map.name.offset, #t~union4397.dep_map.cpu, #t~union4397.dep_map.ip := #t~union4398, #t~union4399.head, #t~union4399.tail, 0, 0, 0, 0, 0, 0, #t~init4400.base, #t~init4400.offset, 0, 0, 0, 0;
    #t~init4402.base, #t~init4402.offset := #t~init4402.base[0 := 0], #t~init4402.offset[0 := 0];
    #t~init4402.base, #t~init4402.offset := #t~init4402.base[1 := 0], #t~init4402.offset[1 := 0];
    #t~union4404 := 0;
    #t~init4406.base, #t~init4406.offset := #t~init4406.base[0 := 0], #t~init4406.offset[0 := 0];
    #t~init4406.base, #t~init4406.offset := #t~init4406.base[1 := 0], #t~init4406.offset[1 := 0];
    #t~union4403.raw_lock.__annonCompField4.head_tail, #t~union4403.raw_lock.__annonCompField4.tickets.head, #t~union4403.raw_lock.__annonCompField4.tickets.tail, #t~union4403.magic, #t~union4403.owner_cpu, #t~union4403.owner.base, #t~union4403.owner.offset, #t~union4403.dep_map.key.base, #t~union4403.dep_map.key.offset, #t~union4403.dep_map.class_cache.base, #t~union4403.dep_map.class_cache.offset, #t~union4403.dep_map.name.base, #t~union4403.dep_map.name.offset, #t~union4403.dep_map.cpu, #t~union4403.dep_map.ip := #t~union4404, #t~union4405.head, #t~union4405.tail, 0, 0, 0, 0, 0, 0, #t~init4406.base, #t~init4406.offset, 0, 0, 0, 0;
    #t~union4409 := 0;
    #t~init4411.base, #t~init4411.offset := #t~init4411.base[0 := 0], #t~init4411.offset[0 := 0];
    #t~init4411.base, #t~init4411.offset := #t~init4411.base[1 := 0], #t~init4411.offset[1 := 0];
    #t~union4408.raw_lock.__annonCompField4.head_tail, #t~union4408.raw_lock.__annonCompField4.tickets.head, #t~union4408.raw_lock.__annonCompField4.tickets.tail, #t~union4408.magic, #t~union4408.owner_cpu, #t~union4408.owner.base, #t~union4408.owner.offset, #t~union4408.dep_map.key.base, #t~union4408.dep_map.key.offset, #t~union4408.dep_map.class_cache.base, #t~union4408.dep_map.class_cache.offset, #t~union4408.dep_map.name.base, #t~union4408.dep_map.name.offset, #t~union4408.dep_map.cpu, #t~union4408.dep_map.ip := #t~union4409, #t~union4410.head, #t~union4410.tail, 0, 0, 0, 0, 0, 0, #t~init4411.base, #t~init4411.offset, 0, 0, 0, 0;
    #t~init4413 := #t~init4413[0 := 0];
    #t~init4413 := #t~init4413[1 := 0];
    #t~init4413 := #t~init4413[2 := 0];
    #t~init4413 := #t~init4413[3 := 0];
    #t~init4413 := #t~init4413[4 := 0];
    #t~init4413 := #t~init4413[5 := 0];
    #t~init4413 := #t~init4413[6 := 0];
    #t~init4413 := #t~init4413[7 := 0];
    #t~init4413 := #t~init4413[8 := 0];
    #t~init4413 := #t~init4413[9 := 0];
    #t~init4413 := #t~init4413[10 := 0];
    #t~init4413 := #t~init4413[11 := 0];
    #t~init4413 := #t~init4413[12 := 0];
    #t~init4413 := #t~init4413[13 := 0];
    #t~init4413 := #t~init4413[14 := 0];
    #t~init4413 := #t~init4413[15 := 0];
    #t~init4414.base, #t~init4414.offset := #t~init4414.base[0 := 0], #t~init4414.offset[0 := 0];
    #t~init4414.base, #t~init4414.offset := #t~init4414.base[1 := 0], #t~init4414.offset[1 := 0];
    #t~init4415.base, #t~init4415.offset := #t~init4415.base[0 := 0], #t~init4415.offset[0 := 0];
    #t~init4415.base, #t~init4415.offset := #t~init4415.base[1 := 0], #t~init4415.offset[1 := 0];
    #t~union4417 := 0;
    #t~init4419.base, #t~init4419.offset := #t~init4419.base[0 := 0], #t~init4419.offset[0 := 0];
    #t~init4419.base, #t~init4419.offset := #t~init4419.base[1 := 0], #t~init4419.offset[1 := 0];
    #t~union4416.raw_lock.__annonCompField4.head_tail, #t~union4416.raw_lock.__annonCompField4.tickets.head, #t~union4416.raw_lock.__annonCompField4.tickets.tail, #t~union4416.magic, #t~union4416.owner_cpu, #t~union4416.owner.base, #t~union4416.owner.offset, #t~union4416.dep_map.key.base, #t~union4416.dep_map.key.offset, #t~union4416.dep_map.class_cache.base, #t~union4416.dep_map.class_cache.offset, #t~union4416.dep_map.name.base, #t~union4416.dep_map.name.offset, #t~union4416.dep_map.cpu, #t~union4416.dep_map.ip := #t~union4417, #t~union4418.head, #t~union4418.tail, 0, 0, 0, 0, 0, 0, #t~init4419.base, #t~init4419.offset, 0, 0, 0, 0;
    #t~union4422 := 0;
    #t~init4424.base, #t~init4424.offset := #t~init4424.base[0 := 0], #t~init4424.offset[0 := 0];
    #t~init4424.base, #t~init4424.offset := #t~init4424.base[1 := 0], #t~init4424.offset[1 := 0];
    #t~union4421.raw_lock.__annonCompField4.head_tail, #t~union4421.raw_lock.__annonCompField4.tickets.head, #t~union4421.raw_lock.__annonCompField4.tickets.tail, #t~union4421.magic, #t~union4421.owner_cpu, #t~union4421.owner.base, #t~union4421.owner.offset, #t~union4421.dep_map.key.base, #t~union4421.dep_map.key.offset, #t~union4421.dep_map.class_cache.base, #t~union4421.dep_map.class_cache.offset, #t~union4421.dep_map.name.base, #t~union4421.dep_map.name.offset, #t~union4421.dep_map.cpu, #t~union4421.dep_map.ip := #t~union4422, #t~union4423.head, #t~union4423.tail, 0, 0, 0, 0, 0, 0, #t~init4424.base, #t~init4424.offset, 0, 0, 0, 0;
    #t~init4426 := #t~init4426[0 := 97];
    #t~init4426 := #t~init4426[1 := 117];
    #t~init4426 := #t~init4426[2 := 48];
    #t~init4426 := #t~init4426[3 := 56];
    #t~init4426 := #t~init4426[4 := 50];
    #t~init4426 := #t~init4426[5 := 56];
    #t~init4426 := #t~init4426[6 := 0];
    #t~init4426 := #t~init4426[7 := 0];
    #t~init4426 := #t~init4426[8 := 0];
    #t~init4426 := #t~init4426[9 := 0];
    #t~init4426 := #t~init4426[10 := 0];
    #t~init4426 := #t~init4426[11 := 0];
    #t~init4426 := #t~init4426[12 := 0];
    #t~init4426 := #t~init4426[13 := 0];
    #t~init4426 := #t~init4426[14 := 0];
    #t~init4426 := #t~init4426[15 := 0];
    #t~init4426 := #t~init4426[16 := 0];
    #t~init4426 := #t~init4426[17 := 0];
    #t~init4426 := #t~init4426[18 := 0];
    #t~init4426 := #t~init4426[19 := 0];
    #t~init4426 := #t~init4426[20 := 0];
    #t~init4426 := #t~init4426[21 := 0];
    #t~init4426 := #t~init4426[22 := 0];
    #t~init4426 := #t~init4426[23 := 0];
    #t~init4426 := #t~init4426[24 := 0];
    #t~init4426 := #t~init4426[25 := 0];
    #t~init4426 := #t~init4426[26 := 0];
    #t~init4426 := #t~init4426[27 := 0];
    #t~init4426 := #t~init4426[28 := 0];
    #t~init4426 := #t~init4426[29 := 0];
    #t~init4426 := #t~init4426[30 := 0];
    #t~init4426 := #t~init4426[31 := 0];
    #t~init4426 := #t~init4426[32 := 0];
    #t~init4426 := #t~init4426[33 := 0];
    #t~init4426 := #t~init4426[34 := 0];
    #t~init4426 := #t~init4426[35 := 0];
    #t~init4426 := #t~init4426[36 := 0];
    #t~init4426 := #t~init4426[37 := 0];
    #t~init4426 := #t~init4426[38 := 0];
    #t~init4426 := #t~init4426[39 := 0];
    #t~init4426 := #t~init4426[40 := 0];
    #t~init4426 := #t~init4426[41 := 0];
    #t~init4426 := #t~init4426[42 := 0];
    #t~init4426 := #t~init4426[43 := 0];
    #t~init4426 := #t~init4426[44 := 0];
    #t~init4426 := #t~init4426[45 := 0];
    #t~init4426 := #t~init4426[46 := 0];
    #t~init4426 := #t~init4426[47 := 0];
    #t~union4428 := 0;
    #t~init4430.base, #t~init4430.offset := #t~init4430.base[0 := 0], #t~init4430.offset[0 := 0];
    #t~init4430.base, #t~init4430.offset := #t~init4430.base[1 := 0], #t~init4430.offset[1 := 0];
    #t~union4427.raw_lock.__annonCompField4.head_tail, #t~union4427.raw_lock.__annonCompField4.tickets.head, #t~union4427.raw_lock.__annonCompField4.tickets.tail, #t~union4427.magic, #t~union4427.owner_cpu, #t~union4427.owner.base, #t~union4427.owner.offset, #t~union4427.dep_map.key.base, #t~union4427.dep_map.key.offset, #t~union4427.dep_map.class_cache.base, #t~union4427.dep_map.class_cache.offset, #t~union4427.dep_map.name.base, #t~union4427.dep_map.name.offset, #t~union4427.dep_map.cpu, #t~union4427.dep_map.ip := #t~union4428, #t~union4429.head, #t~union4429.tail, 0, 0, 0, 0, 0, 0, #t~init4430.base, #t~init4430.offset, 0, 0, 0, 0;
    #t~union4433 := 0;
    #t~init4435.base, #t~init4435.offset := #t~init4435.base[0 := 0], #t~init4435.offset[0 := 0];
    #t~init4435.base, #t~init4435.offset := #t~init4435.base[1 := 0], #t~init4435.offset[1 := 0];
    #t~union4432.raw_lock.__annonCompField4.head_tail, #t~union4432.raw_lock.__annonCompField4.tickets.head, #t~union4432.raw_lock.__annonCompField4.tickets.tail, #t~union4432.magic, #t~union4432.owner_cpu, #t~union4432.owner.base, #t~union4432.owner.offset, #t~union4432.dep_map.key.base, #t~union4432.dep_map.key.offset, #t~union4432.dep_map.class_cache.base, #t~union4432.dep_map.class_cache.offset, #t~union4432.dep_map.name.base, #t~union4432.dep_map.name.offset, #t~union4432.dep_map.cpu, #t~union4432.dep_map.ip := #t~union4433, #t~union4434.head, #t~union4434.tail, 0, 0, 0, 0, 0, 0, #t~init4435.base, #t~init4435.offset, 0, 0, 0, 0;
    #t~init4437.base, #t~init4437.offset := #t~init4437.base[0 := 0], #t~init4437.offset[0 := 0];
    #t~init4437.base, #t~init4437.offset := #t~init4437.base[1 := 0], #t~init4437.offset[1 := 0];
    ~au0828_i2c_adap_template.owner.base, ~au0828_i2c_adap_template.owner.offset, ~au0828_i2c_adap_template.class, ~au0828_i2c_adap_template.algo.base, ~au0828_i2c_adap_template.algo.offset, ~au0828_i2c_adap_template.algo_data.base, ~au0828_i2c_adap_template.algo_data.offset, ~au0828_i2c_adap_template.bus_lock.wait_lock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.bus_lock.wait_lock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.bus_lock.wait_lock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.bus_lock.wait_lock.magic, ~au0828_i2c_adap_template.bus_lock.wait_lock.owner_cpu, ~au0828_i2c_adap_template.bus_lock.wait_lock.owner.base, ~au0828_i2c_adap_template.bus_lock.wait_lock.owner.offset, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.key.base, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.key.offset, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.class_cache.base, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.name.base, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.name.offset, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.cpu, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.ip, ~au0828_i2c_adap_template.bus_lock.waiters.rb_node.base, ~au0828_i2c_adap_template.bus_lock.waiters.rb_node.offset, ~au0828_i2c_adap_template.bus_lock.waiters_leftmost.base, ~au0828_i2c_adap_template.bus_lock.waiters_leftmost.offset, ~au0828_i2c_adap_template.bus_lock.owner.base, ~au0828_i2c_adap_template.bus_lock.owner.offset, ~au0828_i2c_adap_template.bus_lock.save_state, ~au0828_i2c_adap_template.bus_lock.name.base, ~au0828_i2c_adap_template.bus_lock.name.offset, ~au0828_i2c_adap_template.bus_lock.file.base, ~au0828_i2c_adap_template.bus_lock.file.offset, ~au0828_i2c_adap_template.bus_lock.line, ~au0828_i2c_adap_template.bus_lock.magic.base, ~au0828_i2c_adap_template.bus_lock.magic.offset, ~au0828_i2c_adap_template.timeout, ~au0828_i2c_adap_template.retries, ~au0828_i2c_adap_template.dev.parent.base, ~au0828_i2c_adap_template.dev.parent.offset, ~au0828_i2c_adap_template.dev.p.base, ~au0828_i2c_adap_template.dev.p.offset, ~au0828_i2c_adap_template.dev.kobj.name.base, ~au0828_i2c_adap_template.dev.kobj.name.offset, ~au0828_i2c_adap_template.dev.kobj.entry.next.base, ~au0828_i2c_adap_template.dev.kobj.entry.next.offset, ~au0828_i2c_adap_template.dev.kobj.entry.prev.base, ~au0828_i2c_adap_template.dev.kobj.entry.prev.offset, ~au0828_i2c_adap_template.dev.kobj.parent.base, ~au0828_i2c_adap_template.dev.kobj.parent.offset, ~au0828_i2c_adap_template.dev.kobj.kset.base, ~au0828_i2c_adap_template.dev.kobj.kset.offset, ~au0828_i2c_adap_template.dev.kobj.ktype.base, ~au0828_i2c_adap_template.dev.kobj.ktype.offset, ~au0828_i2c_adap_template.dev.kobj.sd.base, ~au0828_i2c_adap_template.dev.kobj.sd.offset, ~au0828_i2c_adap_template.dev.kobj.kref.refcount.counter, ~au0828_i2c_adap_template.dev.kobj.release.work.data.counter, ~au0828_i2c_adap_template.dev.kobj.release.work.entry.next.base, ~au0828_i2c_adap_template.dev.kobj.release.work.entry.next.offset, ~au0828_i2c_adap_template.dev.kobj.release.work.entry.prev.base, ~au0828_i2c_adap_template.dev.kobj.release.work.entry.prev.offset, ~au0828_i2c_adap_template.dev.kobj.release.work.func.base, ~au0828_i2c_adap_template.dev.kobj.release.work.func.offset, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.key.base, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.key.offset, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.class_cache.base, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.name.base, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.name.offset, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.cpu, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.ip, ~au0828_i2c_adap_template.dev.kobj.release.timer.entry.next.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.entry.next.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.entry.prev.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.entry.prev.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.expires, ~au0828_i2c_adap_template.dev.kobj.release.timer.base.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.base.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.function.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.function.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.data, ~au0828_i2c_adap_template.dev.kobj.release.timer.slack, ~au0828_i2c_adap_template.dev.kobj.release.timer.start_pid, ~au0828_i2c_adap_template.dev.kobj.release.timer.start_site.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.start_site.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.start_comm, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.key.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.key.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.class_cache.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.name.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.name.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.cpu, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.ip, ~au0828_i2c_adap_template.dev.kobj.release.wq.base, ~au0828_i2c_adap_template.dev.kobj.release.wq.offset, ~au0828_i2c_adap_template.dev.kobj.release.cpu, ~au0828_i2c_adap_template.dev.kobj.state_initialized, ~au0828_i2c_adap_template.dev.kobj.state_in_sysfs, ~au0828_i2c_adap_template.dev.kobj.state_add_uevent_sent, ~au0828_i2c_adap_template.dev.kobj.state_remove_uevent_sent, ~au0828_i2c_adap_template.dev.kobj.uevent_suppress, ~au0828_i2c_adap_template.dev.init_name.base, ~au0828_i2c_adap_template.dev.init_name.offset, ~au0828_i2c_adap_template.dev.type.base, ~au0828_i2c_adap_template.dev.type.offset, ~au0828_i2c_adap_template.dev.mutex.count.counter, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.magic, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_adap_template.dev.mutex.wait_list.next.base, ~au0828_i2c_adap_template.dev.mutex.wait_list.next.offset, ~au0828_i2c_adap_template.dev.mutex.wait_list.prev.base, ~au0828_i2c_adap_template.dev.mutex.wait_list.prev.offset, ~au0828_i2c_adap_template.dev.mutex.owner.base, ~au0828_i2c_adap_template.dev.mutex.owner.offset, ~au0828_i2c_adap_template.dev.mutex.name.base, ~au0828_i2c_adap_template.dev.mutex.name.offset, ~au0828_i2c_adap_template.dev.mutex.magic.base, ~au0828_i2c_adap_template.dev.mutex.magic.offset, ~au0828_i2c_adap_template.dev.mutex.dep_map.key.base, ~au0828_i2c_adap_template.dev.mutex.dep_map.key.offset, ~au0828_i2c_adap_template.dev.mutex.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.mutex.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.mutex.dep_map.name.base, ~au0828_i2c_adap_template.dev.mutex.dep_map.name.offset, ~au0828_i2c_adap_template.dev.mutex.dep_map.cpu, ~au0828_i2c_adap_template.dev.mutex.dep_map.ip, ~au0828_i2c_adap_template.dev.bus.base, ~au0828_i2c_adap_template.dev.bus.offset, ~au0828_i2c_adap_template.dev.driver.base, ~au0828_i2c_adap_template.dev.driver.offset, ~au0828_i2c_adap_template.dev.platform_data.base, ~au0828_i2c_adap_template.dev.platform_data.offset, ~au0828_i2c_adap_template.dev.power.power_state.event, ~au0828_i2c_adap_template.dev.power.can_wakeup, ~au0828_i2c_adap_template.dev.power.async_suspend, ~au0828_i2c_adap_template.dev.power.is_prepared, ~au0828_i2c_adap_template.dev.power.is_suspended, ~au0828_i2c_adap_template.dev.power.ignore_children, ~au0828_i2c_adap_template.dev.power.early_init, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.magic, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_adap_template.dev.power.entry.next.base, ~au0828_i2c_adap_template.dev.power.entry.next.offset, ~au0828_i2c_adap_template.dev.power.entry.prev.base, ~au0828_i2c_adap_template.dev.power.entry.prev.offset, ~au0828_i2c_adap_template.dev.power.completion.done, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.magic, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_adap_template.dev.power.completion.wait.task_list.next.base, ~au0828_i2c_adap_template.dev.power.completion.wait.task_list.next.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.task_list.prev.base, ~au0828_i2c_adap_template.dev.power.completion.wait.task_list.prev.offset, ~au0828_i2c_adap_template.dev.power.wakeup.base, ~au0828_i2c_adap_template.dev.power.wakeup.offset, ~au0828_i2c_adap_template.dev.power.wakeup_path, ~au0828_i2c_adap_template.dev.power.syscore, ~au0828_i2c_adap_template.dev.power.suspend_timer.entry.next.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.entry.next.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.entry.prev.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.entry.prev.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.expires, ~au0828_i2c_adap_template.dev.power.suspend_timer.base.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.base.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.function.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.function.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.data, ~au0828_i2c_adap_template.dev.power.suspend_timer.slack, ~au0828_i2c_adap_template.dev.power.suspend_timer.start_pid, ~au0828_i2c_adap_template.dev.power.suspend_timer.start_site.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.start_site.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.start_comm, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.key.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.key.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.name.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.name.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.cpu, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.ip, ~au0828_i2c_adap_template.dev.power.timer_expires, ~au0828_i2c_adap_template.dev.power.work.data.counter, ~au0828_i2c_adap_template.dev.power.work.entry.next.base, ~au0828_i2c_adap_template.dev.power.work.entry.next.offset, ~au0828_i2c_adap_template.dev.power.work.entry.prev.base, ~au0828_i2c_adap_template.dev.power.work.entry.prev.offset, ~au0828_i2c_adap_template.dev.power.work.func.base, ~au0828_i2c_adap_template.dev.power.work.func.offset, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.key.base, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.key.offset, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.name.base, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.name.offset, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.cpu, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.ip, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.magic, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_adap_template.dev.power.wait_queue.task_list.next.base, ~au0828_i2c_adap_template.dev.power.wait_queue.task_list.next.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.task_list.prev.base, ~au0828_i2c_adap_template.dev.power.wait_queue.task_list.prev.offset, ~au0828_i2c_adap_template.dev.power.usage_count.counter, ~au0828_i2c_adap_template.dev.power.child_count.counter, ~au0828_i2c_adap_template.dev.power.disable_depth, ~au0828_i2c_adap_template.dev.power.idle_notification, ~au0828_i2c_adap_template.dev.power.request_pending, ~au0828_i2c_adap_template.dev.power.deferred_resume, ~au0828_i2c_adap_template.dev.power.run_wake, ~au0828_i2c_adap_template.dev.power.runtime_auto, ~au0828_i2c_adap_template.dev.power.no_callbacks, ~au0828_i2c_adap_template.dev.power.irq_safe, ~au0828_i2c_adap_template.dev.power.use_autosuspend, ~au0828_i2c_adap_template.dev.power.timer_autosuspends, ~au0828_i2c_adap_template.dev.power.memalloc_noio, ~au0828_i2c_adap_template.dev.power.request, ~au0828_i2c_adap_template.dev.power.runtime_status, ~au0828_i2c_adap_template.dev.power.runtime_error, ~au0828_i2c_adap_template.dev.power.autosuspend_delay, ~au0828_i2c_adap_template.dev.power.last_busy, ~au0828_i2c_adap_template.dev.power.active_jiffies, ~au0828_i2c_adap_template.dev.power.suspended_jiffies, ~au0828_i2c_adap_template.dev.power.accounting_timestamp, ~au0828_i2c_adap_template.dev.power.subsys_data.base, ~au0828_i2c_adap_template.dev.power.subsys_data.offset, ~au0828_i2c_adap_template.dev.power.qos.base, ~au0828_i2c_adap_template.dev.power.qos.offset, ~au0828_i2c_adap_template.dev.pm_domain.base, ~au0828_i2c_adap_template.dev.pm_domain.offset, ~au0828_i2c_adap_template.dev.pins.base, ~au0828_i2c_adap_template.dev.pins.offset, ~au0828_i2c_adap_template.dev.numa_node, ~au0828_i2c_adap_template.dev.dma_mask.base, ~au0828_i2c_adap_template.dev.dma_mask.offset, ~au0828_i2c_adap_template.dev.coherent_dma_mask, ~au0828_i2c_adap_template.dev.dma_parms.base, ~au0828_i2c_adap_template.dev.dma_parms.offset, ~au0828_i2c_adap_template.dev.dma_pools.next.base, ~au0828_i2c_adap_template.dev.dma_pools.next.offset, ~au0828_i2c_adap_template.dev.dma_pools.prev.base, ~au0828_i2c_adap_template.dev.dma_pools.prev.offset, ~au0828_i2c_adap_template.dev.dma_mem.base, ~au0828_i2c_adap_template.dev.dma_mem.offset, ~au0828_i2c_adap_template.dev.archdata.dma_ops.base, ~au0828_i2c_adap_template.dev.archdata.dma_ops.offset, ~au0828_i2c_adap_template.dev.archdata.iommu.base, ~au0828_i2c_adap_template.dev.archdata.iommu.offset, ~au0828_i2c_adap_template.dev.of_node.base, ~au0828_i2c_adap_template.dev.of_node.offset, ~au0828_i2c_adap_template.dev.acpi_node.companion.base, ~au0828_i2c_adap_template.dev.acpi_node.companion.offset, ~au0828_i2c_adap_template.dev.devt, ~au0828_i2c_adap_template.dev.id, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.magic, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_adap_template.dev.devres_head.next.base, ~au0828_i2c_adap_template.dev.devres_head.next.offset, ~au0828_i2c_adap_template.dev.devres_head.prev.base, ~au0828_i2c_adap_template.dev.devres_head.prev.offset, ~au0828_i2c_adap_template.dev.knode_class.n_klist.base, ~au0828_i2c_adap_template.dev.knode_class.n_klist.offset, ~au0828_i2c_adap_template.dev.knode_class.n_node.next.base, ~au0828_i2c_adap_template.dev.knode_class.n_node.next.offset, ~au0828_i2c_adap_template.dev.knode_class.n_node.prev.base, ~au0828_i2c_adap_template.dev.knode_class.n_node.prev.offset, ~au0828_i2c_adap_template.dev.knode_class.n_ref.refcount.counter, ~au0828_i2c_adap_template.dev.class.base, ~au0828_i2c_adap_template.dev.class.offset, ~au0828_i2c_adap_template.dev.groups.base, ~au0828_i2c_adap_template.dev.groups.offset, ~au0828_i2c_adap_template.dev.release.base, ~au0828_i2c_adap_template.dev.release.offset, ~au0828_i2c_adap_template.dev.iommu_group.base, ~au0828_i2c_adap_template.dev.iommu_group.offset, ~au0828_i2c_adap_template.dev.offline_disabled, ~au0828_i2c_adap_template.dev.offline, ~au0828_i2c_adap_template.nr, ~au0828_i2c_adap_template.name, ~au0828_i2c_adap_template.dev_released.done, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.magic, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_adap_template.dev_released.wait.task_list.next.base, ~au0828_i2c_adap_template.dev_released.wait.task_list.next.offset, ~au0828_i2c_adap_template.dev_released.wait.task_list.prev.base, ~au0828_i2c_adap_template.dev_released.wait.task_list.prev.offset, ~au0828_i2c_adap_template.userspace_clients_lock.count.counter, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.magic, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_adap_template.userspace_clients_lock.wait_list.next.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_list.next.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_list.prev.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_list.prev.offset, ~au0828_i2c_adap_template.userspace_clients_lock.owner.base, ~au0828_i2c_adap_template.userspace_clients_lock.owner.offset, ~au0828_i2c_adap_template.userspace_clients_lock.name.base, ~au0828_i2c_adap_template.userspace_clients_lock.name.offset, ~au0828_i2c_adap_template.userspace_clients_lock.magic.base, ~au0828_i2c_adap_template.userspace_clients_lock.magic.offset, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.key.base, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.key.offset, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.class_cache.base, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.name.base, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.name.offset, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.cpu, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.ip, ~au0828_i2c_adap_template.userspace_clients.next.base, ~au0828_i2c_adap_template.userspace_clients.next.offset, ~au0828_i2c_adap_template.userspace_clients.prev.base, ~au0828_i2c_adap_template.userspace_clients.prev.offset, ~au0828_i2c_adap_template.bus_recovery_info.base, ~au0828_i2c_adap_template.bus_recovery_info.offset := ~#__this_module.base, ~#__this_module.offset, 0, ~#au0828_i2c_algo_template.base, ~#au0828_i2c_algo_template.offset, 0, 0, #t~union4391, #t~union4392.head, #t~union4392.tail, 0, 0, 0, 0, 0, 0, #t~init4393.base, #t~init4393.offset, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~init4394.base, #t~init4394.offset, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~init4395, 0, 0, #t~init4396.base, #t~init4396.offset, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~union4397.raw_lock.__annonCompField4.head_tail, #t~union4397.raw_lock.__annonCompField4.tickets.head, #t~union4397.raw_lock.__annonCompField4.tickets.tail, #t~union4397.magic, #t~union4397.owner_cpu, #t~union4397.owner.base, #t~union4397.owner.offset, #t~union4397.dep_map.key.base, #t~union4397.dep_map.key.offset, #t~union4397.dep_map.class_cache.base, #t~union4397.dep_map.class_cache.offset, #t~union4397.dep_map.name.base, #t~union4397.dep_map.name.offset, #t~union4397.dep_map.cpu, #t~union4397.dep_map.ip, #t~union4401.__padding, #t~union4401.dep_map.key.base, #t~union4401.dep_map.key.offset, #t~union4401.dep_map.class_cache.base, #t~union4401.dep_map.class_cache.offset, #t~union4401.dep_map.name.base, #t~union4401.dep_map.name.offset, #t~union4401.dep_map.cpu, #t~union4401.dep_map.ip, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~init4402.base, #t~init4402.offset, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~union4403.raw_lock.__annonCompField4.head_tail, #t~union4403.raw_lock.__annonCompField4.tickets.head, #t~union4403.raw_lock.__annonCompField4.tickets.tail, #t~union4403.magic, #t~union4403.owner_cpu, #t~union4403.owner.base, #t~union4403.owner.offset, #t~union4403.dep_map.key.base, #t~union4403.dep_map.key.offset, #t~union4403.dep_map.class_cache.base, #t~union4403.dep_map.class_cache.offset, #t~union4403.dep_map.name.base, #t~union4403.dep_map.name.offset, #t~union4403.dep_map.cpu, #t~union4403.dep_map.ip, #t~union4407.__padding, #t~union4407.dep_map.key.base, #t~union4407.dep_map.key.offset, #t~union4407.dep_map.class_cache.base, #t~union4407.dep_map.class_cache.offset, #t~union4407.dep_map.name.base, #t~union4407.dep_map.name.offset, #t~union4407.dep_map.cpu, #t~union4407.dep_map.ip, 0, 0, 0, 0, 0, #t~union4408.raw_lock.__annonCompField4.head_tail, #t~union4408.raw_lock.__annonCompField4.tickets.head, #t~union4408.raw_lock.__annonCompField4.tickets.tail, #t~union4408.magic, #t~union4408.owner_cpu, #t~union4408.owner.base, #t~union4408.owner.offset, #t~union4408.dep_map.key.base, #t~union4408.dep_map.key.offset, #t~union4408.dep_map.class_cache.base, #t~union4408.dep_map.class_cache.offset, #t~union4408.dep_map.name.base, #t~union4408.dep_map.name.offset, #t~union4408.dep_map.cpu, #t~union4408.dep_map.ip, #t~union4412.__padding, #t~union4412.dep_map.key.base, #t~union4412.dep_map.key.offset, #t~union4412.dep_map.class_cache.base, #t~union4412.dep_map.class_cache.offset, #t~union4412.dep_map.name.base, #t~union4412.dep_map.name.offset, #t~union4412.dep_map.cpu, #t~union4412.dep_map.ip, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~init4413, 0, 0, #t~init4414.base, #t~init4414.offset, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~init4415.base, #t~init4415.offset, 0, 0, 0, 0, #t~union4416.raw_lock.__annonCompField4.head_tail, #t~union4416.raw_lock.__annonCompField4.tickets.head, #t~union4416.raw_lock.__annonCompField4.tickets.tail, #t~union4416.magic, #t~union4416.owner_cpu, #t~union4416.owner.base, #t~union4416.owner.offset, #t~union4416.dep_map.key.base, #t~union4416.dep_map.key.offset, #t~union4416.dep_map.class_cache.base, #t~union4416.dep_map.class_cache.offset, #t~union4416.dep_map.name.base, #t~union4416.dep_map.name.offset, #t~union4416.dep_map.cpu, #t~union4416.dep_map.ip, #t~union4420.__padding, #t~union4420.dep_map.key.base, #t~union4420.dep_map.key.offset, #t~union4420.dep_map.class_cache.base, #t~union4420.dep_map.class_cache.offset, #t~union4420.dep_map.name.base, #t~union4420.dep_map.name.offset, #t~union4420.dep_map.cpu, #t~union4420.dep_map.ip, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~union4421.raw_lock.__annonCompField4.head_tail, #t~union4421.raw_lock.__annonCompField4.tickets.head, #t~union4421.raw_lock.__annonCompField4.tickets.tail, #t~union4421.magic, #t~union4421.owner_cpu, #t~union4421.owner.base, #t~union4421.owner.offset, #t~union4421.dep_map.key.base, #t~union4421.dep_map.key.offset, #t~union4421.dep_map.class_cache.base, #t~union4421.dep_map.class_cache.offset, #t~union4421.dep_map.name.base, #t~union4421.dep_map.name.offset, #t~union4421.dep_map.cpu, #t~union4421.dep_map.ip, #t~union4425.__padding, #t~union4425.dep_map.key.base, #t~union4425.dep_map.key.offset, #t~union4425.dep_map.class_cache.base, #t~union4425.dep_map.class_cache.offset, #t~union4425.dep_map.name.base, #t~union4425.dep_map.name.offset, #t~union4425.dep_map.cpu, #t~union4425.dep_map.ip, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~init4426, 0, #t~union4427.raw_lock.__annonCompField4.head_tail, #t~union4427.raw_lock.__annonCompField4.tickets.head, #t~union4427.raw_lock.__annonCompField4.tickets.tail, #t~union4427.magic, #t~union4427.owner_cpu, #t~union4427.owner.base, #t~union4427.owner.offset, #t~union4427.dep_map.key.base, #t~union4427.dep_map.key.offset, #t~union4427.dep_map.class_cache.base, #t~union4427.dep_map.class_cache.offset, #t~union4427.dep_map.name.base, #t~union4427.dep_map.name.offset, #t~union4427.dep_map.cpu, #t~union4427.dep_map.ip, #t~union4431.__padding, #t~union4431.dep_map.key.base, #t~union4431.dep_map.key.offset, #t~union4431.dep_map.class_cache.base, #t~union4431.dep_map.class_cache.offset, #t~union4431.dep_map.name.base, #t~union4431.dep_map.name.offset, #t~union4431.dep_map.cpu, #t~union4431.dep_map.ip, 0, 0, 0, 0, 0, #t~union4432.raw_lock.__annonCompField4.head_tail, #t~union4432.raw_lock.__annonCompField4.tickets.head, #t~union4432.raw_lock.__annonCompField4.tickets.tail, #t~union4432.magic, #t~union4432.owner_cpu, #t~union4432.owner.base, #t~union4432.owner.offset, #t~union4432.dep_map.key.base, #t~union4432.dep_map.key.offset, #t~union4432.dep_map.class_cache.base, #t~union4432.dep_map.class_cache.offset, #t~union4432.dep_map.name.base, #t~union4432.dep_map.name.offset, #t~union4432.dep_map.cpu, #t~union4432.dep_map.ip, #t~union4436.__padding, #t~union4436.dep_map.key.base, #t~union4436.dep_map.key.offset, #t~union4436.dep_map.class_cache.base, #t~union4436.dep_map.class_cache.offset, #t~union4436.dep_map.name.base, #t~union4436.dep_map.name.offset, #t~union4436.dep_map.cpu, #t~union4436.dep_map.ip, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~init4437.base, #t~init4437.offset, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
    havoc #t~union4391;
    havoc #t~union4392.head, #t~union4392.tail;
    havoc #t~init4393.base, #t~init4393.offset;
    havoc #t~init4394.base, #t~init4394.offset;
    havoc #t~init4395;
    havoc #t~init4396.base, #t~init4396.offset;
    havoc #t~union4398;
    havoc #t~union4399.head, #t~union4399.tail;
    havoc #t~init4400.base, #t~init4400.offset;
    havoc #t~union4397.raw_lock.__annonCompField4.head_tail, #t~union4397.raw_lock.__annonCompField4.tickets.head, #t~union4397.raw_lock.__annonCompField4.tickets.tail, #t~union4397.magic, #t~union4397.owner_cpu, #t~union4397.owner.base, #t~union4397.owner.offset, #t~union4397.dep_map.key.base, #t~union4397.dep_map.key.offset, #t~union4397.dep_map.class_cache.base, #t~union4397.dep_map.class_cache.offset, #t~union4397.dep_map.name.base, #t~union4397.dep_map.name.offset, #t~union4397.dep_map.cpu, #t~union4397.dep_map.ip;
    havoc #t~union4401.__padding, #t~union4401.dep_map.key.base, #t~union4401.dep_map.key.offset, #t~union4401.dep_map.class_cache.base, #t~union4401.dep_map.class_cache.offset, #t~union4401.dep_map.name.base, #t~union4401.dep_map.name.offset, #t~union4401.dep_map.cpu, #t~union4401.dep_map.ip;
    havoc #t~init4402.base, #t~init4402.offset;
    havoc #t~union4404;
    havoc #t~union4405.head, #t~union4405.tail;
    havoc #t~init4406.base, #t~init4406.offset;
    havoc #t~union4403.raw_lock.__annonCompField4.head_tail, #t~union4403.raw_lock.__annonCompField4.tickets.head, #t~union4403.raw_lock.__annonCompField4.tickets.tail, #t~union4403.magic, #t~union4403.owner_cpu, #t~union4403.owner.base, #t~union4403.owner.offset, #t~union4403.dep_map.key.base, #t~union4403.dep_map.key.offset, #t~union4403.dep_map.class_cache.base, #t~union4403.dep_map.class_cache.offset, #t~union4403.dep_map.name.base, #t~union4403.dep_map.name.offset, #t~union4403.dep_map.cpu, #t~union4403.dep_map.ip;
    havoc #t~union4407.__padding, #t~union4407.dep_map.key.base, #t~union4407.dep_map.key.offset, #t~union4407.dep_map.class_cache.base, #t~union4407.dep_map.class_cache.offset, #t~union4407.dep_map.name.base, #t~union4407.dep_map.name.offset, #t~union4407.dep_map.cpu, #t~union4407.dep_map.ip;
    havoc #t~union4409;
    havoc #t~union4410.head, #t~union4410.tail;
    havoc #t~init4411.base, #t~init4411.offset;
    havoc #t~union4408.raw_lock.__annonCompField4.head_tail, #t~union4408.raw_lock.__annonCompField4.tickets.head, #t~union4408.raw_lock.__annonCompField4.tickets.tail, #t~union4408.magic, #t~union4408.owner_cpu, #t~union4408.owner.base, #t~union4408.owner.offset, #t~union4408.dep_map.key.base, #t~union4408.dep_map.key.offset, #t~union4408.dep_map.class_cache.base, #t~union4408.dep_map.class_cache.offset, #t~union4408.dep_map.name.base, #t~union4408.dep_map.name.offset, #t~union4408.dep_map.cpu, #t~union4408.dep_map.ip;
    havoc #t~union4412.__padding, #t~union4412.dep_map.key.base, #t~union4412.dep_map.key.offset, #t~union4412.dep_map.class_cache.base, #t~union4412.dep_map.class_cache.offset, #t~union4412.dep_map.name.base, #t~union4412.dep_map.name.offset, #t~union4412.dep_map.cpu, #t~union4412.dep_map.ip;
    havoc #t~init4413;
    havoc #t~init4414.base, #t~init4414.offset;
    havoc #t~init4415.base, #t~init4415.offset;
    havoc #t~union4417;
    havoc #t~union4418.head, #t~union4418.tail;
    havoc #t~init4419.base, #t~init4419.offset;
    havoc #t~union4416.raw_lock.__annonCompField4.head_tail, #t~union4416.raw_lock.__annonCompField4.tickets.head, #t~union4416.raw_lock.__annonCompField4.tickets.tail, #t~union4416.magic, #t~union4416.owner_cpu, #t~union4416.owner.base, #t~union4416.owner.offset, #t~union4416.dep_map.key.base, #t~union4416.dep_map.key.offset, #t~union4416.dep_map.class_cache.base, #t~union4416.dep_map.class_cache.offset, #t~union4416.dep_map.name.base, #t~union4416.dep_map.name.offset, #t~union4416.dep_map.cpu, #t~union4416.dep_map.ip;
    havoc #t~union4420.__padding, #t~union4420.dep_map.key.base, #t~union4420.dep_map.key.offset, #t~union4420.dep_map.class_cache.base, #t~union4420.dep_map.class_cache.offset, #t~union4420.dep_map.name.base, #t~union4420.dep_map.name.offset, #t~union4420.dep_map.cpu, #t~union4420.dep_map.ip;
    havoc #t~union4422;
    havoc #t~union4423.head, #t~union4423.tail;
    havoc #t~init4424.base, #t~init4424.offset;
    havoc #t~union4421.raw_lock.__annonCompField4.head_tail, #t~union4421.raw_lock.__annonCompField4.tickets.head, #t~union4421.raw_lock.__annonCompField4.tickets.tail, #t~union4421.magic, #t~union4421.owner_cpu, #t~union4421.owner.base, #t~union4421.owner.offset, #t~union4421.dep_map.key.base, #t~union4421.dep_map.key.offset, #t~union4421.dep_map.class_cache.base, #t~union4421.dep_map.class_cache.offset, #t~union4421.dep_map.name.base, #t~union4421.dep_map.name.offset, #t~union4421.dep_map.cpu, #t~union4421.dep_map.ip;
    havoc #t~union4425.__padding, #t~union4425.dep_map.key.base, #t~union4425.dep_map.key.offset, #t~union4425.dep_map.class_cache.base, #t~union4425.dep_map.class_cache.offset, #t~union4425.dep_map.name.base, #t~union4425.dep_map.name.offset, #t~union4425.dep_map.cpu, #t~union4425.dep_map.ip;
    havoc #t~init4426;
    havoc #t~union4428;
    havoc #t~union4429.head, #t~union4429.tail;
    havoc #t~init4430.base, #t~init4430.offset;
    havoc #t~union4427.raw_lock.__annonCompField4.head_tail, #t~union4427.raw_lock.__annonCompField4.tickets.head, #t~union4427.raw_lock.__annonCompField4.tickets.tail, #t~union4427.magic, #t~union4427.owner_cpu, #t~union4427.owner.base, #t~union4427.owner.offset, #t~union4427.dep_map.key.base, #t~union4427.dep_map.key.offset, #t~union4427.dep_map.class_cache.base, #t~union4427.dep_map.class_cache.offset, #t~union4427.dep_map.name.base, #t~union4427.dep_map.name.offset, #t~union4427.dep_map.cpu, #t~union4427.dep_map.ip;
    havoc #t~union4431.__padding, #t~union4431.dep_map.key.base, #t~union4431.dep_map.key.offset, #t~union4431.dep_map.class_cache.base, #t~union4431.dep_map.class_cache.offset, #t~union4431.dep_map.name.base, #t~union4431.dep_map.name.offset, #t~union4431.dep_map.cpu, #t~union4431.dep_map.ip;
    havoc #t~union4433;
    havoc #t~union4434.head, #t~union4434.tail;
    havoc #t~init4435.base, #t~init4435.offset;
    havoc #t~union4432.raw_lock.__annonCompField4.head_tail, #t~union4432.raw_lock.__annonCompField4.tickets.head, #t~union4432.raw_lock.__annonCompField4.tickets.tail, #t~union4432.magic, #t~union4432.owner_cpu, #t~union4432.owner.base, #t~union4432.owner.offset, #t~union4432.dep_map.key.base, #t~union4432.dep_map.key.offset, #t~union4432.dep_map.class_cache.base, #t~union4432.dep_map.class_cache.offset, #t~union4432.dep_map.name.base, #t~union4432.dep_map.name.offset, #t~union4432.dep_map.cpu, #t~union4432.dep_map.ip;
    havoc #t~union4436.__padding, #t~union4436.dep_map.key.base, #t~union4436.dep_map.key.offset, #t~union4436.dep_map.class_cache.base, #t~union4436.dep_map.class_cache.offset, #t~union4436.dep_map.name.base, #t~union4436.dep_map.name.offset, #t~union4436.dep_map.cpu, #t~union4436.dep_map.ip;
    havoc #t~init4437.base, #t~init4437.offset;
    #t~init4438 := #t~init4438[0 := 97];
    #t~init4438 := #t~init4438[1 := 117];
    #t~init4438 := #t~init4438[2 := 48];
    #t~init4438 := #t~init4438[3 := 56];
    #t~init4438 := #t~init4438[4 := 50];
    #t~init4438 := #t~init4438[5 := 56];
    #t~init4438 := #t~init4438[6 := 32];
    #t~init4438 := #t~init4438[7 := 105];
    #t~init4438 := #t~init4438[8 := 110];
    #t~init4438 := #t~init4438[9 := 116];
    #t~init4438 := #t~init4438[10 := 101];
    #t~init4438 := #t~init4438[11 := 114];
    #t~init4438 := #t~init4438[12 := 110];
    #t~init4438 := #t~init4438[13 := 97];
    #t~init4438 := #t~init4438[14 := 108];
    #t~init4438 := #t~init4438[15 := 0];
    #t~init4438 := #t~init4438[16 := 0];
    #t~init4438 := #t~init4438[17 := 0];
    #t~init4438 := #t~init4438[18 := 0];
    #t~init4438 := #t~init4438[19 := 0];
    #t~init4439.base, #t~init4439.offset := #t~init4439.base[0 := 0], #t~init4439.offset[0 := 0];
    #t~init4439.base, #t~init4439.offset := #t~init4439.base[1 := 0], #t~init4439.offset[1 := 0];
    #t~init4440 := #t~init4440[0 := 0];
    #t~init4440 := #t~init4440[1 := 0];
    #t~init4440 := #t~init4440[2 := 0];
    #t~init4440 := #t~init4440[3 := 0];
    #t~init4440 := #t~init4440[4 := 0];
    #t~init4440 := #t~init4440[5 := 0];
    #t~init4440 := #t~init4440[6 := 0];
    #t~init4440 := #t~init4440[7 := 0];
    #t~init4440 := #t~init4440[8 := 0];
    #t~init4440 := #t~init4440[9 := 0];
    #t~init4440 := #t~init4440[10 := 0];
    #t~init4440 := #t~init4440[11 := 0];
    #t~init4440 := #t~init4440[12 := 0];
    #t~init4440 := #t~init4440[13 := 0];
    #t~init4440 := #t~init4440[14 := 0];
    #t~init4440 := #t~init4440[15 := 0];
    #t~init4441.base, #t~init4441.offset := #t~init4441.base[0 := 0], #t~init4441.offset[0 := 0];
    #t~init4441.base, #t~init4441.offset := #t~init4441.base[1 := 0], #t~init4441.offset[1 := 0];
    #t~union4443 := 0;
    #t~init4445.base, #t~init4445.offset := #t~init4445.base[0 := 0], #t~init4445.offset[0 := 0];
    #t~init4445.base, #t~init4445.offset := #t~init4445.base[1 := 0], #t~init4445.offset[1 := 0];
    #t~union4442.raw_lock.__annonCompField4.head_tail, #t~union4442.raw_lock.__annonCompField4.tickets.head, #t~union4442.raw_lock.__annonCompField4.tickets.tail, #t~union4442.magic, #t~union4442.owner_cpu, #t~union4442.owner.base, #t~union4442.owner.offset, #t~union4442.dep_map.key.base, #t~union4442.dep_map.key.offset, #t~union4442.dep_map.class_cache.base, #t~union4442.dep_map.class_cache.offset, #t~union4442.dep_map.name.base, #t~union4442.dep_map.name.offset, #t~union4442.dep_map.cpu, #t~union4442.dep_map.ip := #t~union4443, #t~union4444.head, #t~union4444.tail, 0, 0, 0, 0, 0, 0, #t~init4445.base, #t~init4445.offset, 0, 0, 0, 0;
    #t~init4447.base, #t~init4447.offset := #t~init4447.base[0 := 0], #t~init4447.offset[0 := 0];
    #t~init4447.base, #t~init4447.offset := #t~init4447.base[1 := 0], #t~init4447.offset[1 := 0];
    #t~union4449 := 0;
    #t~init4451.base, #t~init4451.offset := #t~init4451.base[0 := 0], #t~init4451.offset[0 := 0];
    #t~init4451.base, #t~init4451.offset := #t~init4451.base[1 := 0], #t~init4451.offset[1 := 0];
    #t~union4448.raw_lock.__annonCompField4.head_tail, #t~union4448.raw_lock.__annonCompField4.tickets.head, #t~union4448.raw_lock.__annonCompField4.tickets.tail, #t~union4448.magic, #t~union4448.owner_cpu, #t~union4448.owner.base, #t~union4448.owner.offset, #t~union4448.dep_map.key.base, #t~union4448.dep_map.key.offset, #t~union4448.dep_map.class_cache.base, #t~union4448.dep_map.class_cache.offset, #t~union4448.dep_map.name.base, #t~union4448.dep_map.name.offset, #t~union4448.dep_map.cpu, #t~union4448.dep_map.ip := #t~union4449, #t~union4450.head, #t~union4450.tail, 0, 0, 0, 0, 0, 0, #t~init4451.base, #t~init4451.offset, 0, 0, 0, 0;
    #t~union4454 := 0;
    #t~init4456.base, #t~init4456.offset := #t~init4456.base[0 := 0], #t~init4456.offset[0 := 0];
    #t~init4456.base, #t~init4456.offset := #t~init4456.base[1 := 0], #t~init4456.offset[1 := 0];
    #t~union4453.raw_lock.__annonCompField4.head_tail, #t~union4453.raw_lock.__annonCompField4.tickets.head, #t~union4453.raw_lock.__annonCompField4.tickets.tail, #t~union4453.magic, #t~union4453.owner_cpu, #t~union4453.owner.base, #t~union4453.owner.offset, #t~union4453.dep_map.key.base, #t~union4453.dep_map.key.offset, #t~union4453.dep_map.class_cache.base, #t~union4453.dep_map.class_cache.offset, #t~union4453.dep_map.name.base, #t~union4453.dep_map.name.offset, #t~union4453.dep_map.cpu, #t~union4453.dep_map.ip := #t~union4454, #t~union4455.head, #t~union4455.tail, 0, 0, 0, 0, 0, 0, #t~init4456.base, #t~init4456.offset, 0, 0, 0, 0;
    #t~init4458 := #t~init4458[0 := 0];
    #t~init4458 := #t~init4458[1 := 0];
    #t~init4458 := #t~init4458[2 := 0];
    #t~init4458 := #t~init4458[3 := 0];
    #t~init4458 := #t~init4458[4 := 0];
    #t~init4458 := #t~init4458[5 := 0];
    #t~init4458 := #t~init4458[6 := 0];
    #t~init4458 := #t~init4458[7 := 0];
    #t~init4458 := #t~init4458[8 := 0];
    #t~init4458 := #t~init4458[9 := 0];
    #t~init4458 := #t~init4458[10 := 0];
    #t~init4458 := #t~init4458[11 := 0];
    #t~init4458 := #t~init4458[12 := 0];
    #t~init4458 := #t~init4458[13 := 0];
    #t~init4458 := #t~init4458[14 := 0];
    #t~init4458 := #t~init4458[15 := 0];
    #t~init4459.base, #t~init4459.offset := #t~init4459.base[0 := 0], #t~init4459.offset[0 := 0];
    #t~init4459.base, #t~init4459.offset := #t~init4459.base[1 := 0], #t~init4459.offset[1 := 0];
    #t~init4460.base, #t~init4460.offset := #t~init4460.base[0 := 0], #t~init4460.offset[0 := 0];
    #t~init4460.base, #t~init4460.offset := #t~init4460.base[1 := 0], #t~init4460.offset[1 := 0];
    #t~union4462 := 0;
    #t~init4464.base, #t~init4464.offset := #t~init4464.base[0 := 0], #t~init4464.offset[0 := 0];
    #t~init4464.base, #t~init4464.offset := #t~init4464.base[1 := 0], #t~init4464.offset[1 := 0];
    #t~union4461.raw_lock.__annonCompField4.head_tail, #t~union4461.raw_lock.__annonCompField4.tickets.head, #t~union4461.raw_lock.__annonCompField4.tickets.tail, #t~union4461.magic, #t~union4461.owner_cpu, #t~union4461.owner.base, #t~union4461.owner.offset, #t~union4461.dep_map.key.base, #t~union4461.dep_map.key.offset, #t~union4461.dep_map.class_cache.base, #t~union4461.dep_map.class_cache.offset, #t~union4461.dep_map.name.base, #t~union4461.dep_map.name.offset, #t~union4461.dep_map.cpu, #t~union4461.dep_map.ip := #t~union4462, #t~union4463.head, #t~union4463.tail, 0, 0, 0, 0, 0, 0, #t~init4464.base, #t~init4464.offset, 0, 0, 0, 0;
    #t~union4467 := 0;
    #t~init4469.base, #t~init4469.offset := #t~init4469.base[0 := 0], #t~init4469.offset[0 := 0];
    #t~init4469.base, #t~init4469.offset := #t~init4469.base[1 := 0], #t~init4469.offset[1 := 0];
    #t~union4466.raw_lock.__annonCompField4.head_tail, #t~union4466.raw_lock.__annonCompField4.tickets.head, #t~union4466.raw_lock.__annonCompField4.tickets.tail, #t~union4466.magic, #t~union4466.owner_cpu, #t~union4466.owner.base, #t~union4466.owner.offset, #t~union4466.dep_map.key.base, #t~union4466.dep_map.key.offset, #t~union4466.dep_map.class_cache.base, #t~union4466.dep_map.class_cache.offset, #t~union4466.dep_map.name.base, #t~union4466.dep_map.name.offset, #t~union4466.dep_map.cpu, #t~union4466.dep_map.ip := #t~union4467, #t~union4468.head, #t~union4468.tail, 0, 0, 0, 0, 0, 0, #t~init4469.base, #t~init4469.offset, 0, 0, 0, 0;
    ~au0828_i2c_client_template.flags, ~au0828_i2c_client_template.addr, ~au0828_i2c_client_template.name, ~au0828_i2c_client_template.adapter.base, ~au0828_i2c_client_template.adapter.offset, ~au0828_i2c_client_template.dev.parent.base, ~au0828_i2c_client_template.dev.parent.offset, ~au0828_i2c_client_template.dev.p.base, ~au0828_i2c_client_template.dev.p.offset, ~au0828_i2c_client_template.dev.kobj.name.base, ~au0828_i2c_client_template.dev.kobj.name.offset, ~au0828_i2c_client_template.dev.kobj.entry.next.base, ~au0828_i2c_client_template.dev.kobj.entry.next.offset, ~au0828_i2c_client_template.dev.kobj.entry.prev.base, ~au0828_i2c_client_template.dev.kobj.entry.prev.offset, ~au0828_i2c_client_template.dev.kobj.parent.base, ~au0828_i2c_client_template.dev.kobj.parent.offset, ~au0828_i2c_client_template.dev.kobj.kset.base, ~au0828_i2c_client_template.dev.kobj.kset.offset, ~au0828_i2c_client_template.dev.kobj.ktype.base, ~au0828_i2c_client_template.dev.kobj.ktype.offset, ~au0828_i2c_client_template.dev.kobj.sd.base, ~au0828_i2c_client_template.dev.kobj.sd.offset, ~au0828_i2c_client_template.dev.kobj.kref.refcount.counter, ~au0828_i2c_client_template.dev.kobj.release.work.data.counter, ~au0828_i2c_client_template.dev.kobj.release.work.entry.next.base, ~au0828_i2c_client_template.dev.kobj.release.work.entry.next.offset, ~au0828_i2c_client_template.dev.kobj.release.work.entry.prev.base, ~au0828_i2c_client_template.dev.kobj.release.work.entry.prev.offset, ~au0828_i2c_client_template.dev.kobj.release.work.func.base, ~au0828_i2c_client_template.dev.kobj.release.work.func.offset, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.key.base, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.key.offset, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.class_cache.base, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.class_cache.offset, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.name.base, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.name.offset, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.cpu, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.ip, ~au0828_i2c_client_template.dev.kobj.release.timer.entry.next.base, ~au0828_i2c_client_template.dev.kobj.release.timer.entry.next.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.entry.prev.base, ~au0828_i2c_client_template.dev.kobj.release.timer.entry.prev.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.expires, ~au0828_i2c_client_template.dev.kobj.release.timer.base.base, ~au0828_i2c_client_template.dev.kobj.release.timer.base.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.function.base, ~au0828_i2c_client_template.dev.kobj.release.timer.function.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.data, ~au0828_i2c_client_template.dev.kobj.release.timer.slack, ~au0828_i2c_client_template.dev.kobj.release.timer.start_pid, ~au0828_i2c_client_template.dev.kobj.release.timer.start_site.base, ~au0828_i2c_client_template.dev.kobj.release.timer.start_site.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.start_comm, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.key.base, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.key.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.class_cache.base, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.class_cache.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.name.base, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.name.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.cpu, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.ip, ~au0828_i2c_client_template.dev.kobj.release.wq.base, ~au0828_i2c_client_template.dev.kobj.release.wq.offset, ~au0828_i2c_client_template.dev.kobj.release.cpu, ~au0828_i2c_client_template.dev.kobj.state_initialized, ~au0828_i2c_client_template.dev.kobj.state_in_sysfs, ~au0828_i2c_client_template.dev.kobj.state_add_uevent_sent, ~au0828_i2c_client_template.dev.kobj.state_remove_uevent_sent, ~au0828_i2c_client_template.dev.kobj.uevent_suppress, ~au0828_i2c_client_template.dev.init_name.base, ~au0828_i2c_client_template.dev.init_name.offset, ~au0828_i2c_client_template.dev.type.base, ~au0828_i2c_client_template.dev.type.offset, ~au0828_i2c_client_template.dev.mutex.count.counter, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.magic, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_client_template.dev.mutex.wait_list.next.base, ~au0828_i2c_client_template.dev.mutex.wait_list.next.offset, ~au0828_i2c_client_template.dev.mutex.wait_list.prev.base, ~au0828_i2c_client_template.dev.mutex.wait_list.prev.offset, ~au0828_i2c_client_template.dev.mutex.owner.base, ~au0828_i2c_client_template.dev.mutex.owner.offset, ~au0828_i2c_client_template.dev.mutex.name.base, ~au0828_i2c_client_template.dev.mutex.name.offset, ~au0828_i2c_client_template.dev.mutex.magic.base, ~au0828_i2c_client_template.dev.mutex.magic.offset, ~au0828_i2c_client_template.dev.mutex.dep_map.key.base, ~au0828_i2c_client_template.dev.mutex.dep_map.key.offset, ~au0828_i2c_client_template.dev.mutex.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.mutex.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.mutex.dep_map.name.base, ~au0828_i2c_client_template.dev.mutex.dep_map.name.offset, ~au0828_i2c_client_template.dev.mutex.dep_map.cpu, ~au0828_i2c_client_template.dev.mutex.dep_map.ip, ~au0828_i2c_client_template.dev.bus.base, ~au0828_i2c_client_template.dev.bus.offset, ~au0828_i2c_client_template.dev.driver.base, ~au0828_i2c_client_template.dev.driver.offset, ~au0828_i2c_client_template.dev.platform_data.base, ~au0828_i2c_client_template.dev.platform_data.offset, ~au0828_i2c_client_template.dev.power.power_state.event, ~au0828_i2c_client_template.dev.power.can_wakeup, ~au0828_i2c_client_template.dev.power.async_suspend, ~au0828_i2c_client_template.dev.power.is_prepared, ~au0828_i2c_client_template.dev.power.is_suspended, ~au0828_i2c_client_template.dev.power.ignore_children, ~au0828_i2c_client_template.dev.power.early_init, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.magic, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_client_template.dev.power.entry.next.base, ~au0828_i2c_client_template.dev.power.entry.next.offset, ~au0828_i2c_client_template.dev.power.entry.prev.base, ~au0828_i2c_client_template.dev.power.entry.prev.offset, ~au0828_i2c_client_template.dev.power.completion.done, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.magic, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_client_template.dev.power.completion.wait.task_list.next.base, ~au0828_i2c_client_template.dev.power.completion.wait.task_list.next.offset, ~au0828_i2c_client_template.dev.power.completion.wait.task_list.prev.base, ~au0828_i2c_client_template.dev.power.completion.wait.task_list.prev.offset, ~au0828_i2c_client_template.dev.power.wakeup.base, ~au0828_i2c_client_template.dev.power.wakeup.offset, ~au0828_i2c_client_template.dev.power.wakeup_path, ~au0828_i2c_client_template.dev.power.syscore, ~au0828_i2c_client_template.dev.power.suspend_timer.entry.next.base, ~au0828_i2c_client_template.dev.power.suspend_timer.entry.next.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.entry.prev.base, ~au0828_i2c_client_template.dev.power.suspend_timer.entry.prev.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.expires, ~au0828_i2c_client_template.dev.power.suspend_timer.base.base, ~au0828_i2c_client_template.dev.power.suspend_timer.base.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.function.base, ~au0828_i2c_client_template.dev.power.suspend_timer.function.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.data, ~au0828_i2c_client_template.dev.power.suspend_timer.slack, ~au0828_i2c_client_template.dev.power.suspend_timer.start_pid, ~au0828_i2c_client_template.dev.power.suspend_timer.start_site.base, ~au0828_i2c_client_template.dev.power.suspend_timer.start_site.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.start_comm, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.key.base, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.key.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.name.base, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.name.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.cpu, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.ip, ~au0828_i2c_client_template.dev.power.timer_expires, ~au0828_i2c_client_template.dev.power.work.data.counter, ~au0828_i2c_client_template.dev.power.work.entry.next.base, ~au0828_i2c_client_template.dev.power.work.entry.next.offset, ~au0828_i2c_client_template.dev.power.work.entry.prev.base, ~au0828_i2c_client_template.dev.power.work.entry.prev.offset, ~au0828_i2c_client_template.dev.power.work.func.base, ~au0828_i2c_client_template.dev.power.work.func.offset, ~au0828_i2c_client_template.dev.power.work.lockdep_map.key.base, ~au0828_i2c_client_template.dev.power.work.lockdep_map.key.offset, ~au0828_i2c_client_template.dev.power.work.lockdep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.work.lockdep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.work.lockdep_map.name.base, ~au0828_i2c_client_template.dev.power.work.lockdep_map.name.offset, ~au0828_i2c_client_template.dev.power.work.lockdep_map.cpu, ~au0828_i2c_client_template.dev.power.work.lockdep_map.ip, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.magic, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_client_template.dev.power.wait_queue.task_list.next.base, ~au0828_i2c_client_template.dev.power.wait_queue.task_list.next.offset, ~au0828_i2c_client_template.dev.power.wait_queue.task_list.prev.base, ~au0828_i2c_client_template.dev.power.wait_queue.task_list.prev.offset, ~au0828_i2c_client_template.dev.power.usage_count.counter, ~au0828_i2c_client_template.dev.power.child_count.counter, ~au0828_i2c_client_template.dev.power.disable_depth, ~au0828_i2c_client_template.dev.power.idle_notification, ~au0828_i2c_client_template.dev.power.request_pending, ~au0828_i2c_client_template.dev.power.deferred_resume, ~au0828_i2c_client_template.dev.power.run_wake, ~au0828_i2c_client_template.dev.power.runtime_auto, ~au0828_i2c_client_template.dev.power.no_callbacks, ~au0828_i2c_client_template.dev.power.irq_safe, ~au0828_i2c_client_template.dev.power.use_autosuspend, ~au0828_i2c_client_template.dev.power.timer_autosuspends, ~au0828_i2c_client_template.dev.power.memalloc_noio, ~au0828_i2c_client_template.dev.power.request, ~au0828_i2c_client_template.dev.power.runtime_status, ~au0828_i2c_client_template.dev.power.runtime_error, ~au0828_i2c_client_template.dev.power.autosuspend_delay, ~au0828_i2c_client_template.dev.power.last_busy, ~au0828_i2c_client_template.dev.power.active_jiffies, ~au0828_i2c_client_template.dev.power.suspended_jiffies, ~au0828_i2c_client_template.dev.power.accounting_timestamp, ~au0828_i2c_client_template.dev.power.subsys_data.base, ~au0828_i2c_client_template.dev.power.subsys_data.offset, ~au0828_i2c_client_template.dev.power.qos.base, ~au0828_i2c_client_template.dev.power.qos.offset, ~au0828_i2c_client_template.dev.pm_domain.base, ~au0828_i2c_client_template.dev.pm_domain.offset, ~au0828_i2c_client_template.dev.pins.base, ~au0828_i2c_client_template.dev.pins.offset, ~au0828_i2c_client_template.dev.numa_node, ~au0828_i2c_client_template.dev.dma_mask.base, ~au0828_i2c_client_template.dev.dma_mask.offset, ~au0828_i2c_client_template.dev.coherent_dma_mask, ~au0828_i2c_client_template.dev.dma_parms.base, ~au0828_i2c_client_template.dev.dma_parms.offset, ~au0828_i2c_client_template.dev.dma_pools.next.base, ~au0828_i2c_client_template.dev.dma_pools.next.offset, ~au0828_i2c_client_template.dev.dma_pools.prev.base, ~au0828_i2c_client_template.dev.dma_pools.prev.offset, ~au0828_i2c_client_template.dev.dma_mem.base, ~au0828_i2c_client_template.dev.dma_mem.offset, ~au0828_i2c_client_template.dev.archdata.dma_ops.base, ~au0828_i2c_client_template.dev.archdata.dma_ops.offset, ~au0828_i2c_client_template.dev.archdata.iommu.base, ~au0828_i2c_client_template.dev.archdata.iommu.offset, ~au0828_i2c_client_template.dev.of_node.base, ~au0828_i2c_client_template.dev.of_node.offset, ~au0828_i2c_client_template.dev.acpi_node.companion.base, ~au0828_i2c_client_template.dev.acpi_node.companion.offset, ~au0828_i2c_client_template.dev.devt, ~au0828_i2c_client_template.dev.id, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.magic, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_client_template.dev.devres_head.next.base, ~au0828_i2c_client_template.dev.devres_head.next.offset, ~au0828_i2c_client_template.dev.devres_head.prev.base, ~au0828_i2c_client_template.dev.devres_head.prev.offset, ~au0828_i2c_client_template.dev.knode_class.n_klist.base, ~au0828_i2c_client_template.dev.knode_class.n_klist.offset, ~au0828_i2c_client_template.dev.knode_class.n_node.next.base, ~au0828_i2c_client_template.dev.knode_class.n_node.next.offset, ~au0828_i2c_client_template.dev.knode_class.n_node.prev.base, ~au0828_i2c_client_template.dev.knode_class.n_node.prev.offset, ~au0828_i2c_client_template.dev.knode_class.n_ref.refcount.counter, ~au0828_i2c_client_template.dev.class.base, ~au0828_i2c_client_template.dev.class.offset, ~au0828_i2c_client_template.dev.groups.base, ~au0828_i2c_client_template.dev.groups.offset, ~au0828_i2c_client_template.dev.release.base, ~au0828_i2c_client_template.dev.release.offset, ~au0828_i2c_client_template.dev.iommu_group.base, ~au0828_i2c_client_template.dev.iommu_group.offset, ~au0828_i2c_client_template.dev.offline_disabled, ~au0828_i2c_client_template.dev.offline, ~au0828_i2c_client_template.irq, ~au0828_i2c_client_template.detected.next.base, ~au0828_i2c_client_template.detected.next.offset, ~au0828_i2c_client_template.detected.prev.base, ~au0828_i2c_client_template.detected.prev.offset := 0, 0, #t~init4438, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~init4439.base, #t~init4439.offset, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~init4440, 0, 0, #t~init4441.base, #t~init4441.offset, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~union4442.raw_lock.__annonCompField4.head_tail, #t~union4442.raw_lock.__annonCompField4.tickets.head, #t~union4442.raw_lock.__annonCompField4.tickets.tail, #t~union4442.magic, #t~union4442.owner_cpu, #t~union4442.owner.base, #t~union4442.owner.offset, #t~union4442.dep_map.key.base, #t~union4442.dep_map.key.offset, #t~union4442.dep_map.class_cache.base, #t~union4442.dep_map.class_cache.offset, #t~union4442.dep_map.name.base, #t~union4442.dep_map.name.offset, #t~union4442.dep_map.cpu, #t~union4442.dep_map.ip, #t~union4446.__padding, #t~union4446.dep_map.key.base, #t~union4446.dep_map.key.offset, #t~union4446.dep_map.class_cache.base, #t~union4446.dep_map.class_cache.offset, #t~union4446.dep_map.name.base, #t~union4446.dep_map.name.offset, #t~union4446.dep_map.cpu, #t~union4446.dep_map.ip, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~init4447.base, #t~init4447.offset, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~union4448.raw_lock.__annonCompField4.head_tail, #t~union4448.raw_lock.__annonCompField4.tickets.head, #t~union4448.raw_lock.__annonCompField4.tickets.tail, #t~union4448.magic, #t~union4448.owner_cpu, #t~union4448.owner.base, #t~union4448.owner.offset, #t~union4448.dep_map.key.base, #t~union4448.dep_map.key.offset, #t~union4448.dep_map.class_cache.base, #t~union4448.dep_map.class_cache.offset, #t~union4448.dep_map.name.base, #t~union4448.dep_map.name.offset, #t~union4448.dep_map.cpu, #t~union4448.dep_map.ip, #t~union4452.__padding, #t~union4452.dep_map.key.base, #t~union4452.dep_map.key.offset, #t~union4452.dep_map.class_cache.base, #t~union4452.dep_map.class_cache.offset, #t~union4452.dep_map.name.base, #t~union4452.dep_map.name.offset, #t~union4452.dep_map.cpu, #t~union4452.dep_map.ip, 0, 0, 0, 0, 0, #t~union4453.raw_lock.__annonCompField4.head_tail, #t~union4453.raw_lock.__annonCompField4.tickets.head, #t~union4453.raw_lock.__annonCompField4.tickets.tail, #t~union4453.magic, #t~union4453.owner_cpu, #t~union4453.owner.base, #t~union4453.owner.offset, #t~union4453.dep_map.key.base, #t~union4453.dep_map.key.offset, #t~union4453.dep_map.class_cache.base, #t~union4453.dep_map.class_cache.offset, #t~union4453.dep_map.name.base, #t~union4453.dep_map.name.offset, #t~union4453.dep_map.cpu, #t~union4453.dep_map.ip, #t~union4457.__padding, #t~union4457.dep_map.key.base, #t~union4457.dep_map.key.offset, #t~union4457.dep_map.class_cache.base, #t~union4457.dep_map.class_cache.offset, #t~union4457.dep_map.name.base, #t~union4457.dep_map.name.offset, #t~union4457.dep_map.cpu, #t~union4457.dep_map.ip, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~init4458, 0, 0, #t~init4459.base, #t~init4459.offset, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~init4460.base, #t~init4460.offset, 0, 0, 0, 0, #t~union4461.raw_lock.__annonCompField4.head_tail, #t~union4461.raw_lock.__annonCompField4.tickets.head, #t~union4461.raw_lock.__annonCompField4.tickets.tail, #t~union4461.magic, #t~union4461.owner_cpu, #t~union4461.owner.base, #t~union4461.owner.offset, #t~union4461.dep_map.key.base, #t~union4461.dep_map.key.offset, #t~union4461.dep_map.class_cache.base, #t~union4461.dep_map.class_cache.offset, #t~union4461.dep_map.name.base, #t~union4461.dep_map.name.offset, #t~union4461.dep_map.cpu, #t~union4461.dep_map.ip, #t~union4465.__padding, #t~union4465.dep_map.key.base, #t~union4465.dep_map.key.offset, #t~union4465.dep_map.class_cache.base, #t~union4465.dep_map.class_cache.offset, #t~union4465.dep_map.name.base, #t~union4465.dep_map.name.offset, #t~union4465.dep_map.cpu, #t~union4465.dep_map.ip, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~union4466.raw_lock.__annonCompField4.head_tail, #t~union4466.raw_lock.__annonCompField4.tickets.head, #t~union4466.raw_lock.__annonCompField4.tickets.tail, #t~union4466.magic, #t~union4466.owner_cpu, #t~union4466.owner.base, #t~union4466.owner.offset, #t~union4466.dep_map.key.base, #t~union4466.dep_map.key.offset, #t~union4466.dep_map.class_cache.base, #t~union4466.dep_map.class_cache.offset, #t~union4466.dep_map.name.base, #t~union4466.dep_map.name.offset, #t~union4466.dep_map.cpu, #t~union4466.dep_map.ip, #t~union4470.__padding, #t~union4470.dep_map.key.base, #t~union4470.dep_map.key.offset, #t~union4470.dep_map.class_cache.base, #t~union4470.dep_map.class_cache.offset, #t~union4470.dep_map.name.base, #t~union4470.dep_map.name.offset, #t~union4470.dep_map.cpu, #t~union4470.dep_map.ip, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
    havoc #t~init4438;
    havoc #t~init4439.base, #t~init4439.offset;
    havoc #t~init4440;
    havoc #t~init4441.base, #t~init4441.offset;
    havoc #t~union4443;
    havoc #t~union4444.head, #t~union4444.tail;
    havoc #t~init4445.base, #t~init4445.offset;
    havoc #t~union4442.raw_lock.__annonCompField4.head_tail, #t~union4442.raw_lock.__annonCompField4.tickets.head, #t~union4442.raw_lock.__annonCompField4.tickets.tail, #t~union4442.magic, #t~union4442.owner_cpu, #t~union4442.owner.base, #t~union4442.owner.offset, #t~union4442.dep_map.key.base, #t~union4442.dep_map.key.offset, #t~union4442.dep_map.class_cache.base, #t~union4442.dep_map.class_cache.offset, #t~union4442.dep_map.name.base, #t~union4442.dep_map.name.offset, #t~union4442.dep_map.cpu, #t~union4442.dep_map.ip;
    havoc #t~union4446.__padding, #t~union4446.dep_map.key.base, #t~union4446.dep_map.key.offset, #t~union4446.dep_map.class_cache.base, #t~union4446.dep_map.class_cache.offset, #t~union4446.dep_map.name.base, #t~union4446.dep_map.name.offset, #t~union4446.dep_map.cpu, #t~union4446.dep_map.ip;
    havoc #t~init4447.base, #t~init4447.offset;
    havoc #t~union4449;
    havoc #t~union4450.head, #t~union4450.tail;
    havoc #t~init4451.base, #t~init4451.offset;
    havoc #t~union4448.raw_lock.__annonCompField4.head_tail, #t~union4448.raw_lock.__annonCompField4.tickets.head, #t~union4448.raw_lock.__annonCompField4.tickets.tail, #t~union4448.magic, #t~union4448.owner_cpu, #t~union4448.owner.base, #t~union4448.owner.offset, #t~union4448.dep_map.key.base, #t~union4448.dep_map.key.offset, #t~union4448.dep_map.class_cache.base, #t~union4448.dep_map.class_cache.offset, #t~union4448.dep_map.name.base, #t~union4448.dep_map.name.offset, #t~union4448.dep_map.cpu, #t~union4448.dep_map.ip;
    havoc #t~union4452.__padding, #t~union4452.dep_map.key.base, #t~union4452.dep_map.key.offset, #t~union4452.dep_map.class_cache.base, #t~union4452.dep_map.class_cache.offset, #t~union4452.dep_map.name.base, #t~union4452.dep_map.name.offset, #t~union4452.dep_map.cpu, #t~union4452.dep_map.ip;
    havoc #t~union4454;
    havoc #t~union4455.head, #t~union4455.tail;
    havoc #t~init4456.base, #t~init4456.offset;
    havoc #t~union4453.raw_lock.__annonCompField4.head_tail, #t~union4453.raw_lock.__annonCompField4.tickets.head, #t~union4453.raw_lock.__annonCompField4.tickets.tail, #t~union4453.magic, #t~union4453.owner_cpu, #t~union4453.owner.base, #t~union4453.owner.offset, #t~union4453.dep_map.key.base, #t~union4453.dep_map.key.offset, #t~union4453.dep_map.class_cache.base, #t~union4453.dep_map.class_cache.offset, #t~union4453.dep_map.name.base, #t~union4453.dep_map.name.offset, #t~union4453.dep_map.cpu, #t~union4453.dep_map.ip;
    havoc #t~union4457.__padding, #t~union4457.dep_map.key.base, #t~union4457.dep_map.key.offset, #t~union4457.dep_map.class_cache.base, #t~union4457.dep_map.class_cache.offset, #t~union4457.dep_map.name.base, #t~union4457.dep_map.name.offset, #t~union4457.dep_map.cpu, #t~union4457.dep_map.ip;
    havoc #t~init4458;
    havoc #t~init4459.base, #t~init4459.offset;
    havoc #t~init4460.base, #t~init4460.offset;
    havoc #t~union4462;
    havoc #t~union4463.head, #t~union4463.tail;
    havoc #t~init4464.base, #t~init4464.offset;
    havoc #t~union4461.raw_lock.__annonCompField4.head_tail, #t~union4461.raw_lock.__annonCompField4.tickets.head, #t~union4461.raw_lock.__annonCompField4.tickets.tail, #t~union4461.magic, #t~union4461.owner_cpu, #t~union4461.owner.base, #t~union4461.owner.offset, #t~union4461.dep_map.key.base, #t~union4461.dep_map.key.offset, #t~union4461.dep_map.class_cache.base, #t~union4461.dep_map.class_cache.offset, #t~union4461.dep_map.name.base, #t~union4461.dep_map.name.offset, #t~union4461.dep_map.cpu, #t~union4461.dep_map.ip;
    havoc #t~union4465.__padding, #t~union4465.dep_map.key.base, #t~union4465.dep_map.key.offset, #t~union4465.dep_map.class_cache.base, #t~union4465.dep_map.class_cache.offset, #t~union4465.dep_map.name.base, #t~union4465.dep_map.name.offset, #t~union4465.dep_map.cpu, #t~union4465.dep_map.ip;
    havoc #t~union4467;
    havoc #t~union4468.head, #t~union4468.tail;
    havoc #t~init4469.base, #t~init4469.offset;
    havoc #t~union4466.raw_lock.__annonCompField4.head_tail, #t~union4466.raw_lock.__annonCompField4.tickets.head, #t~union4466.raw_lock.__annonCompField4.tickets.tail, #t~union4466.magic, #t~union4466.owner_cpu, #t~union4466.owner.base, #t~union4466.owner.offset, #t~union4466.dep_map.key.base, #t~union4466.dep_map.key.offset, #t~union4466.dep_map.class_cache.base, #t~union4466.dep_map.class_cache.offset, #t~union4466.dep_map.name.base, #t~union4466.dep_map.name.offset, #t~union4466.dep_map.cpu, #t~union4466.dep_map.ip;
    havoc #t~union4470.__padding, #t~union4470.dep_map.key.base, #t~union4470.dep_map.key.offset, #t~union4470.dep_map.class_cache.base, #t~union4470.dep_map.class_cache.offset, #t~union4470.dep_map.name.base, #t~union4470.dep_map.name.offset, #t~union4470.dep_map.cpu, #t~union4470.dep_map.ip;
    ~ldv_4_callback_func_1_ptr.base, ~ldv_4_callback_func_1_ptr.offset := 0, 0;
    ~ldv_4_callback_mmap.base, ~ldv_4_callback_mmap.offset := 0, 0;
    ~ldv_4_callback_poll.base, ~ldv_4_callback_poll.offset := 0, 0;
    ~ldv_4_callback_read.base, ~ldv_4_callback_read.offset := 0, 0;
    ~ldv_4_callback_unlocked_ioctl.base, ~ldv_4_callback_unlocked_ioctl.offset := 0, 0;
    ~ldv_4_callback_vidioc_cropcap.base, ~ldv_4_callback_vidioc_cropcap.offset := 0, 0;
    ~ldv_4_callback_vidioc_dqbuf.base, ~ldv_4_callback_vidioc_dqbuf.offset := 0, 0;
    ~ldv_4_callback_vidioc_enum_fmt_vid_cap.base, ~ldv_4_callback_vidioc_enum_fmt_vid_cap.offset := 0, 0;
    ~ldv_4_callback_vidioc_enum_input.base, ~ldv_4_callback_vidioc_enum_input.offset := 0, 0;
    ~ldv_4_callback_vidioc_enumaudio.base, ~ldv_4_callback_vidioc_enumaudio.offset := 0, 0;
    ~ldv_4_callback_vidioc_g_audio.base, ~ldv_4_callback_vidioc_g_audio.offset := 0, 0;
    ~ldv_4_callback_vidioc_g_fmt_vbi_cap.base, ~ldv_4_callback_vidioc_g_fmt_vbi_cap.offset := 0, 0;
    ~ldv_4_callback_vidioc_g_fmt_vid_cap.base, ~ldv_4_callback_vidioc_g_fmt_vid_cap.offset := 0, 0;
    ~ldv_4_callback_vidioc_g_frequency.base, ~ldv_4_callback_vidioc_g_frequency.offset := 0, 0;
    ~ldv_4_callback_vidioc_g_input.base, ~ldv_4_callback_vidioc_g_input.offset := 0, 0;
    ~ldv_4_callback_vidioc_g_register.base, ~ldv_4_callback_vidioc_g_register.offset := 0, 0;
    ~ldv_4_callback_vidioc_g_std.base, ~ldv_4_callback_vidioc_g_std.offset := 0, 0;
    ~ldv_4_callback_vidioc_g_tuner.base, ~ldv_4_callback_vidioc_g_tuner.offset := 0, 0;
    ~ldv_4_callback_vidioc_log_status.base, ~ldv_4_callback_vidioc_log_status.offset := 0, 0;
    ~ldv_4_callback_vidioc_qbuf.base, ~ldv_4_callback_vidioc_qbuf.offset := 0, 0;
    ~ldv_4_callback_vidioc_querybuf.base, ~ldv_4_callback_vidioc_querybuf.offset := 0, 0;
    ~ldv_4_callback_vidioc_querycap.base, ~ldv_4_callback_vidioc_querycap.offset := 0, 0;
    ~ldv_4_callback_vidioc_reqbufs.base, ~ldv_4_callback_vidioc_reqbufs.offset := 0, 0;
    ~ldv_4_callback_vidioc_s_audio.base, ~ldv_4_callback_vidioc_s_audio.offset := 0, 0;
    ~ldv_4_callback_vidioc_s_fmt_vbi_cap.base, ~ldv_4_callback_vidioc_s_fmt_vbi_cap.offset := 0, 0;
    ~ldv_4_callback_vidioc_s_fmt_vid_cap.base, ~ldv_4_callback_vidioc_s_fmt_vid_cap.offset := 0, 0;
    ~ldv_4_callback_vidioc_s_frequency.base, ~ldv_4_callback_vidioc_s_frequency.offset := 0, 0;
    ~ldv_4_callback_vidioc_s_input.base, ~ldv_4_callback_vidioc_s_input.offset := 0, 0;
    ~ldv_4_callback_vidioc_s_register.base, ~ldv_4_callback_vidioc_s_register.offset := 0, 0;
    ~ldv_4_callback_vidioc_s_std.base, ~ldv_4_callback_vidioc_s_std.offset := 0, 0;
    ~ldv_4_callback_vidioc_s_tuner.base, ~ldv_4_callback_vidioc_s_tuner.offset := 0, 0;
    ~ldv_4_callback_vidioc_streamoff.base, ~ldv_4_callback_vidioc_streamoff.offset := 0, 0;
    ~ldv_4_callback_vidioc_streamon.base, ~ldv_4_callback_vidioc_streamon.offset := 0, 0;
    ~ldv_4_callback_vidioc_subscribe_event.base, ~ldv_4_callback_vidioc_subscribe_event.offset := 0, 0;
    ~ldv_4_callback_vidioc_try_fmt_vbi_cap.base, ~ldv_4_callback_vidioc_try_fmt_vbi_cap.offset := 0, 0;
    ~ldv_4_callback_vidioc_try_fmt_vid_cap.base, ~ldv_4_callback_vidioc_try_fmt_vid_cap.offset := 0, 0;
    ~ldv_4_callback_vidioc_unsubscribe_event.base, ~ldv_4_callback_vidioc_unsubscribe_event.offset := 0, 0;
    ~ldv_4_container_v4l2_file_operations.base, ~ldv_4_container_v4l2_file_operations.offset := 0, 0;
    ~ldv_4_resource_struct_i2c_adapter.base, ~ldv_4_resource_struct_i2c_adapter.offset := 0, 0;
    ~ldv_4_resource_struct_video_device.base, ~ldv_4_resource_struct_video_device.offset := 0, 0;
    ~ldv_4_callback_functionality.base, ~ldv_4_callback_functionality.offset := #funAddr~au0828_functionality.base, #funAddr~au0828_functionality.offset;
    ~ldv_4_callback_master_xfer.base, ~ldv_4_callback_master_xfer.offset := #funAddr~i2c_xfer.base, #funAddr~i2c_xfer.offset;
    #t~init4471.type, #t~init4471.vmux, #t~init4471.amux, #t~init4471.audio_setup.base, #t~init4471.audio_setup.offset := #t~init4471.type[0 := 0], #t~init4471.vmux[0 := 0], #t~init4471.amux[0 := 0], #t~init4471.audio_setup.base[0 := 0], #t~init4471.audio_setup.offset[0 := 0];
    #t~init4471.type, #t~init4471.vmux, #t~init4471.amux, #t~init4471.audio_setup.base, #t~init4471.audio_setup.offset := #t~init4471.type[1 := 0], #t~init4471.vmux[1 := 0], #t~init4471.amux[1 := 0], #t~init4471.audio_setup.base[1 := 0], #t~init4471.audio_setup.offset[1 := 0];
    #t~init4471.type, #t~init4471.vmux, #t~init4471.amux, #t~init4471.audio_setup.base, #t~init4471.audio_setup.offset := #t~init4471.type[2 := 0], #t~init4471.vmux[2 := 0], #t~init4471.amux[2 := 0], #t~init4471.audio_setup.base[2 := 0], #t~init4471.audio_setup.offset[2 := 0];
    #t~init4471.type, #t~init4471.vmux, #t~init4471.amux, #t~init4471.audio_setup.base, #t~init4471.audio_setup.offset := #t~init4471.type[3 := 0], #t~init4471.vmux[3 := 0], #t~init4471.amux[3 := 0], #t~init4471.audio_setup.base[3 := 0], #t~init4471.audio_setup.offset[3 := 0];
    ~au0828_boards.name.base, ~au0828_boards.name.offset, ~au0828_boards.tuner_type, ~au0828_boards.tuner_addr, ~au0828_boards.i2c_clk_divider, ~au0828_boards.input.type, ~au0828_boards.input.vmux, ~au0828_boards.input.amux, ~au0828_boards.input.audio_setup.base, ~au0828_boards.input.audio_setup.offset := ~au0828_boards.name.base[0 := 0], ~au0828_boards.name.offset[0 := 0], ~au0828_boards.tuner_type[0 := 0], ~au0828_boards.tuner_addr[0 := 0], ~au0828_boards.i2c_clk_divider[0 := 0], ~au0828_boards.input.type[0 := #t~init4471.type], ~au0828_boards.input.vmux[0 := #t~init4471.vmux], ~au0828_boards.input.amux[0 := #t~init4471.amux], ~au0828_boards.input.audio_setup.base[0 := #t~init4471.audio_setup.base], ~au0828_boards.input.audio_setup.offset[0 := #t~init4471.audio_setup.offset];
    #t~init4472.type, #t~init4472.vmux, #t~init4472.amux, #t~init4472.audio_setup.base, #t~init4472.audio_setup.offset := #t~init4472.type[0 := 0], #t~init4472.vmux[0 := 0], #t~init4472.amux[0 := 0], #t~init4472.audio_setup.base[0 := 0], #t~init4472.audio_setup.offset[0 := 0];
    #t~init4472.type, #t~init4472.vmux, #t~init4472.amux, #t~init4472.audio_setup.base, #t~init4472.audio_setup.offset := #t~init4472.type[1 := 0], #t~init4472.vmux[1 := 0], #t~init4472.amux[1 := 0], #t~init4472.audio_setup.base[1 := 0], #t~init4472.audio_setup.offset[1 := 0];
    #t~init4472.type, #t~init4472.vmux, #t~init4472.amux, #t~init4472.audio_setup.base, #t~init4472.audio_setup.offset := #t~init4472.type[2 := 0], #t~init4472.vmux[2 := 0], #t~init4472.amux[2 := 0], #t~init4472.audio_setup.base[2 := 0], #t~init4472.audio_setup.offset[2 := 0];
    #t~init4472.type, #t~init4472.vmux, #t~init4472.amux, #t~init4472.audio_setup.base, #t~init4472.audio_setup.offset := #t~init4472.type[3 := 0], #t~init4472.vmux[3 := 0], #t~init4472.amux[3 := 0], #t~init4472.audio_setup.base[3 := 0], #t~init4472.audio_setup.offset[3 := 0];
    ~au0828_boards.name.base, ~au0828_boards.name.offset, ~au0828_boards.tuner_type, ~au0828_boards.tuner_addr, ~au0828_boards.i2c_clk_divider, ~au0828_boards.input.type, ~au0828_boards.input.vmux, ~au0828_boards.input.amux, ~au0828_boards.input.audio_setup.base, ~au0828_boards.input.audio_setup.offset := ~au0828_boards.name.base[1 := 0], ~au0828_boards.name.offset[1 := 0], ~au0828_boards.tuner_type[1 := 0], ~au0828_boards.tuner_addr[1 := 0], ~au0828_boards.i2c_clk_divider[1 := 0], ~au0828_boards.input.type[1 := #t~init4472.type], ~au0828_boards.input.vmux[1 := #t~init4472.vmux], ~au0828_boards.input.amux[1 := #t~init4472.amux], ~au0828_boards.input.audio_setup.base[1 := #t~init4472.audio_setup.base], ~au0828_boards.input.audio_setup.offset[1 := #t~init4472.audio_setup.offset];
    #t~init4473.type, #t~init4473.vmux, #t~init4473.amux, #t~init4473.audio_setup.base, #t~init4473.audio_setup.offset := #t~init4473.type[0 := 0], #t~init4473.vmux[0 := 0], #t~init4473.amux[0 := 0], #t~init4473.audio_setup.base[0 := 0], #t~init4473.audio_setup.offset[0 := 0];
    #t~init4473.type, #t~init4473.vmux, #t~init4473.amux, #t~init4473.audio_setup.base, #t~init4473.audio_setup.offset := #t~init4473.type[1 := 0], #t~init4473.vmux[1 := 0], #t~init4473.amux[1 := 0], #t~init4473.audio_setup.base[1 := 0], #t~init4473.audio_setup.offset[1 := 0];
    #t~init4473.type, #t~init4473.vmux, #t~init4473.amux, #t~init4473.audio_setup.base, #t~init4473.audio_setup.offset := #t~init4473.type[2 := 0], #t~init4473.vmux[2 := 0], #t~init4473.amux[2 := 0], #t~init4473.audio_setup.base[2 := 0], #t~init4473.audio_setup.offset[2 := 0];
    #t~init4473.type, #t~init4473.vmux, #t~init4473.amux, #t~init4473.audio_setup.base, #t~init4473.audio_setup.offset := #t~init4473.type[3 := 0], #t~init4473.vmux[3 := 0], #t~init4473.amux[3 := 0], #t~init4473.audio_setup.base[3 := 0], #t~init4473.audio_setup.offset[3 := 0];
    ~au0828_boards.name.base, ~au0828_boards.name.offset, ~au0828_boards.tuner_type, ~au0828_boards.tuner_addr, ~au0828_boards.i2c_clk_divider, ~au0828_boards.input.type, ~au0828_boards.input.vmux, ~au0828_boards.input.amux, ~au0828_boards.input.audio_setup.base, ~au0828_boards.input.audio_setup.offset := ~au0828_boards.name.base[2 := 0], ~au0828_boards.name.offset[2 := 0], ~au0828_boards.tuner_type[2 := 0], ~au0828_boards.tuner_addr[2 := 0], ~au0828_boards.i2c_clk_divider[2 := 0], ~au0828_boards.input.type[2 := #t~init4473.type], ~au0828_boards.input.vmux[2 := #t~init4473.vmux], ~au0828_boards.input.amux[2 := #t~init4473.amux], ~au0828_boards.input.audio_setup.base[2 := #t~init4473.audio_setup.base], ~au0828_boards.input.audio_setup.offset[2 := #t~init4473.audio_setup.offset];
    #t~init4474.type, #t~init4474.vmux, #t~init4474.amux, #t~init4474.audio_setup.base, #t~init4474.audio_setup.offset := #t~init4474.type[0 := 0], #t~init4474.vmux[0 := 0], #t~init4474.amux[0 := 0], #t~init4474.audio_setup.base[0 := 0], #t~init4474.audio_setup.offset[0 := 0];
    #t~init4474.type, #t~init4474.vmux, #t~init4474.amux, #t~init4474.audio_setup.base, #t~init4474.audio_setup.offset := #t~init4474.type[1 := 0], #t~init4474.vmux[1 := 0], #t~init4474.amux[1 := 0], #t~init4474.audio_setup.base[1 := 0], #t~init4474.audio_setup.offset[1 := 0];
    #t~init4474.type, #t~init4474.vmux, #t~init4474.amux, #t~init4474.audio_setup.base, #t~init4474.audio_setup.offset := #t~init4474.type[2 := 0], #t~init4474.vmux[2 := 0], #t~init4474.amux[2 := 0], #t~init4474.audio_setup.base[2 := 0], #t~init4474.audio_setup.offset[2 := 0];
    #t~init4474.type, #t~init4474.vmux, #t~init4474.amux, #t~init4474.audio_setup.base, #t~init4474.audio_setup.offset := #t~init4474.type[3 := 0], #t~init4474.vmux[3 := 0], #t~init4474.amux[3 := 0], #t~init4474.audio_setup.base[3 := 0], #t~init4474.audio_setup.offset[3 := 0];
    ~au0828_boards.name.base, ~au0828_boards.name.offset, ~au0828_boards.tuner_type, ~au0828_boards.tuner_addr, ~au0828_boards.i2c_clk_divider, ~au0828_boards.input.type, ~au0828_boards.input.vmux, ~au0828_boards.input.amux, ~au0828_boards.input.audio_setup.base, ~au0828_boards.input.audio_setup.offset := ~au0828_boards.name.base[3 := 0], ~au0828_boards.name.offset[3 := 0], ~au0828_boards.tuner_type[3 := 0], ~au0828_boards.tuner_addr[3 := 0], ~au0828_boards.i2c_clk_divider[3 := 0], ~au0828_boards.input.type[3 := #t~init4474.type], ~au0828_boards.input.vmux[3 := #t~init4474.vmux], ~au0828_boards.input.amux[3 := #t~init4474.amux], ~au0828_boards.input.audio_setup.base[3 := #t~init4474.audio_setup.base], ~au0828_boards.input.audio_setup.offset[3 := #t~init4474.audio_setup.offset];
    #t~init4475.type, #t~init4475.vmux, #t~init4475.amux, #t~init4475.audio_setup.base, #t~init4475.audio_setup.offset := #t~init4475.type[0 := 0], #t~init4475.vmux[0 := 0], #t~init4475.amux[0 := 0], #t~init4475.audio_setup.base[0 := 0], #t~init4475.audio_setup.offset[0 := 0];
    #t~init4475.type, #t~init4475.vmux, #t~init4475.amux, #t~init4475.audio_setup.base, #t~init4475.audio_setup.offset := #t~init4475.type[1 := 0], #t~init4475.vmux[1 := 0], #t~init4475.amux[1 := 0], #t~init4475.audio_setup.base[1 := 0], #t~init4475.audio_setup.offset[1 := 0];
    #t~init4475.type, #t~init4475.vmux, #t~init4475.amux, #t~init4475.audio_setup.base, #t~init4475.audio_setup.offset := #t~init4475.type[2 := 0], #t~init4475.vmux[2 := 0], #t~init4475.amux[2 := 0], #t~init4475.audio_setup.base[2 := 0], #t~init4475.audio_setup.offset[2 := 0];
    #t~init4475.type, #t~init4475.vmux, #t~init4475.amux, #t~init4475.audio_setup.base, #t~init4475.audio_setup.offset := #t~init4475.type[3 := 0], #t~init4475.vmux[3 := 0], #t~init4475.amux[3 := 0], #t~init4475.audio_setup.base[3 := 0], #t~init4475.audio_setup.offset[3 := 0];
    ~au0828_boards.name.base, ~au0828_boards.name.offset, ~au0828_boards.tuner_type, ~au0828_boards.tuner_addr, ~au0828_boards.i2c_clk_divider, ~au0828_boards.input.type, ~au0828_boards.input.vmux, ~au0828_boards.input.amux, ~au0828_boards.input.audio_setup.base, ~au0828_boards.input.audio_setup.offset := ~au0828_boards.name.base[4 := 0], ~au0828_boards.name.offset[4 := 0], ~au0828_boards.tuner_type[4 := 0], ~au0828_boards.tuner_addr[4 := 0], ~au0828_boards.i2c_clk_divider[4 := 0], ~au0828_boards.input.type[4 := #t~init4475.type], ~au0828_boards.input.vmux[4 := #t~init4475.vmux], ~au0828_boards.input.amux[4 := #t~init4475.amux], ~au0828_boards.input.audio_setup.base[4 := #t~init4475.audio_setup.base], ~au0828_boards.input.audio_setup.offset[4 := #t~init4475.audio_setup.offset];
    #t~init4476.type, #t~init4476.vmux, #t~init4476.amux, #t~init4476.audio_setup.base, #t~init4476.audio_setup.offset := #t~init4476.type[0 := 0], #t~init4476.vmux[0 := 0], #t~init4476.amux[0 := 0], #t~init4476.audio_setup.base[0 := 0], #t~init4476.audio_setup.offset[0 := 0];
    #t~init4476.type, #t~init4476.vmux, #t~init4476.amux, #t~init4476.audio_setup.base, #t~init4476.audio_setup.offset := #t~init4476.type[1 := 0], #t~init4476.vmux[1 := 0], #t~init4476.amux[1 := 0], #t~init4476.audio_setup.base[1 := 0], #t~init4476.audio_setup.offset[1 := 0];
    #t~init4476.type, #t~init4476.vmux, #t~init4476.amux, #t~init4476.audio_setup.base, #t~init4476.audio_setup.offset := #t~init4476.type[2 := 0], #t~init4476.vmux[2 := 0], #t~init4476.amux[2 := 0], #t~init4476.audio_setup.base[2 := 0], #t~init4476.audio_setup.offset[2 := 0];
    #t~init4476.type, #t~init4476.vmux, #t~init4476.amux, #t~init4476.audio_setup.base, #t~init4476.audio_setup.offset := #t~init4476.type[3 := 0], #t~init4476.vmux[3 := 0], #t~init4476.amux[3 := 0], #t~init4476.audio_setup.base[3 := 0], #t~init4476.audio_setup.offset[3 := 0];
    ~au0828_boards.name.base, ~au0828_boards.name.offset, ~au0828_boards.tuner_type, ~au0828_boards.tuner_addr, ~au0828_boards.i2c_clk_divider, ~au0828_boards.input.type, ~au0828_boards.input.vmux, ~au0828_boards.input.amux, ~au0828_boards.input.audio_setup.base, ~au0828_boards.input.audio_setup.offset := ~au0828_boards.name.base[5 := 0], ~au0828_boards.name.offset[5 := 0], ~au0828_boards.tuner_type[5 := 0], ~au0828_boards.tuner_addr[5 := 0], ~au0828_boards.i2c_clk_divider[5 := 0], ~au0828_boards.input.type[5 := #t~init4476.type], ~au0828_boards.input.vmux[5 := #t~init4476.vmux], ~au0828_boards.input.amux[5 := #t~init4476.amux], ~au0828_boards.input.audio_setup.base[5 := #t~init4476.audio_setup.base], ~au0828_boards.input.audio_setup.offset[5 := #t~init4476.audio_setup.offset];
    havoc #t~init4471.type, #t~init4471.vmux, #t~init4471.amux, #t~init4471.audio_setup.base, #t~init4471.audio_setup.offset;
    havoc #t~init4472.type, #t~init4472.vmux, #t~init4472.amux, #t~init4472.audio_setup.base, #t~init4472.audio_setup.offset;
    havoc #t~init4473.type, #t~init4473.vmux, #t~init4473.amux, #t~init4473.audio_setup.base, #t~init4473.audio_setup.offset;
    havoc #t~init4474.type, #t~init4474.vmux, #t~init4474.amux, #t~init4474.audio_setup.base, #t~init4474.audio_setup.offset;
    havoc #t~init4475.type, #t~init4475.vmux, #t~init4475.amux, #t~init4475.audio_setup.base, #t~init4475.audio_setup.offset;
    havoc #t~init4476.type, #t~init4476.vmux, #t~init4476.amux, #t~init4476.audio_setup.base, #t~init4476.audio_setup.offset;
    call ~#hauppauge_hvr950q_led_states.base, ~#hauppauge_hvr950q_led_states.offset := #Ultimate.alloc(3);
    call write~int(0, ~#hauppauge_hvr950q_led_states.base, ~#hauppauge_hvr950q_led_states.offset + 0, 1);
    call write~int(2, ~#hauppauge_hvr950q_led_states.base, ~#hauppauge_hvr950q_led_states.offset + 1, 1);
    call write~int(4, ~#hauppauge_hvr950q_led_states.base, ~#hauppauge_hvr950q_led_states.offset + 2, 1);
    call ~#hauppauge_hvr950q_led_cfg.base, ~#hauppauge_hvr950q_led_cfg.offset := #Ultimate.alloc(26);
    call write~int(200, ~#hauppauge_hvr950q_led_cfg.base, ~#hauppauge_hvr950q_led_cfg.offset + 0, 2);
    call write~int(250, ~#hauppauge_hvr950q_led_cfg.base, ~#hauppauge_hvr950q_led_cfg.offset + 2, 2);
    call write~int(320, ~#hauppauge_hvr950q_led_cfg.base, ~#hauppauge_hvr950q_led_cfg.offset + 4, 2);
    call write~int(224, ~#hauppauge_hvr950q_led_cfg.base, ~#hauppauge_hvr950q_led_cfg.offset + 6, 2);
    call write~int(24582, ~#hauppauge_hvr950q_led_cfg.base, ~#hauppauge_hvr950q_led_cfg.offset + 8, 2);
    call write~int(1632, ~#hauppauge_hvr950q_led_cfg.base, ~#hauppauge_hvr950q_led_cfg.offset + 10, 2);
    call write~int(226, ~#hauppauge_hvr950q_led_cfg.base, ~#hauppauge_hvr950q_led_cfg.offset + 12, 2);
    call write~$Pointer$(~#hauppauge_hvr950q_led_states.base, ~#hauppauge_hvr950q_led_states.offset, ~#hauppauge_hvr950q_led_cfg.base, ~#hauppauge_hvr950q_led_cfg.offset + 14, 8);
    call write~int(3, ~#hauppauge_hvr950q_led_cfg.base, ~#hauppauge_hvr950q_led_cfg.offset + 22, 4);
    call ~#hauppauge_hvr950q_config.base, ~#hauppauge_hvr950q_config.offset := #Ultimate.alloc(18);
    call write~int(71, ~#hauppauge_hvr950q_config.base, ~#hauppauge_hvr950q_config.offset + 0, 1);
    call write~int(1, ~#hauppauge_hvr950q_config.base, ~#hauppauge_hvr950q_config.offset + 1, 1);
    call write~$Pointer$(~#hauppauge_hvr950q_led_cfg.base, ~#hauppauge_hvr950q_led_cfg.offset, ~#hauppauge_hvr950q_config.base, ~#hauppauge_hvr950q_config.offset + 2, 8);
    call write~int(0, ~#hauppauge_hvr950q_config.base, ~#hauppauge_hvr950q_config.offset + 10, 4);
    call write~int(0, ~#hauppauge_hvr950q_config.base, ~#hauppauge_hvr950q_config.offset + 14, 4);
    call ~#fusionhdtv7usb_config.base, ~#fusionhdtv7usb_config.offset := #Ultimate.alloc(18);
    call write~int(71, ~#fusionhdtv7usb_config.base, ~#fusionhdtv7usb_config.offset + 0, 1);
    call write~int(1, ~#fusionhdtv7usb_config.base, ~#fusionhdtv7usb_config.offset + 1, 1);
    call write~$Pointer$(0, 0, ~#fusionhdtv7usb_config.base, ~#fusionhdtv7usb_config.offset + 2, 8);
    call write~int(0, ~#fusionhdtv7usb_config.base, ~#fusionhdtv7usb_config.offset + 10, 4);
    call write~int(0, ~#fusionhdtv7usb_config.base, ~#fusionhdtv7usb_config.offset + 14, 4);
    call ~#hauppauge_woodbury_config.base, ~#hauppauge_woodbury_config.offset := #Ultimate.alloc(18);
    call write~int(71, ~#hauppauge_woodbury_config.base, ~#hauppauge_woodbury_config.offset + 0, 1);
    call write~int(1, ~#hauppauge_woodbury_config.base, ~#hauppauge_woodbury_config.offset + 1, 1);
    call write~$Pointer$(0, 0, ~#hauppauge_woodbury_config.base, ~#hauppauge_woodbury_config.offset + 2, 8);
    call write~int(2, ~#hauppauge_woodbury_config.base, ~#hauppauge_woodbury_config.offset + 10, 4);
    call write~int(1, ~#hauppauge_woodbury_config.base, ~#hauppauge_woodbury_config.offset + 14, 4);
    call ~#hauppauge_xc5000a_config.base, ~#hauppauge_xc5000a_config.offset := #Ultimate.alloc(12);
    call write~int(97, ~#hauppauge_xc5000a_config.base, ~#hauppauge_xc5000a_config.offset + 0, 1);
    call write~int(6000, ~#hauppauge_xc5000a_config.base, ~#hauppauge_xc5000a_config.offset + 1, 4);
    call write~int(0, ~#hauppauge_xc5000a_config.base, ~#hauppauge_xc5000a_config.offset + 5, 1);
    call write~int(0, ~#hauppauge_xc5000a_config.base, ~#hauppauge_xc5000a_config.offset + 6, 2);
    call write~int(1, ~#hauppauge_xc5000a_config.base, ~#hauppauge_xc5000a_config.offset + 8, 4);
    call ~#hauppauge_xc5000c_config.base, ~#hauppauge_xc5000c_config.offset := #Ultimate.alloc(12);
    call write~int(97, ~#hauppauge_xc5000c_config.base, ~#hauppauge_xc5000c_config.offset + 0, 1);
    call write~int(6000, ~#hauppauge_xc5000c_config.base, ~#hauppauge_xc5000c_config.offset + 1, 4);
    call write~int(0, ~#hauppauge_xc5000c_config.base, ~#hauppauge_xc5000c_config.offset + 5, 1);
    call write~int(0, ~#hauppauge_xc5000c_config.base, ~#hauppauge_xc5000c_config.offset + 6, 2);
    call write~int(2, ~#hauppauge_xc5000c_config.base, ~#hauppauge_xc5000c_config.offset + 8, 4);
    call ~#mxl5007t_hvr950q_config.base, ~#mxl5007t_hvr950q_config.offset := #Ultimate.alloc(28);
    call write~int(0, ~#mxl5007t_hvr950q_config.base, ~#mxl5007t_hvr950q_config.offset + 0, 4);
    call write~int(0, ~#mxl5007t_hvr950q_config.base, ~#mxl5007t_hvr950q_config.offset + 4, 4);
    call write~int(4, ~#mxl5007t_hvr950q_config.base, ~#mxl5007t_hvr950q_config.offset + 8, 4);
    call write~int(5, ~#mxl5007t_hvr950q_config.base, ~#mxl5007t_hvr950q_config.offset + 12, 4);
    call write~int(0, ~#mxl5007t_hvr950q_config.base, ~#mxl5007t_hvr950q_config.offset + 16, 4);
    call write~int(0, ~#mxl5007t_hvr950q_config.base, ~#mxl5007t_hvr950q_config.offset + 20, 4);
    call write~int(0, ~#mxl5007t_hvr950q_config.base, ~#mxl5007t_hvr950q_config.offset + 24, 4);
    call ~#hauppauge_woodbury_tunerconfig.base, ~#hauppauge_woodbury_tunerconfig.offset := #Ultimate.alloc(36);
    call write~$Pointer$(0, 0, ~#hauppauge_woodbury_tunerconfig.base, ~#hauppauge_woodbury_tunerconfig.offset + 0, 8);
    call write~int(0, ~#hauppauge_woodbury_tunerconfig.base, ~#hauppauge_woodbury_tunerconfig.offset + 8, 4);
    call write~int(2, ~#hauppauge_woodbury_tunerconfig.base, ~#hauppauge_woodbury_tunerconfig.offset + 12, 4);
    call write~int(0, ~#hauppauge_woodbury_tunerconfig.base, ~#hauppauge_woodbury_tunerconfig.offset + 16, 4);
    call write~int(0, ~#hauppauge_woodbury_tunerconfig.base, ~#hauppauge_woodbury_tunerconfig.offset + 20, 4);
    call write~int(0, ~#hauppauge_woodbury_tunerconfig.base, ~#hauppauge_woodbury_tunerconfig.offset + 24, 4);
    call write~int(0, ~#hauppauge_woodbury_tunerconfig.base, ~#hauppauge_woodbury_tunerconfig.offset + 28, 4);
    call write~int(0, ~#hauppauge_woodbury_tunerconfig.base, ~#hauppauge_woodbury_tunerconfig.offset + 32, 4);
    call ~#au0828_vbi_qops.base, ~#au0828_vbi_qops.offset := #Ultimate.alloc(32);
    call write~$Pointer$(0, 0, ~#au0828_vbi_qops.base, ~#au0828_vbi_qops.offset + 0, 8);
    call write~$Pointer$(0, 0, ~#au0828_vbi_qops.base, ~#au0828_vbi_qops.offset + 8, 8);
    call write~$Pointer$(0, 0, ~#au0828_vbi_qops.base, ~#au0828_vbi_qops.offset + 16, 8);
    call write~$Pointer$(0, 0, ~#au0828_vbi_qops.base, ~#au0828_vbi_qops.offset + 24, 8);
    call ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset := #Ultimate.alloc(156);
    call write~int(1, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 0 + 0, 4);
    call write~int(0, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 0 + 0, 4);
    call write~int(#t~union4477.head, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 0 + 0 + 0, 2);
    call write~int(#t~union4477.tail, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 0 + 0 + 2, 2);
    call write~int(3735899821, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 4, 4);
    call write~int(4294967295, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 8, 4);
    call write~$Pointer$(0, -1, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 12, 8);
    call write~$Pointer$(0, 0, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 20 + 0, 8);
    call write~int(0, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 20 + 8 + 0, 8);
    call write~int(0, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 20 + 8 + 8, 8);
    call #t~nondet2075.base, #t~nondet2075.offset := #Ultimate.alloc(28);
    call write~$Pointer$(#t~nondet2075.base, #t~nondet2075.offset, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 20 + 24, 8);
    call write~int(0, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 20 + 32, 4);
    call write~int(0, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 20 + 36, 8);
    call write~int(#t~union4478.__padding[0], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0, 1);
    call write~int(#t~union4478.__padding[1], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1, 1);
    call write~int(#t~union4478.__padding[2], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1 + 1, 1);
    call write~int(#t~union4478.__padding[3], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1 + 1 + 1, 1);
    call write~int(#t~union4478.__padding[4], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4478.__padding[5], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4478.__padding[6], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4478.__padding[7], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4478.__padding[8], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4478.__padding[9], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4478.__padding[10], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4478.__padding[11], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4478.__padding[12], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4478.__padding[13], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4478.__padding[14], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4478.__padding[15], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4478.__padding[16], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4478.__padding[17], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4478.__padding[18], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4478.__padding[19], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4478.__padding[20], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4478.__padding[21], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4478.__padding[22], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4478.__padding[23], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~$Pointer$(#t~union4478.dep_map.key.base, #t~union4478.dep_map.key.offset, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 24 + 0, 8);
    call write~$Pointer$(#t~union4478.dep_map.class_cache.base[0], #t~union4478.dep_map.class_cache.offset[0], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 24 + 8, 8);
    call write~$Pointer$(#t~union4478.dep_map.class_cache.base[1], #t~union4478.dep_map.class_cache.offset[1], ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 24 + 8 + 8, 8);
    call write~$Pointer$(#t~union4478.dep_map.name.base, #t~union4478.dep_map.name.offset, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 24 + 24, 8);
    call write~int(#t~union4478.dep_map.cpu, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 24 + 32, 4);
    call write~int(#t~union4478.dep_map.ip, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 4 + 0 + 0 + 24 + 36, 8);
    call write~$Pointer$(~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 72, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 72 + 0, 8);
    call write~$Pointer$(~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 72, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 72 + 8, 8);
    call write~$Pointer$(0, 0, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 88, 8);
    call write~$Pointer$(0, 0, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 96, 8);
    call write~$Pointer$(~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 104, 8);
    call write~$Pointer$(0, 0, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 112 + 0, 8);
    call write~int(0, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 112 + 8 + 0, 8);
    call write~int(0, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 112 + 8 + 8, 8);
    call #t~nondet2076.base, #t~nondet2076.offset := #Ultimate.alloc(18);
    call write~$Pointer$(#t~nondet2076.base, #t~nondet2076.offset, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 112 + 24, 8);
    call write~int(0, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 112 + 32, 4);
    call write~int(0, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset + 112 + 36, 8);
    havoc #t~union4477.head, #t~union4477.tail;
    havoc #t~nondet2075.base, #t~nondet2075.offset;
    havoc #t~union4478.__padding, #t~union4478.dep_map.key.base, #t~union4478.dep_map.key.offset, #t~union4478.dep_map.class_cache.base, #t~union4478.dep_map.class_cache.offset, #t~union4478.dep_map.name.base, #t~union4478.dep_map.name.offset, #t~union4478.dep_map.cpu, #t~union4478.dep_map.ip;
    havoc #t~nondet2076.base, #t~nondet2076.offset;
    call ~#au0828_video_qops.base, ~#au0828_video_qops.offset := #Ultimate.alloc(32);
    call write~$Pointer$(#funAddr~buffer_setup.base, #funAddr~buffer_setup.offset, ~#au0828_video_qops.base, ~#au0828_video_qops.offset + 0, 8);
    call write~$Pointer$(#funAddr~buffer_prepare.base, #funAddr~buffer_prepare.offset, ~#au0828_video_qops.base, ~#au0828_video_qops.offset + 8, 8);
    call write~$Pointer$(#funAddr~buffer_queue.base, #funAddr~buffer_queue.offset, ~#au0828_video_qops.base, ~#au0828_video_qops.offset + 16, 8);
    call write~$Pointer$(#funAddr~buffer_release.base, #funAddr~buffer_release.offset, ~#au0828_video_qops.base, ~#au0828_video_qops.offset + 24, 8);
    call ~#au0828_v4l_fops.base, ~#au0828_v4l_fops.offset := #Ultimate.alloc(88);
    call write~$Pointer$(~#__this_module.base, ~#__this_module.offset, ~#au0828_v4l_fops.base, ~#au0828_v4l_fops.offset + 0, 8);
    call write~$Pointer$(#funAddr~au0828_v4l2_read.base, #funAddr~au0828_v4l2_read.offset, ~#au0828_v4l_fops.base, ~#au0828_v4l_fops.offset + 8, 8);
    call write~$Pointer$(0, 0, ~#au0828_v4l_fops.base, ~#au0828_v4l_fops.offset + 16, 8);
    call write~$Pointer$(#funAddr~au0828_v4l2_poll.base, #funAddr~au0828_v4l2_poll.offset, ~#au0828_v4l_fops.base, ~#au0828_v4l_fops.offset + 24, 8);
    call write~$Pointer$(0, 0, ~#au0828_v4l_fops.base, ~#au0828_v4l_fops.offset + 32, 8);
    call write~$Pointer$(#funAddr~video_ioctl2.base, #funAddr~video_ioctl2.offset, ~#au0828_v4l_fops.base, ~#au0828_v4l_fops.offset + 40, 8);
    call write~$Pointer$(0, 0, ~#au0828_v4l_fops.base, ~#au0828_v4l_fops.offset + 48, 8);
    call write~$Pointer$(0, 0, ~#au0828_v4l_fops.base, ~#au0828_v4l_fops.offset + 56, 8);
    call write~$Pointer$(#funAddr~au0828_v4l2_mmap.base, #funAddr~au0828_v4l2_mmap.offset, ~#au0828_v4l_fops.base, ~#au0828_v4l_fops.offset + 64, 8);
    call write~$Pointer$(#funAddr~au0828_v4l2_open.base, #funAddr~au0828_v4l2_open.offset, ~#au0828_v4l_fops.base, ~#au0828_v4l_fops.offset + 72, 8);
    call write~$Pointer$(#funAddr~au0828_v4l2_close.base, #funAddr~au0828_v4l2_close.offset, ~#au0828_v4l_fops.base, ~#au0828_v4l_fops.offset + 80, 8);
    call ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset := #Ultimate.alloc(872);
    call write~$Pointer$(#funAddr~vidioc_querycap.base, #funAddr~vidioc_querycap.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 0, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 8, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 16, 8);
    call write~$Pointer$(#funAddr~vidioc_enum_fmt_vid_cap.base, #funAddr~vidioc_enum_fmt_vid_cap.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 24, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 32, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 40, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 48, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 56, 8);
    call write~$Pointer$(#funAddr~vidioc_g_fmt_vid_cap.base, #funAddr~vidioc_g_fmt_vid_cap.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 64, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 72, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 80, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 88, 8);
    call write~$Pointer$(#funAddr~vidioc_g_fmt_vbi_cap.base, #funAddr~vidioc_g_fmt_vbi_cap.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 96, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 104, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 112, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 120, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 128, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 136, 8);
    call write~$Pointer$(#funAddr~vidioc_s_fmt_vid_cap.base, #funAddr~vidioc_s_fmt_vid_cap.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 144, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 152, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 160, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 168, 8);
    call write~$Pointer$(#funAddr~vidioc_g_fmt_vbi_cap.base, #funAddr~vidioc_g_fmt_vbi_cap.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 176, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 184, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 192, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 200, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 208, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 216, 8);
    call write~$Pointer$(#funAddr~vidioc_try_fmt_vid_cap.base, #funAddr~vidioc_try_fmt_vid_cap.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 224, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 232, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 240, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 248, 8);
    call write~$Pointer$(#funAddr~vidioc_g_fmt_vbi_cap.base, #funAddr~vidioc_g_fmt_vbi_cap.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 256, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 264, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 272, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 280, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 288, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 296, 8);
    call write~$Pointer$(#funAddr~vidioc_reqbufs.base, #funAddr~vidioc_reqbufs.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 304, 8);
    call write~$Pointer$(#funAddr~vidioc_querybuf.base, #funAddr~vidioc_querybuf.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 312, 8);
    call write~$Pointer$(#funAddr~vidioc_qbuf.base, #funAddr~vidioc_qbuf.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 320, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 328, 8);
    call write~$Pointer$(#funAddr~vidioc_dqbuf.base, #funAddr~vidioc_dqbuf.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 336, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 344, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 352, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 360, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 368, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 376, 8);
    call write~$Pointer$(#funAddr~vidioc_streamon.base, #funAddr~vidioc_streamon.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 384, 8);
    call write~$Pointer$(#funAddr~vidioc_streamoff.base, #funAddr~vidioc_streamoff.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 392, 8);
    call write~$Pointer$(#funAddr~vidioc_g_std.base, #funAddr~vidioc_g_std.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 400, 8);
    call write~$Pointer$(#funAddr~vidioc_s_std.base, #funAddr~vidioc_s_std.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 408, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 416, 8);
    call write~$Pointer$(#funAddr~vidioc_enum_input.base, #funAddr~vidioc_enum_input.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 424, 8);
    call write~$Pointer$(#funAddr~vidioc_g_input.base, #funAddr~vidioc_g_input.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 432, 8);
    call write~$Pointer$(#funAddr~vidioc_s_input.base, #funAddr~vidioc_s_input.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 440, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 448, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 456, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 464, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 472, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 480, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 488, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 496, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 504, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 512, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 520, 8);
    call write~$Pointer$(#funAddr~vidioc_enumaudio.base, #funAddr~vidioc_enumaudio.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 528, 8);
    call write~$Pointer$(#funAddr~vidioc_g_audio.base, #funAddr~vidioc_g_audio.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 536, 8);
    call write~$Pointer$(#funAddr~vidioc_s_audio.base, #funAddr~vidioc_s_audio.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 544, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 552, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 560, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 568, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 576, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 584, 8);
    call write~$Pointer$(#funAddr~vidioc_cropcap.base, #funAddr~vidioc_cropcap.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 592, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 600, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 608, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 616, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 624, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 632, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 640, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 648, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 656, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 664, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 672, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 680, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 688, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 696, 8);
    call write~$Pointer$(#funAddr~vidioc_g_tuner.base, #funAddr~vidioc_g_tuner.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 704, 8);
    call write~$Pointer$(#funAddr~vidioc_s_tuner.base, #funAddr~vidioc_s_tuner.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 712, 8);
    call write~$Pointer$(#funAddr~vidioc_g_frequency.base, #funAddr~vidioc_g_frequency.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 720, 8);
    call write~$Pointer$(#funAddr~vidioc_s_frequency.base, #funAddr~vidioc_s_frequency.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 728, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 736, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 744, 8);
    call write~$Pointer$(#funAddr~vidioc_log_status.base, #funAddr~vidioc_log_status.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 752, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 760, 8);
    call write~$Pointer$(#funAddr~vidioc_g_register.base, #funAddr~vidioc_g_register.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 768, 8);
    call write~$Pointer$(#funAddr~vidioc_s_register.base, #funAddr~vidioc_s_register.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 776, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 784, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 792, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 800, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 808, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 816, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 824, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 832, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 840, 8);
    call write~$Pointer$(#funAddr~v4l2_ctrl_subscribe_event.base, #funAddr~v4l2_ctrl_subscribe_event.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 848, 8);
    call write~$Pointer$(#funAddr~v4l2_event_unsubscribe.base, #funAddr~v4l2_event_unsubscribe.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 856, 8);
    call write~$Pointer$(0, 0, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset + 864, 8);
    #t~union4481.card, #t~union4481.device, #t~union4481.subdevice := 0, 0, 0;
    #t~init4483.base, #t~init4483.offset := #t~init4483.base[0 := 0], #t~init4483.offset[0 := 0];
    #t~init4483.base, #t~init4483.offset := #t~init4483.base[1 := 0], #t~init4483.offset[1 := 0];
    #t~init4484 := #t~init4484[0 := 0];
    #t~init4484 := #t~init4484[1 := 0];
    #t~init4484 := #t~init4484[2 := 0];
    #t~init4484 := #t~init4484[3 := 0];
    #t~init4484 := #t~init4484[4 := 0];
    #t~init4484 := #t~init4484[5 := 0];
    #t~init4484 := #t~init4484[6 := 0];
    #t~init4484 := #t~init4484[7 := 0];
    #t~init4484 := #t~init4484[8 := 0];
    #t~init4484 := #t~init4484[9 := 0];
    #t~init4484 := #t~init4484[10 := 0];
    #t~init4484 := #t~init4484[11 := 0];
    #t~init4484 := #t~init4484[12 := 0];
    #t~init4484 := #t~init4484[13 := 0];
    #t~init4484 := #t~init4484[14 := 0];
    #t~init4484 := #t~init4484[15 := 0];
    #t~init4485.base, #t~init4485.offset := #t~init4485.base[0 := 0], #t~init4485.offset[0 := 0];
    #t~init4485.base, #t~init4485.offset := #t~init4485.base[1 := 0], #t~init4485.offset[1 := 0];
    #t~union4487 := 0;
    #t~init4489.base, #t~init4489.offset := #t~init4489.base[0 := 0], #t~init4489.offset[0 := 0];
    #t~init4489.base, #t~init4489.offset := #t~init4489.base[1 := 0], #t~init4489.offset[1 := 0];
    #t~union4486.raw_lock.__annonCompField4.head_tail, #t~union4486.raw_lock.__annonCompField4.tickets.head, #t~union4486.raw_lock.__annonCompField4.tickets.tail, #t~union4486.magic, #t~union4486.owner_cpu, #t~union4486.owner.base, #t~union4486.owner.offset, #t~union4486.dep_map.key.base, #t~union4486.dep_map.key.offset, #t~union4486.dep_map.class_cache.base, #t~union4486.dep_map.class_cache.offset, #t~union4486.dep_map.name.base, #t~union4486.dep_map.name.offset, #t~union4486.dep_map.cpu, #t~union4486.dep_map.ip := #t~union4487, #t~union4488.head, #t~union4488.tail, 0, 0, 0, 0, 0, 0, #t~init4489.base, #t~init4489.offset, 0, 0, 0, 0;
    #t~init4491.base, #t~init4491.offset := #t~init4491.base[0 := 0], #t~init4491.offset[0 := 0];
    #t~init4491.base, #t~init4491.offset := #t~init4491.base[1 := 0], #t~init4491.offset[1 := 0];
    #t~union4493 := 0;
    #t~init4495.base, #t~init4495.offset := #t~init4495.base[0 := 0], #t~init4495.offset[0 := 0];
    #t~init4495.base, #t~init4495.offset := #t~init4495.base[1 := 0], #t~init4495.offset[1 := 0];
    #t~union4492.raw_lock.__annonCompField4.head_tail, #t~union4492.raw_lock.__annonCompField4.tickets.head, #t~union4492.raw_lock.__annonCompField4.tickets.tail, #t~union4492.magic, #t~union4492.owner_cpu, #t~union4492.owner.base, #t~union4492.owner.offset, #t~union4492.dep_map.key.base, #t~union4492.dep_map.key.offset, #t~union4492.dep_map.class_cache.base, #t~union4492.dep_map.class_cache.offset, #t~union4492.dep_map.name.base, #t~union4492.dep_map.name.offset, #t~union4492.dep_map.cpu, #t~union4492.dep_map.ip := #t~union4493, #t~union4494.head, #t~union4494.tail, 0, 0, 0, 0, 0, 0, #t~init4495.base, #t~init4495.offset, 0, 0, 0, 0;
    #t~union4498 := 0;
    #t~init4500.base, #t~init4500.offset := #t~init4500.base[0 := 0], #t~init4500.offset[0 := 0];
    #t~init4500.base, #t~init4500.offset := #t~init4500.base[1 := 0], #t~init4500.offset[1 := 0];
    #t~union4497.raw_lock.__annonCompField4.head_tail, #t~union4497.raw_lock.__annonCompField4.tickets.head, #t~union4497.raw_lock.__annonCompField4.tickets.tail, #t~union4497.magic, #t~union4497.owner_cpu, #t~union4497.owner.base, #t~union4497.owner.offset, #t~union4497.dep_map.key.base, #t~union4497.dep_map.key.offset, #t~union4497.dep_map.class_cache.base, #t~union4497.dep_map.class_cache.offset, #t~union4497.dep_map.name.base, #t~union4497.dep_map.name.offset, #t~union4497.dep_map.cpu, #t~union4497.dep_map.ip := #t~union4498, #t~union4499.head, #t~union4499.tail, 0, 0, 0, 0, 0, 0, #t~init4500.base, #t~init4500.offset, 0, 0, 0, 0;
    #t~init4502 := #t~init4502[0 := 0];
    #t~init4502 := #t~init4502[1 := 0];
    #t~init4502 := #t~init4502[2 := 0];
    #t~init4502 := #t~init4502[3 := 0];
    #t~init4502 := #t~init4502[4 := 0];
    #t~init4502 := #t~init4502[5 := 0];
    #t~init4502 := #t~init4502[6 := 0];
    #t~init4502 := #t~init4502[7 := 0];
    #t~init4502 := #t~init4502[8 := 0];
    #t~init4502 := #t~init4502[9 := 0];
    #t~init4502 := #t~init4502[10 := 0];
    #t~init4502 := #t~init4502[11 := 0];
    #t~init4502 := #t~init4502[12 := 0];
    #t~init4502 := #t~init4502[13 := 0];
    #t~init4502 := #t~init4502[14 := 0];
    #t~init4502 := #t~init4502[15 := 0];
    #t~init4503.base, #t~init4503.offset := #t~init4503.base[0 := 0], #t~init4503.offset[0 := 0];
    #t~init4503.base, #t~init4503.offset := #t~init4503.base[1 := 0], #t~init4503.offset[1 := 0];
    #t~init4504.base, #t~init4504.offset := #t~init4504.base[0 := 0], #t~init4504.offset[0 := 0];
    #t~init4504.base, #t~init4504.offset := #t~init4504.base[1 := 0], #t~init4504.offset[1 := 0];
    #t~union4506 := 0;
    #t~init4508.base, #t~init4508.offset := #t~init4508.base[0 := 0], #t~init4508.offset[0 := 0];
    #t~init4508.base, #t~init4508.offset := #t~init4508.base[1 := 0], #t~init4508.offset[1 := 0];
    #t~union4505.raw_lock.__annonCompField4.head_tail, #t~union4505.raw_lock.__annonCompField4.tickets.head, #t~union4505.raw_lock.__annonCompField4.tickets.tail, #t~union4505.magic, #t~union4505.owner_cpu, #t~union4505.owner.base, #t~union4505.owner.offset, #t~union4505.dep_map.key.base, #t~union4505.dep_map.key.offset, #t~union4505.dep_map.class_cache.base, #t~union4505.dep_map.class_cache.offset, #t~union4505.dep_map.name.base, #t~union4505.dep_map.name.offset, #t~union4505.dep_map.cpu, #t~union4505.dep_map.ip := #t~union4506, #t~union4507.head, #t~union4507.tail, 0, 0, 0, 0, 0, 0, #t~init4508.base, #t~init4508.offset, 0, 0, 0, 0;
    #t~union4511 := 0;
    #t~init4513.base, #t~init4513.offset := #t~init4513.base[0 := 0], #t~init4513.offset[0 := 0];
    #t~init4513.base, #t~init4513.offset := #t~init4513.base[1 := 0], #t~init4513.offset[1 := 0];
    #t~union4510.raw_lock.__annonCompField4.head_tail, #t~union4510.raw_lock.__annonCompField4.tickets.head, #t~union4510.raw_lock.__annonCompField4.tickets.tail, #t~union4510.magic, #t~union4510.owner_cpu, #t~union4510.owner.base, #t~union4510.owner.offset, #t~union4510.dep_map.key.base, #t~union4510.dep_map.key.offset, #t~union4510.dep_map.class_cache.base, #t~union4510.dep_map.class_cache.offset, #t~union4510.dep_map.name.base, #t~union4510.dep_map.name.offset, #t~union4510.dep_map.cpu, #t~union4510.dep_map.ip := #t~union4511, #t~union4512.head, #t~union4512.tail, 0, 0, 0, 0, 0, 0, #t~init4513.base, #t~init4513.offset, 0, 0, 0, 0;
    #t~init4515 := #t~init4515[0 := 0];
    #t~init4515 := #t~init4515[1 := 0];
    #t~init4515 := #t~init4515[2 := 0];
    #t~init4515 := #t~init4515[3 := 0];
    #t~init4515 := #t~init4515[4 := 0];
    #t~init4515 := #t~init4515[5 := 0];
    #t~init4515 := #t~init4515[6 := 0];
    #t~init4515 := #t~init4515[7 := 0];
    #t~init4515 := #t~init4515[8 := 0];
    #t~init4515 := #t~init4515[9 := 0];
    #t~init4515 := #t~init4515[10 := 0];
    #t~init4515 := #t~init4515[11 := 0];
    #t~init4515 := #t~init4515[12 := 0];
    #t~init4515 := #t~init4515[13 := 0];
    #t~init4515 := #t~init4515[14 := 0];
    #t~init4515 := #t~init4515[15 := 0];
    #t~init4515 := #t~init4515[16 := 0];
    #t~init4515 := #t~init4515[17 := 0];
    #t~init4515 := #t~init4515[18 := 0];
    #t~init4515 := #t~init4515[19 := 0];
    #t~init4515 := #t~init4515[20 := 0];
    #t~init4515 := #t~init4515[21 := 0];
    #t~init4515 := #t~init4515[22 := 0];
    #t~init4515 := #t~init4515[23 := 0];
    #t~init4515 := #t~init4515[24 := 0];
    #t~init4515 := #t~init4515[25 := 0];
    #t~init4515 := #t~init4515[26 := 0];
    #t~init4515 := #t~init4515[27 := 0];
    #t~init4515 := #t~init4515[28 := 0];
    #t~init4515 := #t~init4515[29 := 0];
    #t~init4515 := #t~init4515[30 := 0];
    #t~init4515 := #t~init4515[31 := 0];
    #t~union4517 := 0;
    #t~init4519.base, #t~init4519.offset := #t~init4519.base[0 := 0], #t~init4519.offset[0 := 0];
    #t~init4519.base, #t~init4519.offset := #t~init4519.base[1 := 0], #t~init4519.offset[1 := 0];
    #t~union4516.raw_lock.__annonCompField4.head_tail, #t~union4516.raw_lock.__annonCompField4.tickets.head, #t~union4516.raw_lock.__annonCompField4.tickets.tail, #t~union4516.magic, #t~union4516.owner_cpu, #t~union4516.owner.base, #t~union4516.owner.offset, #t~union4516.dep_map.key.base, #t~union4516.dep_map.key.offset, #t~union4516.dep_map.class_cache.base, #t~union4516.dep_map.class_cache.offset, #t~union4516.dep_map.name.base, #t~union4516.dep_map.name.offset, #t~union4516.dep_map.cpu, #t~union4516.dep_map.ip := #t~union4517, #t~union4518.head, #t~union4518.tail, 0, 0, 0, 0, 0, 0, #t~init4519.base, #t~init4519.offset, 0, 0, 0, 0;
    #t~init4521 := #t~init4521[0 := 0];
    #t~init4521 := #t~init4521[1 := 0];
    #t~init4521 := #t~init4521[2 := 0];
    #t~init4522 := #t~init4522[0 := 0];
    #t~init4522 := #t~init4522[1 := 0];
    #t~init4522 := #t~init4522[2 := 0];
    ~au0828_video_template.entity.list.next.base, ~au0828_video_template.entity.list.next.offset, ~au0828_video_template.entity.list.prev.base, ~au0828_video_template.entity.list.prev.offset, ~au0828_video_template.entity.parent.base, ~au0828_video_template.entity.parent.offset, ~au0828_video_template.entity.id, ~au0828_video_template.entity.name.base, ~au0828_video_template.entity.name.offset, ~au0828_video_template.entity.type, ~au0828_video_template.entity.revision, ~au0828_video_template.entity.flags, ~au0828_video_template.entity.group_id, ~au0828_video_template.entity.num_pads, ~au0828_video_template.entity.num_links, ~au0828_video_template.entity.num_backlinks, ~au0828_video_template.entity.max_links, ~au0828_video_template.entity.pads.base, ~au0828_video_template.entity.pads.offset, ~au0828_video_template.entity.links.base, ~au0828_video_template.entity.links.offset, ~au0828_video_template.entity.ops.base, ~au0828_video_template.entity.ops.offset, ~au0828_video_template.entity.stream_count, ~au0828_video_template.entity.use_count, ~au0828_video_template.entity.pipe.base, ~au0828_video_template.entity.pipe.offset, ~au0828_video_template.entity.info.v4l.major, ~au0828_video_template.entity.info.v4l.minor, ~au0828_video_template.entity.info.fb.major, ~au0828_video_template.entity.info.fb.minor, ~au0828_video_template.entity.info.alsa.card, ~au0828_video_template.entity.info.alsa.device, ~au0828_video_template.entity.info.alsa.subdevice, ~au0828_video_template.entity.info.dvb, ~au0828_video_template.fops.base, ~au0828_video_template.fops.offset, ~au0828_video_template.dev.parent.base, ~au0828_video_template.dev.parent.offset, ~au0828_video_template.dev.p.base, ~au0828_video_template.dev.p.offset, ~au0828_video_template.dev.kobj.name.base, ~au0828_video_template.dev.kobj.name.offset, ~au0828_video_template.dev.kobj.entry.next.base, ~au0828_video_template.dev.kobj.entry.next.offset, ~au0828_video_template.dev.kobj.entry.prev.base, ~au0828_video_template.dev.kobj.entry.prev.offset, ~au0828_video_template.dev.kobj.parent.base, ~au0828_video_template.dev.kobj.parent.offset, ~au0828_video_template.dev.kobj.kset.base, ~au0828_video_template.dev.kobj.kset.offset, ~au0828_video_template.dev.kobj.ktype.base, ~au0828_video_template.dev.kobj.ktype.offset, ~au0828_video_template.dev.kobj.sd.base, ~au0828_video_template.dev.kobj.sd.offset, ~au0828_video_template.dev.kobj.kref.refcount.counter, ~au0828_video_template.dev.kobj.release.work.data.counter, ~au0828_video_template.dev.kobj.release.work.entry.next.base, ~au0828_video_template.dev.kobj.release.work.entry.next.offset, ~au0828_video_template.dev.kobj.release.work.entry.prev.base, ~au0828_video_template.dev.kobj.release.work.entry.prev.offset, ~au0828_video_template.dev.kobj.release.work.func.base, ~au0828_video_template.dev.kobj.release.work.func.offset, ~au0828_video_template.dev.kobj.release.work.lockdep_map.key.base, ~au0828_video_template.dev.kobj.release.work.lockdep_map.key.offset, ~au0828_video_template.dev.kobj.release.work.lockdep_map.class_cache.base, ~au0828_video_template.dev.kobj.release.work.lockdep_map.class_cache.offset, ~au0828_video_template.dev.kobj.release.work.lockdep_map.name.base, ~au0828_video_template.dev.kobj.release.work.lockdep_map.name.offset, ~au0828_video_template.dev.kobj.release.work.lockdep_map.cpu, ~au0828_video_template.dev.kobj.release.work.lockdep_map.ip, ~au0828_video_template.dev.kobj.release.timer.entry.next.base, ~au0828_video_template.dev.kobj.release.timer.entry.next.offset, ~au0828_video_template.dev.kobj.release.timer.entry.prev.base, ~au0828_video_template.dev.kobj.release.timer.entry.prev.offset, ~au0828_video_template.dev.kobj.release.timer.expires, ~au0828_video_template.dev.kobj.release.timer.base.base, ~au0828_video_template.dev.kobj.release.timer.base.offset, ~au0828_video_template.dev.kobj.release.timer.function.base, ~au0828_video_template.dev.kobj.release.timer.function.offset, ~au0828_video_template.dev.kobj.release.timer.data, ~au0828_video_template.dev.kobj.release.timer.slack, ~au0828_video_template.dev.kobj.release.timer.start_pid, ~au0828_video_template.dev.kobj.release.timer.start_site.base, ~au0828_video_template.dev.kobj.release.timer.start_site.offset, ~au0828_video_template.dev.kobj.release.timer.start_comm, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.key.base, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.key.offset, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.class_cache.base, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.class_cache.offset, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.name.base, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.name.offset, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.cpu, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.ip, ~au0828_video_template.dev.kobj.release.wq.base, ~au0828_video_template.dev.kobj.release.wq.offset, ~au0828_video_template.dev.kobj.release.cpu, ~au0828_video_template.dev.kobj.state_initialized, ~au0828_video_template.dev.kobj.state_in_sysfs, ~au0828_video_template.dev.kobj.state_add_uevent_sent, ~au0828_video_template.dev.kobj.state_remove_uevent_sent, ~au0828_video_template.dev.kobj.uevent_suppress, ~au0828_video_template.dev.init_name.base, ~au0828_video_template.dev.init_name.offset, ~au0828_video_template.dev.type.base, ~au0828_video_template.dev.type.offset, ~au0828_video_template.dev.mutex.count.counter, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.magic, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner_cpu, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.base, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.offset, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_video_template.dev.mutex.wait_list.next.base, ~au0828_video_template.dev.mutex.wait_list.next.offset, ~au0828_video_template.dev.mutex.wait_list.prev.base, ~au0828_video_template.dev.mutex.wait_list.prev.offset, ~au0828_video_template.dev.mutex.owner.base, ~au0828_video_template.dev.mutex.owner.offset, ~au0828_video_template.dev.mutex.name.base, ~au0828_video_template.dev.mutex.name.offset, ~au0828_video_template.dev.mutex.magic.base, ~au0828_video_template.dev.mutex.magic.offset, ~au0828_video_template.dev.mutex.dep_map.key.base, ~au0828_video_template.dev.mutex.dep_map.key.offset, ~au0828_video_template.dev.mutex.dep_map.class_cache.base, ~au0828_video_template.dev.mutex.dep_map.class_cache.offset, ~au0828_video_template.dev.mutex.dep_map.name.base, ~au0828_video_template.dev.mutex.dep_map.name.offset, ~au0828_video_template.dev.mutex.dep_map.cpu, ~au0828_video_template.dev.mutex.dep_map.ip, ~au0828_video_template.dev.bus.base, ~au0828_video_template.dev.bus.offset, ~au0828_video_template.dev.driver.base, ~au0828_video_template.dev.driver.offset, ~au0828_video_template.dev.platform_data.base, ~au0828_video_template.dev.platform_data.offset, ~au0828_video_template.dev.power.power_state.event, ~au0828_video_template.dev.power.can_wakeup, ~au0828_video_template.dev.power.async_suspend, ~au0828_video_template.dev.power.is_prepared, ~au0828_video_template.dev.power.is_suspended, ~au0828_video_template.dev.power.ignore_children, ~au0828_video_template.dev.power.early_init, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.magic, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.owner_cpu, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.owner.base, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.owner.offset, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_video_template.dev.power.entry.next.base, ~au0828_video_template.dev.power.entry.next.offset, ~au0828_video_template.dev.power.entry.prev.base, ~au0828_video_template.dev.power.entry.prev.offset, ~au0828_video_template.dev.power.completion.done, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.magic, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner_cpu, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.base, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.offset, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_video_template.dev.power.completion.wait.task_list.next.base, ~au0828_video_template.dev.power.completion.wait.task_list.next.offset, ~au0828_video_template.dev.power.completion.wait.task_list.prev.base, ~au0828_video_template.dev.power.completion.wait.task_list.prev.offset, ~au0828_video_template.dev.power.wakeup.base, ~au0828_video_template.dev.power.wakeup.offset, ~au0828_video_template.dev.power.wakeup_path, ~au0828_video_template.dev.power.syscore, ~au0828_video_template.dev.power.suspend_timer.entry.next.base, ~au0828_video_template.dev.power.suspend_timer.entry.next.offset, ~au0828_video_template.dev.power.suspend_timer.entry.prev.base, ~au0828_video_template.dev.power.suspend_timer.entry.prev.offset, ~au0828_video_template.dev.power.suspend_timer.expires, ~au0828_video_template.dev.power.suspend_timer.base.base, ~au0828_video_template.dev.power.suspend_timer.base.offset, ~au0828_video_template.dev.power.suspend_timer.function.base, ~au0828_video_template.dev.power.suspend_timer.function.offset, ~au0828_video_template.dev.power.suspend_timer.data, ~au0828_video_template.dev.power.suspend_timer.slack, ~au0828_video_template.dev.power.suspend_timer.start_pid, ~au0828_video_template.dev.power.suspend_timer.start_site.base, ~au0828_video_template.dev.power.suspend_timer.start_site.offset, ~au0828_video_template.dev.power.suspend_timer.start_comm, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.key.base, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.key.offset, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.class_cache.base, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.class_cache.offset, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.name.base, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.name.offset, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.cpu, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.ip, ~au0828_video_template.dev.power.timer_expires, ~au0828_video_template.dev.power.work.data.counter, ~au0828_video_template.dev.power.work.entry.next.base, ~au0828_video_template.dev.power.work.entry.next.offset, ~au0828_video_template.dev.power.work.entry.prev.base, ~au0828_video_template.dev.power.work.entry.prev.offset, ~au0828_video_template.dev.power.work.func.base, ~au0828_video_template.dev.power.work.func.offset, ~au0828_video_template.dev.power.work.lockdep_map.key.base, ~au0828_video_template.dev.power.work.lockdep_map.key.offset, ~au0828_video_template.dev.power.work.lockdep_map.class_cache.base, ~au0828_video_template.dev.power.work.lockdep_map.class_cache.offset, ~au0828_video_template.dev.power.work.lockdep_map.name.base, ~au0828_video_template.dev.power.work.lockdep_map.name.offset, ~au0828_video_template.dev.power.work.lockdep_map.cpu, ~au0828_video_template.dev.power.work.lockdep_map.ip, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.magic, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner_cpu, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.base, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.offset, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_video_template.dev.power.wait_queue.task_list.next.base, ~au0828_video_template.dev.power.wait_queue.task_list.next.offset, ~au0828_video_template.dev.power.wait_queue.task_list.prev.base, ~au0828_video_template.dev.power.wait_queue.task_list.prev.offset, ~au0828_video_template.dev.power.usage_count.counter, ~au0828_video_template.dev.power.child_count.counter, ~au0828_video_template.dev.power.disable_depth, ~au0828_video_template.dev.power.idle_notification, ~au0828_video_template.dev.power.request_pending, ~au0828_video_template.dev.power.deferred_resume, ~au0828_video_template.dev.power.run_wake, ~au0828_video_template.dev.power.runtime_auto, ~au0828_video_template.dev.power.no_callbacks, ~au0828_video_template.dev.power.irq_safe, ~au0828_video_template.dev.power.use_autosuspend, ~au0828_video_template.dev.power.timer_autosuspends, ~au0828_video_template.dev.power.memalloc_noio, ~au0828_video_template.dev.power.request, ~au0828_video_template.dev.power.runtime_status, ~au0828_video_template.dev.power.runtime_error, ~au0828_video_template.dev.power.autosuspend_delay, ~au0828_video_template.dev.power.last_busy, ~au0828_video_template.dev.power.active_jiffies, ~au0828_video_template.dev.power.suspended_jiffies, ~au0828_video_template.dev.power.accounting_timestamp, ~au0828_video_template.dev.power.subsys_data.base, ~au0828_video_template.dev.power.subsys_data.offset, ~au0828_video_template.dev.power.qos.base, ~au0828_video_template.dev.power.qos.offset, ~au0828_video_template.dev.pm_domain.base, ~au0828_video_template.dev.pm_domain.offset, ~au0828_video_template.dev.pins.base, ~au0828_video_template.dev.pins.offset, ~au0828_video_template.dev.numa_node, ~au0828_video_template.dev.dma_mask.base, ~au0828_video_template.dev.dma_mask.offset, ~au0828_video_template.dev.coherent_dma_mask, ~au0828_video_template.dev.dma_parms.base, ~au0828_video_template.dev.dma_parms.offset, ~au0828_video_template.dev.dma_pools.next.base, ~au0828_video_template.dev.dma_pools.next.offset, ~au0828_video_template.dev.dma_pools.prev.base, ~au0828_video_template.dev.dma_pools.prev.offset, ~au0828_video_template.dev.dma_mem.base, ~au0828_video_template.dev.dma_mem.offset, ~au0828_video_template.dev.archdata.dma_ops.base, ~au0828_video_template.dev.archdata.dma_ops.offset, ~au0828_video_template.dev.archdata.iommu.base, ~au0828_video_template.dev.archdata.iommu.offset, ~au0828_video_template.dev.of_node.base, ~au0828_video_template.dev.of_node.offset, ~au0828_video_template.dev.acpi_node.companion.base, ~au0828_video_template.dev.acpi_node.companion.offset, ~au0828_video_template.dev.devt, ~au0828_video_template.dev.id, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.magic, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.owner_cpu, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.owner.base, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.owner.offset, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_video_template.dev.devres_head.next.base, ~au0828_video_template.dev.devres_head.next.offset, ~au0828_video_template.dev.devres_head.prev.base, ~au0828_video_template.dev.devres_head.prev.offset, ~au0828_video_template.dev.knode_class.n_klist.base, ~au0828_video_template.dev.knode_class.n_klist.offset, ~au0828_video_template.dev.knode_class.n_node.next.base, ~au0828_video_template.dev.knode_class.n_node.next.offset, ~au0828_video_template.dev.knode_class.n_node.prev.base, ~au0828_video_template.dev.knode_class.n_node.prev.offset, ~au0828_video_template.dev.knode_class.n_ref.refcount.counter, ~au0828_video_template.dev.class.base, ~au0828_video_template.dev.class.offset, ~au0828_video_template.dev.groups.base, ~au0828_video_template.dev.groups.offset, ~au0828_video_template.dev.release.base, ~au0828_video_template.dev.release.offset, ~au0828_video_template.dev.iommu_group.base, ~au0828_video_template.dev.iommu_group.offset, ~au0828_video_template.dev.offline_disabled, ~au0828_video_template.dev.offline, ~au0828_video_template.cdev.base, ~au0828_video_template.cdev.offset, ~au0828_video_template.v4l2_dev.base, ~au0828_video_template.v4l2_dev.offset, ~au0828_video_template.dev_parent.base, ~au0828_video_template.dev_parent.offset, ~au0828_video_template.ctrl_handler.base, ~au0828_video_template.ctrl_handler.offset, ~au0828_video_template.queue.base, ~au0828_video_template.queue.offset, ~au0828_video_template.prio.base, ~au0828_video_template.prio.offset, ~au0828_video_template.name, ~au0828_video_template.vfl_type, ~au0828_video_template.vfl_dir, ~au0828_video_template.minor, ~au0828_video_template.num, ~au0828_video_template.flags, ~au0828_video_template.index, ~au0828_video_template.fh_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_video_template.fh_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_video_template.fh_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_video_template.fh_lock.__annonCompField19.rlock.magic, ~au0828_video_template.fh_lock.__annonCompField19.rlock.owner_cpu, ~au0828_video_template.fh_lock.__annonCompField19.rlock.owner.base, ~au0828_video_template.fh_lock.__annonCompField19.rlock.owner.offset, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_video_template.fh_list.next.base, ~au0828_video_template.fh_list.next.offset, ~au0828_video_template.fh_list.prev.base, ~au0828_video_template.fh_list.prev.offset, ~au0828_video_template.debug, ~au0828_video_template.tvnorms, ~au0828_video_template.release.base, ~au0828_video_template.release.offset, ~au0828_video_template.ioctl_ops.base, ~au0828_video_template.ioctl_ops.offset, ~au0828_video_template.valid_ioctls, ~au0828_video_template.disable_locking, ~au0828_video_template.lock.base, ~au0828_video_template.lock.offset := 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~union4479.major, #t~union4479.minor, #t~union4480.major, #t~union4480.minor, #t~union4481.card, #t~union4481.device, #t~union4481.subdevice, #t~union4482, ~#au0828_v4l_fops.base, ~#au0828_v4l_fops.offset, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~init4483.base, #t~init4483.offset, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~init4484, 0, 0, #t~init4485.base, #t~init4485.offset, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~union4486.raw_lock.__annonCompField4.head_tail, #t~union4486.raw_lock.__annonCompField4.tickets.head, #t~union4486.raw_lock.__annonCompField4.tickets.tail, #t~union4486.magic, #t~union4486.owner_cpu, #t~union4486.owner.base, #t~union4486.owner.offset, #t~union4486.dep_map.key.base, #t~union4486.dep_map.key.offset, #t~union4486.dep_map.class_cache.base, #t~union4486.dep_map.class_cache.offset, #t~union4486.dep_map.name.base, #t~union4486.dep_map.name.offset, #t~union4486.dep_map.cpu, #t~union4486.dep_map.ip, #t~union4490.__padding, #t~union4490.dep_map.key.base, #t~union4490.dep_map.key.offset, #t~union4490.dep_map.class_cache.base, #t~union4490.dep_map.class_cache.offset, #t~union4490.dep_map.name.base, #t~union4490.dep_map.name.offset, #t~union4490.dep_map.cpu, #t~union4490.dep_map.ip, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~init4491.base, #t~init4491.offset, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~union4492.raw_lock.__annonCompField4.head_tail, #t~union4492.raw_lock.__annonCompField4.tickets.head, #t~union4492.raw_lock.__annonCompField4.tickets.tail, #t~union4492.magic, #t~union4492.owner_cpu, #t~union4492.owner.base, #t~union4492.owner.offset, #t~union4492.dep_map.key.base, #t~union4492.dep_map.key.offset, #t~union4492.dep_map.class_cache.base, #t~union4492.dep_map.class_cache.offset, #t~union4492.dep_map.name.base, #t~union4492.dep_map.name.offset, #t~union4492.dep_map.cpu, #t~union4492.dep_map.ip, #t~union4496.__padding, #t~union4496.dep_map.key.base, #t~union4496.dep_map.key.offset, #t~union4496.dep_map.class_cache.base, #t~union4496.dep_map.class_cache.offset, #t~union4496.dep_map.name.base, #t~union4496.dep_map.name.offset, #t~union4496.dep_map.cpu, #t~union4496.dep_map.ip, 0, 0, 0, 0, 0, #t~union4497.raw_lock.__annonCompField4.head_tail, #t~union4497.raw_lock.__annonCompField4.tickets.head, #t~union4497.raw_lock.__annonCompField4.tickets.tail, #t~union4497.magic, #t~union4497.owner_cpu, #t~union4497.owner.base, #t~union4497.owner.offset, #t~union4497.dep_map.key.base, #t~union4497.dep_map.key.offset, #t~union4497.dep_map.class_cache.base, #t~union4497.dep_map.class_cache.offset, #t~union4497.dep_map.name.base, #t~union4497.dep_map.name.offset, #t~union4497.dep_map.cpu, #t~union4497.dep_map.ip, #t~union4501.__padding, #t~union4501.dep_map.key.base, #t~union4501.dep_map.key.offset, #t~union4501.dep_map.class_cache.base, #t~union4501.dep_map.class_cache.offset, #t~union4501.dep_map.name.base, #t~union4501.dep_map.name.offset, #t~union4501.dep_map.cpu, #t~union4501.dep_map.ip, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~init4502, 0, 0, #t~init4503.base, #t~init4503.offset, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~init4504.base, #t~init4504.offset, 0, 0, 0, 0, #t~union4505.raw_lock.__annonCompField4.head_tail, #t~union4505.raw_lock.__annonCompField4.tickets.head, #t~union4505.raw_lock.__annonCompField4.tickets.tail, #t~union4505.magic, #t~union4505.owner_cpu, #t~union4505.owner.base, #t~union4505.owner.offset, #t~union4505.dep_map.key.base, #t~union4505.dep_map.key.offset, #t~union4505.dep_map.class_cache.base, #t~union4505.dep_map.class_cache.offset, #t~union4505.dep_map.name.base, #t~union4505.dep_map.name.offset, #t~union4505.dep_map.cpu, #t~union4505.dep_map.ip, #t~union4509.__padding, #t~union4509.dep_map.key.base, #t~union4509.dep_map.key.offset, #t~union4509.dep_map.class_cache.base, #t~union4509.dep_map.class_cache.offset, #t~union4509.dep_map.name.base, #t~union4509.dep_map.name.offset, #t~union4509.dep_map.cpu, #t~union4509.dep_map.ip, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~union4510.raw_lock.__annonCompField4.head_tail, #t~union4510.raw_lock.__annonCompField4.tickets.head, #t~union4510.raw_lock.__annonCompField4.tickets.tail, #t~union4510.magic, #t~union4510.owner_cpu, #t~union4510.owner.base, #t~union4510.owner.offset, #t~union4510.dep_map.key.base, #t~union4510.dep_map.key.offset, #t~union4510.dep_map.class_cache.base, #t~union4510.dep_map.class_cache.offset, #t~union4510.dep_map.name.base, #t~union4510.dep_map.name.offset, #t~union4510.dep_map.cpu, #t~union4510.dep_map.ip, #t~union4514.__padding, #t~union4514.dep_map.key.base, #t~union4514.dep_map.key.offset, #t~union4514.dep_map.class_cache.base, #t~union4514.dep_map.class_cache.offset, #t~union4514.dep_map.name.base, #t~union4514.dep_map.name.offset, #t~union4514.dep_map.cpu, #t~union4514.dep_map.ip, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, #t~init4515, 0, 0, 0, 0, 0, 0, #t~union4516.raw_lock.__annonCompField4.head_tail, #t~union4516.raw_lock.__annonCompField4.tickets.head, #t~union4516.raw_lock.__annonCompField4.tickets.tail, #t~union4516.magic, #t~union4516.owner_cpu, #t~union4516.owner.base, #t~union4516.owner.offset, #t~union4516.dep_map.key.base, #t~union4516.dep_map.key.offset, #t~union4516.dep_map.class_cache.base, #t~union4516.dep_map.class_cache.offset, #t~union4516.dep_map.name.base, #t~union4516.dep_map.name.offset, #t~union4516.dep_map.cpu, #t~union4516.dep_map.ip, #t~union4520.__padding, #t~union4520.dep_map.key.base, #t~union4520.dep_map.key.offset, #t~union4520.dep_map.class_cache.base, #t~union4520.dep_map.class_cache.offset, #t~union4520.dep_map.name.base, #t~union4520.dep_map.name.offset, #t~union4520.dep_map.cpu, #t~union4520.dep_map.ip, 0, 0, 0, 0, 0, 4096, #funAddr~video_device_release.base, #funAddr~video_device_release.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset, #t~init4521, #t~init4522, 0, 0;
    havoc #t~union4479.major, #t~union4479.minor;
    havoc #t~union4480.major, #t~union4480.minor;
    havoc #t~union4481.card, #t~union4481.device, #t~union4481.subdevice;
    havoc #t~union4482;
    havoc #t~init4483.base, #t~init4483.offset;
    havoc #t~init4484;
    havoc #t~init4485.base, #t~init4485.offset;
    havoc #t~union4487;
    havoc #t~union4488.head, #t~union4488.tail;
    havoc #t~init4489.base, #t~init4489.offset;
    havoc #t~union4486.raw_lock.__annonCompField4.head_tail, #t~union4486.raw_lock.__annonCompField4.tickets.head, #t~union4486.raw_lock.__annonCompField4.tickets.tail, #t~union4486.magic, #t~union4486.owner_cpu, #t~union4486.owner.base, #t~union4486.owner.offset, #t~union4486.dep_map.key.base, #t~union4486.dep_map.key.offset, #t~union4486.dep_map.class_cache.base, #t~union4486.dep_map.class_cache.offset, #t~union4486.dep_map.name.base, #t~union4486.dep_map.name.offset, #t~union4486.dep_map.cpu, #t~union4486.dep_map.ip;
    havoc #t~union4490.__padding, #t~union4490.dep_map.key.base, #t~union4490.dep_map.key.offset, #t~union4490.dep_map.class_cache.base, #t~union4490.dep_map.class_cache.offset, #t~union4490.dep_map.name.base, #t~union4490.dep_map.name.offset, #t~union4490.dep_map.cpu, #t~union4490.dep_map.ip;
    havoc #t~init4491.base, #t~init4491.offset;
    havoc #t~union4493;
    havoc #t~union4494.head, #t~union4494.tail;
    havoc #t~init4495.base, #t~init4495.offset;
    havoc #t~union4492.raw_lock.__annonCompField4.head_tail, #t~union4492.raw_lock.__annonCompField4.tickets.head, #t~union4492.raw_lock.__annonCompField4.tickets.tail, #t~union4492.magic, #t~union4492.owner_cpu, #t~union4492.owner.base, #t~union4492.owner.offset, #t~union4492.dep_map.key.base, #t~union4492.dep_map.key.offset, #t~union4492.dep_map.class_cache.base, #t~union4492.dep_map.class_cache.offset, #t~union4492.dep_map.name.base, #t~union4492.dep_map.name.offset, #t~union4492.dep_map.cpu, #t~union4492.dep_map.ip;
    havoc #t~union4496.__padding, #t~union4496.dep_map.key.base, #t~union4496.dep_map.key.offset, #t~union4496.dep_map.class_cache.base, #t~union4496.dep_map.class_cache.offset, #t~union4496.dep_map.name.base, #t~union4496.dep_map.name.offset, #t~union4496.dep_map.cpu, #t~union4496.dep_map.ip;
    havoc #t~union4498;
    havoc #t~union4499.head, #t~union4499.tail;
    havoc #t~init4500.base, #t~init4500.offset;
    havoc #t~union4497.raw_lock.__annonCompField4.head_tail, #t~union4497.raw_lock.__annonCompField4.tickets.head, #t~union4497.raw_lock.__annonCompField4.tickets.tail, #t~union4497.magic, #t~union4497.owner_cpu, #t~union4497.owner.base, #t~union4497.owner.offset, #t~union4497.dep_map.key.base, #t~union4497.dep_map.key.offset, #t~union4497.dep_map.class_cache.base, #t~union4497.dep_map.class_cache.offset, #t~union4497.dep_map.name.base, #t~union4497.dep_map.name.offset, #t~union4497.dep_map.cpu, #t~union4497.dep_map.ip;
    havoc #t~union4501.__padding, #t~union4501.dep_map.key.base, #t~union4501.dep_map.key.offset, #t~union4501.dep_map.class_cache.base, #t~union4501.dep_map.class_cache.offset, #t~union4501.dep_map.name.base, #t~union4501.dep_map.name.offset, #t~union4501.dep_map.cpu, #t~union4501.dep_map.ip;
    havoc #t~init4502;
    havoc #t~init4503.base, #t~init4503.offset;
    havoc #t~init4504.base, #t~init4504.offset;
    havoc #t~union4506;
    havoc #t~union4507.head, #t~union4507.tail;
    havoc #t~init4508.base, #t~init4508.offset;
    havoc #t~union4505.raw_lock.__annonCompField4.head_tail, #t~union4505.raw_lock.__annonCompField4.tickets.head, #t~union4505.raw_lock.__annonCompField4.tickets.tail, #t~union4505.magic, #t~union4505.owner_cpu, #t~union4505.owner.base, #t~union4505.owner.offset, #t~union4505.dep_map.key.base, #t~union4505.dep_map.key.offset, #t~union4505.dep_map.class_cache.base, #t~union4505.dep_map.class_cache.offset, #t~union4505.dep_map.name.base, #t~union4505.dep_map.name.offset, #t~union4505.dep_map.cpu, #t~union4505.dep_map.ip;
    havoc #t~union4509.__padding, #t~union4509.dep_map.key.base, #t~union4509.dep_map.key.offset, #t~union4509.dep_map.class_cache.base, #t~union4509.dep_map.class_cache.offset, #t~union4509.dep_map.name.base, #t~union4509.dep_map.name.offset, #t~union4509.dep_map.cpu, #t~union4509.dep_map.ip;
    havoc #t~union4511;
    havoc #t~union4512.head, #t~union4512.tail;
    havoc #t~init4513.base, #t~init4513.offset;
    havoc #t~union4510.raw_lock.__annonCompField4.head_tail, #t~union4510.raw_lock.__annonCompField4.tickets.head, #t~union4510.raw_lock.__annonCompField4.tickets.tail, #t~union4510.magic, #t~union4510.owner_cpu, #t~union4510.owner.base, #t~union4510.owner.offset, #t~union4510.dep_map.key.base, #t~union4510.dep_map.key.offset, #t~union4510.dep_map.class_cache.base, #t~union4510.dep_map.class_cache.offset, #t~union4510.dep_map.name.base, #t~union4510.dep_map.name.offset, #t~union4510.dep_map.cpu, #t~union4510.dep_map.ip;
    havoc #t~union4514.__padding, #t~union4514.dep_map.key.base, #t~union4514.dep_map.key.offset, #t~union4514.dep_map.class_cache.base, #t~union4514.dep_map.class_cache.offset, #t~union4514.dep_map.name.base, #t~union4514.dep_map.name.offset, #t~union4514.dep_map.cpu, #t~union4514.dep_map.ip;
    havoc #t~init4515;
    havoc #t~union4517;
    havoc #t~union4518.head, #t~union4518.tail;
    havoc #t~init4519.base, #t~init4519.offset;
    havoc #t~union4516.raw_lock.__annonCompField4.head_tail, #t~union4516.raw_lock.__annonCompField4.tickets.head, #t~union4516.raw_lock.__annonCompField4.tickets.tail, #t~union4516.magic, #t~union4516.owner_cpu, #t~union4516.owner.base, #t~union4516.owner.offset, #t~union4516.dep_map.key.base, #t~union4516.dep_map.key.offset, #t~union4516.dep_map.class_cache.base, #t~union4516.dep_map.class_cache.offset, #t~union4516.dep_map.name.base, #t~union4516.dep_map.name.offset, #t~union4516.dep_map.cpu, #t~union4516.dep_map.ip;
    havoc #t~union4520.__padding, #t~union4520.dep_map.key.base, #t~union4520.dep_map.key.offset, #t~union4520.dep_map.class_cache.base, #t~union4520.dep_map.class_cache.offset, #t~union4520.dep_map.name.base, #t~union4520.dep_map.name.offset, #t~union4520.dep_map.cpu, #t~union4520.dep_map.ip;
    havoc #t~init4521;
    havoc #t~init4522;
    assume true;
    return;
}

procedure ULTIMATE.init() returns ();
modifies #valid, #NULL.base, #NULL.offset, ~au0828_debug, ~disable_usb_speed_check, ~ldv_0_ldv_param_9_0_default.base, ~ldv_0_ldv_param_9_0_default.offset, ~ldv_0_ldv_param_9_1_default, ~ldv_0_ret_default, ~ldv_1_ldv_param_9_1_default.base, ~ldv_1_ldv_param_9_1_default.offset, ~ldv_1_ldv_param_9_2_default.base, ~ldv_1_ldv_param_9_2_default.offset, ~ldv_2_ldv_param_9_1_default.base, ~ldv_2_ldv_param_9_1_default.offset, ~ldv_2_ldv_param_9_2_default.base, ~ldv_2_ldv_param_9_2_default.offset, ~ldv_4_ldv_param_18_2_default, ~ldv_4_ldv_param_23_1_default.base, ~ldv_4_ldv_param_23_1_default.offset, ~ldv_4_ldv_param_23_2_default, ~ldv_4_ldv_param_23_3_default.base, ~ldv_4_ldv_param_23_3_default.offset, ~ldv_4_ldv_param_26_1_default, ~ldv_4_ldv_param_26_2_default, ~ldv_4_ldv_param_38_2_default.base, ~ldv_4_ldv_param_38_2_default.offset, ~ldv_4_ldv_param_42_2_default.base, ~ldv_4_ldv_param_42_2_default.offset, ~ldv_4_ldv_param_55_2_default, ~ldv_4_ldv_param_59_2_default, ~ldv_4_ret_default, ~ldv_9_ret_default, ~ldv_statevar_0, ~ldv_statevar_1, ~ldv_statevar_2, ~ldv_statevar_3, ~ldv_statevar_4, ~ldv_statevar_9, ~i2c_scan, ~i2c_devs.base, ~i2c_devs.offset, ~preallocate_big_buffers, ~#adapter_nr.base, ~#adapter_nr.offset, ~isoc_debug, ~vbibufs, ~ldv_spin__xmit_lock_of_netdev_queue, ~ldv_spin_addr_list_lock_of_net_device, ~ldv_spin_alloc_lock_of_task_struct, ~ldv_spin_i_lock_of_inode, ~ldv_spin_lock, ~ldv_spin_lock_of_NOT_ARG_SIGN, ~ldv_spin_lru_lock_of_netns_frags, ~ldv_spin_node_size_lock_of_pglist_data, ~ldv_spin_ptl, ~ldv_spin_siglock_of_sighand_struct, ~ldv_spin_slock_of_au0828_dev, ~ldv_spin_tx_global_lock_of_net_device, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset, ~ldv_0_callback_audio_setup.base, ~ldv_0_callback_audio_setup.offset, ~ldv_0_container_usb_driver.base, ~ldv_0_container_usb_driver.offset, ~ldv_0_ldv_param_16_0_default.base, ~ldv_0_ldv_param_16_0_default.offset, ~ldv_0_ldv_param_16_1_default.base, ~ldv_0_ldv_param_16_1_default.offset, ~ldv_0_ldv_param_2_0_default.base, ~ldv_0_ldv_param_2_0_default.offset, ~ldv_0_ldv_param_5_0_default.base, ~ldv_0_ldv_param_5_0_default.offset, ~ldv_1_callback_buf_prepare.base, ~ldv_1_callback_buf_prepare.offset, ~ldv_1_callback_buf_queue.base, ~ldv_1_callback_buf_queue.offset, ~ldv_1_callback_buf_release.base, ~ldv_1_callback_buf_release.offset, ~ldv_1_callback_buf_setup.base, ~ldv_1_callback_buf_setup.offset, ~ldv_1_container_enum_v4l2_field, ~ldv_1_container_struct_videobuf_buffer_ptr.base, ~ldv_1_container_struct_videobuf_buffer_ptr.offset, ~ldv_1_container_struct_videobuf_queue_ptr.base, ~ldv_1_container_struct_videobuf_queue_ptr.offset, ~ldv_2_callback_buf_prepare.base, ~ldv_2_callback_buf_prepare.offset, ~ldv_2_callback_buf_queue.base, ~ldv_2_callback_buf_queue.offset, ~ldv_2_callback_buf_release.base, ~ldv_2_callback_buf_release.offset, ~ldv_2_callback_buf_setup.base, ~ldv_2_callback_buf_setup.offset, ~ldv_2_container_enum_v4l2_field, ~ldv_2_container_struct_videobuf_buffer_ptr.base, ~ldv_2_container_struct_videobuf_buffer_ptr.offset, ~ldv_2_container_struct_videobuf_queue_ptr.base, ~ldv_2_container_struct_videobuf_queue_ptr.offset, ~ldv_3_container_timer_list.base, ~ldv_3_container_timer_list.offset, ~ldv_4_resource_enum_v4l2_buf_type, ~ldv_4_resource_file.base, ~ldv_4_resource_file.offset, ~ldv_4_resource_struct_i2c_msg_ptr.base, ~ldv_4_resource_struct_i2c_msg_ptr.offset, ~ldv_4_resource_struct_poll_table_struct_ptr.base, ~ldv_4_resource_struct_poll_table_struct_ptr.offset, ~ldv_4_resource_struct_v4l2_audio_ptr.base, ~ldv_4_resource_struct_v4l2_audio_ptr.offset, ~ldv_4_resource_struct_v4l2_buffer_ptr.base, ~ldv_4_resource_struct_v4l2_buffer_ptr.offset, ~ldv_4_resource_struct_v4l2_capability_ptr.base, ~ldv_4_resource_struct_v4l2_capability_ptr.offset, ~ldv_4_resource_struct_v4l2_cropcap_ptr.base, ~ldv_4_resource_struct_v4l2_cropcap_ptr.offset, ~ldv_4_resource_struct_v4l2_dbg_register_ptr.base, ~ldv_4_resource_struct_v4l2_dbg_register_ptr.offset, ~ldv_4_resource_struct_v4l2_event_subscription_ptr.base, ~ldv_4_resource_struct_v4l2_event_subscription_ptr.offset, ~ldv_4_resource_struct_v4l2_fh_ptr.base, ~ldv_4_resource_struct_v4l2_fh_ptr.offset, ~ldv_4_resource_struct_v4l2_fmtdesc_ptr.base, ~ldv_4_resource_struct_v4l2_fmtdesc_ptr.offset, ~ldv_4_resource_struct_v4l2_format_ptr.base, ~ldv_4_resource_struct_v4l2_format_ptr.offset, ~ldv_4_resource_struct_v4l2_frequency_ptr.base, ~ldv_4_resource_struct_v4l2_frequency_ptr.offset, ~ldv_4_resource_struct_v4l2_input_ptr.base, ~ldv_4_resource_struct_v4l2_input_ptr.offset, ~ldv_4_resource_struct_v4l2_requestbuffers_ptr.base, ~ldv_4_resource_struct_v4l2_requestbuffers_ptr.offset, ~ldv_4_resource_struct_v4l2_tuner_ptr.base, ~ldv_4_resource_struct_v4l2_tuner_ptr.offset, ~ldv_4_resource_struct_vm_area_struct_ptr.base, ~ldv_4_resource_struct_vm_area_struct_ptr.offset, ~ldv_9_exit_au0828_exit_default.base, ~ldv_9_exit_au0828_exit_default.offset, ~ldv_9_init_au0828_init_default.base, ~ldv_9_init_au0828_init_default.offset, ~#au0828_i2c_algo_template.base, ~#au0828_i2c_algo_template.offset, ~au0828_i2c_adap_template.owner.base, ~au0828_i2c_adap_template.owner.offset, ~au0828_i2c_adap_template.class, ~au0828_i2c_adap_template.algo.base, ~au0828_i2c_adap_template.algo.offset, ~au0828_i2c_adap_template.algo_data.base, ~au0828_i2c_adap_template.algo_data.offset, ~au0828_i2c_adap_template.bus_lock.wait_lock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.bus_lock.wait_lock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.bus_lock.wait_lock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.bus_lock.wait_lock.magic, ~au0828_i2c_adap_template.bus_lock.wait_lock.owner_cpu, ~au0828_i2c_adap_template.bus_lock.wait_lock.owner.base, ~au0828_i2c_adap_template.bus_lock.wait_lock.owner.offset, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.key.base, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.key.offset, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.class_cache.base, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.name.base, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.name.offset, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.cpu, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.ip, ~au0828_i2c_adap_template.bus_lock.waiters.rb_node.base, ~au0828_i2c_adap_template.bus_lock.waiters.rb_node.offset, ~au0828_i2c_adap_template.bus_lock.waiters_leftmost.base, ~au0828_i2c_adap_template.bus_lock.waiters_leftmost.offset, ~au0828_i2c_adap_template.bus_lock.owner.base, ~au0828_i2c_adap_template.bus_lock.owner.offset, ~au0828_i2c_adap_template.bus_lock.save_state, ~au0828_i2c_adap_template.bus_lock.name.base, ~au0828_i2c_adap_template.bus_lock.name.offset, ~au0828_i2c_adap_template.bus_lock.file.base, ~au0828_i2c_adap_template.bus_lock.file.offset, ~au0828_i2c_adap_template.bus_lock.line, ~au0828_i2c_adap_template.bus_lock.magic.base, ~au0828_i2c_adap_template.bus_lock.magic.offset, ~au0828_i2c_adap_template.timeout, ~au0828_i2c_adap_template.retries, ~au0828_i2c_adap_template.dev.parent.base, ~au0828_i2c_adap_template.dev.parent.offset, ~au0828_i2c_adap_template.dev.p.base, ~au0828_i2c_adap_template.dev.p.offset, ~au0828_i2c_adap_template.dev.kobj.name.base, ~au0828_i2c_adap_template.dev.kobj.name.offset, ~au0828_i2c_adap_template.dev.kobj.entry.next.base, ~au0828_i2c_adap_template.dev.kobj.entry.next.offset, ~au0828_i2c_adap_template.dev.kobj.entry.prev.base, ~au0828_i2c_adap_template.dev.kobj.entry.prev.offset, ~au0828_i2c_adap_template.dev.kobj.parent.base, ~au0828_i2c_adap_template.dev.kobj.parent.offset, ~au0828_i2c_adap_template.dev.kobj.kset.base, ~au0828_i2c_adap_template.dev.kobj.kset.offset, ~au0828_i2c_adap_template.dev.kobj.ktype.base, ~au0828_i2c_adap_template.dev.kobj.ktype.offset, ~au0828_i2c_adap_template.dev.kobj.sd.base, ~au0828_i2c_adap_template.dev.kobj.sd.offset, ~au0828_i2c_adap_template.dev.kobj.kref.refcount.counter, ~au0828_i2c_adap_template.dev.kobj.release.work.data.counter, ~au0828_i2c_adap_template.dev.kobj.release.work.entry.next.base, ~au0828_i2c_adap_template.dev.kobj.release.work.entry.next.offset, ~au0828_i2c_adap_template.dev.kobj.release.work.entry.prev.base, ~au0828_i2c_adap_template.dev.kobj.release.work.entry.prev.offset, ~au0828_i2c_adap_template.dev.kobj.release.work.func.base, ~au0828_i2c_adap_template.dev.kobj.release.work.func.offset, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.key.base, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.key.offset, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.class_cache.base, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.name.base, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.name.offset, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.cpu, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.ip, ~au0828_i2c_adap_template.dev.kobj.release.timer.entry.next.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.entry.next.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.entry.prev.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.entry.prev.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.expires, ~au0828_i2c_adap_template.dev.kobj.release.timer.base.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.base.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.function.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.function.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.data, ~au0828_i2c_adap_template.dev.kobj.release.timer.slack, ~au0828_i2c_adap_template.dev.kobj.release.timer.start_pid, ~au0828_i2c_adap_template.dev.kobj.release.timer.start_site.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.start_site.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.start_comm, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.key.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.key.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.class_cache.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.name.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.name.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.cpu, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.ip, ~au0828_i2c_adap_template.dev.kobj.release.wq.base, ~au0828_i2c_adap_template.dev.kobj.release.wq.offset, ~au0828_i2c_adap_template.dev.kobj.release.cpu, ~au0828_i2c_adap_template.dev.kobj.state_initialized, ~au0828_i2c_adap_template.dev.kobj.state_in_sysfs, ~au0828_i2c_adap_template.dev.kobj.state_add_uevent_sent, ~au0828_i2c_adap_template.dev.kobj.state_remove_uevent_sent, ~au0828_i2c_adap_template.dev.kobj.uevent_suppress, ~au0828_i2c_adap_template.dev.init_name.base, ~au0828_i2c_adap_template.dev.init_name.offset, ~au0828_i2c_adap_template.dev.type.base, ~au0828_i2c_adap_template.dev.type.offset, ~au0828_i2c_adap_template.dev.mutex.count.counter, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.magic, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_adap_template.dev.mutex.wait_list.next.base, ~au0828_i2c_adap_template.dev.mutex.wait_list.next.offset, ~au0828_i2c_adap_template.dev.mutex.wait_list.prev.base, ~au0828_i2c_adap_template.dev.mutex.wait_list.prev.offset, ~au0828_i2c_adap_template.dev.mutex.owner.base, ~au0828_i2c_adap_template.dev.mutex.owner.offset, ~au0828_i2c_adap_template.dev.mutex.name.base, ~au0828_i2c_adap_template.dev.mutex.name.offset, ~au0828_i2c_adap_template.dev.mutex.magic.base, ~au0828_i2c_adap_template.dev.mutex.magic.offset, ~au0828_i2c_adap_template.dev.mutex.dep_map.key.base, ~au0828_i2c_adap_template.dev.mutex.dep_map.key.offset, ~au0828_i2c_adap_template.dev.mutex.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.mutex.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.mutex.dep_map.name.base, ~au0828_i2c_adap_template.dev.mutex.dep_map.name.offset, ~au0828_i2c_adap_template.dev.mutex.dep_map.cpu, ~au0828_i2c_adap_template.dev.mutex.dep_map.ip, ~au0828_i2c_adap_template.dev.bus.base, ~au0828_i2c_adap_template.dev.bus.offset, ~au0828_i2c_adap_template.dev.driver.base, ~au0828_i2c_adap_template.dev.driver.offset, ~au0828_i2c_adap_template.dev.platform_data.base, ~au0828_i2c_adap_template.dev.platform_data.offset, ~au0828_i2c_adap_template.dev.power.power_state.event, ~au0828_i2c_adap_template.dev.power.can_wakeup, ~au0828_i2c_adap_template.dev.power.async_suspend, ~au0828_i2c_adap_template.dev.power.is_prepared, ~au0828_i2c_adap_template.dev.power.is_suspended, ~au0828_i2c_adap_template.dev.power.ignore_children, ~au0828_i2c_adap_template.dev.power.early_init, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.magic, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_adap_template.dev.power.entry.next.base, ~au0828_i2c_adap_template.dev.power.entry.next.offset, ~au0828_i2c_adap_template.dev.power.entry.prev.base, ~au0828_i2c_adap_template.dev.power.entry.prev.offset, ~au0828_i2c_adap_template.dev.power.completion.done, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.magic, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_adap_template.dev.power.completion.wait.task_list.next.base, ~au0828_i2c_adap_template.dev.power.completion.wait.task_list.next.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.task_list.prev.base, ~au0828_i2c_adap_template.dev.power.completion.wait.task_list.prev.offset, ~au0828_i2c_adap_template.dev.power.wakeup.base, ~au0828_i2c_adap_template.dev.power.wakeup.offset, ~au0828_i2c_adap_template.dev.power.wakeup_path, ~au0828_i2c_adap_template.dev.power.syscore, ~au0828_i2c_adap_template.dev.power.suspend_timer.entry.next.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.entry.next.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.entry.prev.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.entry.prev.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.expires, ~au0828_i2c_adap_template.dev.power.suspend_timer.base.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.base.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.function.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.function.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.data, ~au0828_i2c_adap_template.dev.power.suspend_timer.slack, ~au0828_i2c_adap_template.dev.power.suspend_timer.start_pid, ~au0828_i2c_adap_template.dev.power.suspend_timer.start_site.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.start_site.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.start_comm, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.key.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.key.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.name.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.name.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.cpu, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.ip, ~au0828_i2c_adap_template.dev.power.timer_expires, ~au0828_i2c_adap_template.dev.power.work.data.counter, ~au0828_i2c_adap_template.dev.power.work.entry.next.base, ~au0828_i2c_adap_template.dev.power.work.entry.next.offset, ~au0828_i2c_adap_template.dev.power.work.entry.prev.base, ~au0828_i2c_adap_template.dev.power.work.entry.prev.offset, ~au0828_i2c_adap_template.dev.power.work.func.base, ~au0828_i2c_adap_template.dev.power.work.func.offset, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.key.base, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.key.offset, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.name.base, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.name.offset, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.cpu, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.ip, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.magic, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_adap_template.dev.power.wait_queue.task_list.next.base, ~au0828_i2c_adap_template.dev.power.wait_queue.task_list.next.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.task_list.prev.base, ~au0828_i2c_adap_template.dev.power.wait_queue.task_list.prev.offset, ~au0828_i2c_adap_template.dev.power.usage_count.counter, ~au0828_i2c_adap_template.dev.power.child_count.counter, ~au0828_i2c_adap_template.dev.power.disable_depth, ~au0828_i2c_adap_template.dev.power.idle_notification, ~au0828_i2c_adap_template.dev.power.request_pending, ~au0828_i2c_adap_template.dev.power.deferred_resume, ~au0828_i2c_adap_template.dev.power.run_wake, ~au0828_i2c_adap_template.dev.power.runtime_auto, ~au0828_i2c_adap_template.dev.power.no_callbacks, ~au0828_i2c_adap_template.dev.power.irq_safe, ~au0828_i2c_adap_template.dev.power.use_autosuspend, ~au0828_i2c_adap_template.dev.power.timer_autosuspends, ~au0828_i2c_adap_template.dev.power.memalloc_noio, ~au0828_i2c_adap_template.dev.power.request, ~au0828_i2c_adap_template.dev.power.runtime_status, ~au0828_i2c_adap_template.dev.power.runtime_error, ~au0828_i2c_adap_template.dev.power.autosuspend_delay, ~au0828_i2c_adap_template.dev.power.last_busy, ~au0828_i2c_adap_template.dev.power.active_jiffies, ~au0828_i2c_adap_template.dev.power.suspended_jiffies, ~au0828_i2c_adap_template.dev.power.accounting_timestamp, ~au0828_i2c_adap_template.dev.power.subsys_data.base, ~au0828_i2c_adap_template.dev.power.subsys_data.offset, ~au0828_i2c_adap_template.dev.power.qos.base, ~au0828_i2c_adap_template.dev.power.qos.offset, ~au0828_i2c_adap_template.dev.pm_domain.base, ~au0828_i2c_adap_template.dev.pm_domain.offset, ~au0828_i2c_adap_template.dev.pins.base, ~au0828_i2c_adap_template.dev.pins.offset, ~au0828_i2c_adap_template.dev.numa_node, ~au0828_i2c_adap_template.dev.dma_mask.base, ~au0828_i2c_adap_template.dev.dma_mask.offset, ~au0828_i2c_adap_template.dev.coherent_dma_mask, ~au0828_i2c_adap_template.dev.dma_parms.base, ~au0828_i2c_adap_template.dev.dma_parms.offset, ~au0828_i2c_adap_template.dev.dma_pools.next.base, ~au0828_i2c_adap_template.dev.dma_pools.next.offset, ~au0828_i2c_adap_template.dev.dma_pools.prev.base, ~au0828_i2c_adap_template.dev.dma_pools.prev.offset, ~au0828_i2c_adap_template.dev.dma_mem.base, ~au0828_i2c_adap_template.dev.dma_mem.offset, ~au0828_i2c_adap_template.dev.archdata.dma_ops.base, ~au0828_i2c_adap_template.dev.archdata.dma_ops.offset, ~au0828_i2c_adap_template.dev.archdata.iommu.base, ~au0828_i2c_adap_template.dev.archdata.iommu.offset, ~au0828_i2c_adap_template.dev.of_node.base, ~au0828_i2c_adap_template.dev.of_node.offset, ~au0828_i2c_adap_template.dev.acpi_node.companion.base, ~au0828_i2c_adap_template.dev.acpi_node.companion.offset, ~au0828_i2c_adap_template.dev.devt, ~au0828_i2c_adap_template.dev.id, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.magic, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_adap_template.dev.devres_head.next.base, ~au0828_i2c_adap_template.dev.devres_head.next.offset, ~au0828_i2c_adap_template.dev.devres_head.prev.base, ~au0828_i2c_adap_template.dev.devres_head.prev.offset, ~au0828_i2c_adap_template.dev.knode_class.n_klist.base, ~au0828_i2c_adap_template.dev.knode_class.n_klist.offset, ~au0828_i2c_adap_template.dev.knode_class.n_node.next.base, ~au0828_i2c_adap_template.dev.knode_class.n_node.next.offset, ~au0828_i2c_adap_template.dev.knode_class.n_node.prev.base, ~au0828_i2c_adap_template.dev.knode_class.n_node.prev.offset, ~au0828_i2c_adap_template.dev.knode_class.n_ref.refcount.counter, ~au0828_i2c_adap_template.dev.class.base, ~au0828_i2c_adap_template.dev.class.offset, ~au0828_i2c_adap_template.dev.groups.base, ~au0828_i2c_adap_template.dev.groups.offset, ~au0828_i2c_adap_template.dev.release.base, ~au0828_i2c_adap_template.dev.release.offset, ~au0828_i2c_adap_template.dev.iommu_group.base, ~au0828_i2c_adap_template.dev.iommu_group.offset, ~au0828_i2c_adap_template.dev.offline_disabled, ~au0828_i2c_adap_template.dev.offline, ~au0828_i2c_adap_template.nr, ~au0828_i2c_adap_template.name, ~au0828_i2c_adap_template.dev_released.done, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.magic, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_adap_template.dev_released.wait.task_list.next.base, ~au0828_i2c_adap_template.dev_released.wait.task_list.next.offset, ~au0828_i2c_adap_template.dev_released.wait.task_list.prev.base, ~au0828_i2c_adap_template.dev_released.wait.task_list.prev.offset, ~au0828_i2c_adap_template.userspace_clients_lock.count.counter, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.magic, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_adap_template.userspace_clients_lock.wait_list.next.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_list.next.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_list.prev.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_list.prev.offset, ~au0828_i2c_adap_template.userspace_clients_lock.owner.base, ~au0828_i2c_adap_template.userspace_clients_lock.owner.offset, ~au0828_i2c_adap_template.userspace_clients_lock.name.base, ~au0828_i2c_adap_template.userspace_clients_lock.name.offset, ~au0828_i2c_adap_template.userspace_clients_lock.magic.base, ~au0828_i2c_adap_template.userspace_clients_lock.magic.offset, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.key.base, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.key.offset, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.class_cache.base, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.name.base, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.name.offset, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.cpu, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.ip, ~au0828_i2c_adap_template.userspace_clients.next.base, ~au0828_i2c_adap_template.userspace_clients.next.offset, ~au0828_i2c_adap_template.userspace_clients.prev.base, ~au0828_i2c_adap_template.userspace_clients.prev.offset, ~au0828_i2c_adap_template.bus_recovery_info.base, ~au0828_i2c_adap_template.bus_recovery_info.offset, ~au0828_i2c_client_template.flags, ~au0828_i2c_client_template.addr, ~au0828_i2c_client_template.name, ~au0828_i2c_client_template.adapter.base, ~au0828_i2c_client_template.adapter.offset, ~au0828_i2c_client_template.dev.parent.base, ~au0828_i2c_client_template.dev.parent.offset, ~au0828_i2c_client_template.dev.p.base, ~au0828_i2c_client_template.dev.p.offset, ~au0828_i2c_client_template.dev.kobj.name.base, ~au0828_i2c_client_template.dev.kobj.name.offset, ~au0828_i2c_client_template.dev.kobj.entry.next.base, ~au0828_i2c_client_template.dev.kobj.entry.next.offset, ~au0828_i2c_client_template.dev.kobj.entry.prev.base, ~au0828_i2c_client_template.dev.kobj.entry.prev.offset, ~au0828_i2c_client_template.dev.kobj.parent.base, ~au0828_i2c_client_template.dev.kobj.parent.offset, ~au0828_i2c_client_template.dev.kobj.kset.base, ~au0828_i2c_client_template.dev.kobj.kset.offset, ~au0828_i2c_client_template.dev.kobj.ktype.base, ~au0828_i2c_client_template.dev.kobj.ktype.offset, ~au0828_i2c_client_template.dev.kobj.sd.base, ~au0828_i2c_client_template.dev.kobj.sd.offset, ~au0828_i2c_client_template.dev.kobj.kref.refcount.counter, ~au0828_i2c_client_template.dev.kobj.release.work.data.counter, ~au0828_i2c_client_template.dev.kobj.release.work.entry.next.base, ~au0828_i2c_client_template.dev.kobj.release.work.entry.next.offset, ~au0828_i2c_client_template.dev.kobj.release.work.entry.prev.base, ~au0828_i2c_client_template.dev.kobj.release.work.entry.prev.offset, ~au0828_i2c_client_template.dev.kobj.release.work.func.base, ~au0828_i2c_client_template.dev.kobj.release.work.func.offset, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.key.base, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.key.offset, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.class_cache.base, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.class_cache.offset, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.name.base, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.name.offset, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.cpu, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.ip, ~au0828_i2c_client_template.dev.kobj.release.timer.entry.next.base, ~au0828_i2c_client_template.dev.kobj.release.timer.entry.next.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.entry.prev.base, ~au0828_i2c_client_template.dev.kobj.release.timer.entry.prev.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.expires, ~au0828_i2c_client_template.dev.kobj.release.timer.base.base, ~au0828_i2c_client_template.dev.kobj.release.timer.base.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.function.base, ~au0828_i2c_client_template.dev.kobj.release.timer.function.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.data, ~au0828_i2c_client_template.dev.kobj.release.timer.slack, ~au0828_i2c_client_template.dev.kobj.release.timer.start_pid, ~au0828_i2c_client_template.dev.kobj.release.timer.start_site.base, ~au0828_i2c_client_template.dev.kobj.release.timer.start_site.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.start_comm, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.key.base, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.key.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.class_cache.base, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.class_cache.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.name.base, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.name.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.cpu, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.ip, ~au0828_i2c_client_template.dev.kobj.release.wq.base, ~au0828_i2c_client_template.dev.kobj.release.wq.offset, ~au0828_i2c_client_template.dev.kobj.release.cpu, ~au0828_i2c_client_template.dev.kobj.state_initialized, ~au0828_i2c_client_template.dev.kobj.state_in_sysfs, ~au0828_i2c_client_template.dev.kobj.state_add_uevent_sent, ~au0828_i2c_client_template.dev.kobj.state_remove_uevent_sent, ~au0828_i2c_client_template.dev.kobj.uevent_suppress, ~au0828_i2c_client_template.dev.init_name.base, ~au0828_i2c_client_template.dev.init_name.offset, ~au0828_i2c_client_template.dev.type.base, ~au0828_i2c_client_template.dev.type.offset, ~au0828_i2c_client_template.dev.mutex.count.counter, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.magic, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_client_template.dev.mutex.wait_list.next.base, ~au0828_i2c_client_template.dev.mutex.wait_list.next.offset, ~au0828_i2c_client_template.dev.mutex.wait_list.prev.base, ~au0828_i2c_client_template.dev.mutex.wait_list.prev.offset, ~au0828_i2c_client_template.dev.mutex.owner.base, ~au0828_i2c_client_template.dev.mutex.owner.offset, ~au0828_i2c_client_template.dev.mutex.name.base, ~au0828_i2c_client_template.dev.mutex.name.offset, ~au0828_i2c_client_template.dev.mutex.magic.base, ~au0828_i2c_client_template.dev.mutex.magic.offset, ~au0828_i2c_client_template.dev.mutex.dep_map.key.base, ~au0828_i2c_client_template.dev.mutex.dep_map.key.offset, ~au0828_i2c_client_template.dev.mutex.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.mutex.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.mutex.dep_map.name.base, ~au0828_i2c_client_template.dev.mutex.dep_map.name.offset, ~au0828_i2c_client_template.dev.mutex.dep_map.cpu, ~au0828_i2c_client_template.dev.mutex.dep_map.ip, ~au0828_i2c_client_template.dev.bus.base, ~au0828_i2c_client_template.dev.bus.offset, ~au0828_i2c_client_template.dev.driver.base, ~au0828_i2c_client_template.dev.driver.offset, ~au0828_i2c_client_template.dev.platform_data.base, ~au0828_i2c_client_template.dev.platform_data.offset, ~au0828_i2c_client_template.dev.power.power_state.event, ~au0828_i2c_client_template.dev.power.can_wakeup, ~au0828_i2c_client_template.dev.power.async_suspend, ~au0828_i2c_client_template.dev.power.is_prepared, ~au0828_i2c_client_template.dev.power.is_suspended, ~au0828_i2c_client_template.dev.power.ignore_children, ~au0828_i2c_client_template.dev.power.early_init, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.magic, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_client_template.dev.power.entry.next.base, ~au0828_i2c_client_template.dev.power.entry.next.offset, ~au0828_i2c_client_template.dev.power.entry.prev.base, ~au0828_i2c_client_template.dev.power.entry.prev.offset, ~au0828_i2c_client_template.dev.power.completion.done, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.magic, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_client_template.dev.power.completion.wait.task_list.next.base, ~au0828_i2c_client_template.dev.power.completion.wait.task_list.next.offset, ~au0828_i2c_client_template.dev.power.completion.wait.task_list.prev.base, ~au0828_i2c_client_template.dev.power.completion.wait.task_list.prev.offset, ~au0828_i2c_client_template.dev.power.wakeup.base, ~au0828_i2c_client_template.dev.power.wakeup.offset, ~au0828_i2c_client_template.dev.power.wakeup_path, ~au0828_i2c_client_template.dev.power.syscore, ~au0828_i2c_client_template.dev.power.suspend_timer.entry.next.base, ~au0828_i2c_client_template.dev.power.suspend_timer.entry.next.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.entry.prev.base, ~au0828_i2c_client_template.dev.power.suspend_timer.entry.prev.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.expires, ~au0828_i2c_client_template.dev.power.suspend_timer.base.base, ~au0828_i2c_client_template.dev.power.suspend_timer.base.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.function.base, ~au0828_i2c_client_template.dev.power.suspend_timer.function.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.data, ~au0828_i2c_client_template.dev.power.suspend_timer.slack, ~au0828_i2c_client_template.dev.power.suspend_timer.start_pid, ~au0828_i2c_client_template.dev.power.suspend_timer.start_site.base, ~au0828_i2c_client_template.dev.power.suspend_timer.start_site.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.start_comm, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.key.base, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.key.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.name.base, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.name.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.cpu, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.ip, ~au0828_i2c_client_template.dev.power.timer_expires, ~au0828_i2c_client_template.dev.power.work.data.counter, ~au0828_i2c_client_template.dev.power.work.entry.next.base, ~au0828_i2c_client_template.dev.power.work.entry.next.offset, ~au0828_i2c_client_template.dev.power.work.entry.prev.base, ~au0828_i2c_client_template.dev.power.work.entry.prev.offset, ~au0828_i2c_client_template.dev.power.work.func.base, ~au0828_i2c_client_template.dev.power.work.func.offset, ~au0828_i2c_client_template.dev.power.work.lockdep_map.key.base, ~au0828_i2c_client_template.dev.power.work.lockdep_map.key.offset, ~au0828_i2c_client_template.dev.power.work.lockdep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.work.lockdep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.work.lockdep_map.name.base, ~au0828_i2c_client_template.dev.power.work.lockdep_map.name.offset, ~au0828_i2c_client_template.dev.power.work.lockdep_map.cpu, ~au0828_i2c_client_template.dev.power.work.lockdep_map.ip, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.magic, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_client_template.dev.power.wait_queue.task_list.next.base, ~au0828_i2c_client_template.dev.power.wait_queue.task_list.next.offset, ~au0828_i2c_client_template.dev.power.wait_queue.task_list.prev.base, ~au0828_i2c_client_template.dev.power.wait_queue.task_list.prev.offset, ~au0828_i2c_client_template.dev.power.usage_count.counter, ~au0828_i2c_client_template.dev.power.child_count.counter, ~au0828_i2c_client_template.dev.power.disable_depth, ~au0828_i2c_client_template.dev.power.idle_notification, ~au0828_i2c_client_template.dev.power.request_pending, ~au0828_i2c_client_template.dev.power.deferred_resume, ~au0828_i2c_client_template.dev.power.run_wake, ~au0828_i2c_client_template.dev.power.runtime_auto, ~au0828_i2c_client_template.dev.power.no_callbacks, ~au0828_i2c_client_template.dev.power.irq_safe, ~au0828_i2c_client_template.dev.power.use_autosuspend, ~au0828_i2c_client_template.dev.power.timer_autosuspends, ~au0828_i2c_client_template.dev.power.memalloc_noio, ~au0828_i2c_client_template.dev.power.request, ~au0828_i2c_client_template.dev.power.runtime_status, ~au0828_i2c_client_template.dev.power.runtime_error, ~au0828_i2c_client_template.dev.power.autosuspend_delay, ~au0828_i2c_client_template.dev.power.last_busy, ~au0828_i2c_client_template.dev.power.active_jiffies, ~au0828_i2c_client_template.dev.power.suspended_jiffies, ~au0828_i2c_client_template.dev.power.accounting_timestamp, ~au0828_i2c_client_template.dev.power.subsys_data.base, ~au0828_i2c_client_template.dev.power.subsys_data.offset, ~au0828_i2c_client_template.dev.power.qos.base, ~au0828_i2c_client_template.dev.power.qos.offset, ~au0828_i2c_client_template.dev.pm_domain.base, ~au0828_i2c_client_template.dev.pm_domain.offset, ~au0828_i2c_client_template.dev.pins.base, ~au0828_i2c_client_template.dev.pins.offset, ~au0828_i2c_client_template.dev.numa_node, ~au0828_i2c_client_template.dev.dma_mask.base, ~au0828_i2c_client_template.dev.dma_mask.offset, ~au0828_i2c_client_template.dev.coherent_dma_mask, ~au0828_i2c_client_template.dev.dma_parms.base, ~au0828_i2c_client_template.dev.dma_parms.offset, ~au0828_i2c_client_template.dev.dma_pools.next.base, ~au0828_i2c_client_template.dev.dma_pools.next.offset, ~au0828_i2c_client_template.dev.dma_pools.prev.base, ~au0828_i2c_client_template.dev.dma_pools.prev.offset, ~au0828_i2c_client_template.dev.dma_mem.base, ~au0828_i2c_client_template.dev.dma_mem.offset, ~au0828_i2c_client_template.dev.archdata.dma_ops.base, ~au0828_i2c_client_template.dev.archdata.dma_ops.offset, ~au0828_i2c_client_template.dev.archdata.iommu.base, ~au0828_i2c_client_template.dev.archdata.iommu.offset, ~au0828_i2c_client_template.dev.of_node.base, ~au0828_i2c_client_template.dev.of_node.offset, ~au0828_i2c_client_template.dev.acpi_node.companion.base, ~au0828_i2c_client_template.dev.acpi_node.companion.offset, ~au0828_i2c_client_template.dev.devt, ~au0828_i2c_client_template.dev.id, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.magic, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_client_template.dev.devres_head.next.base, ~au0828_i2c_client_template.dev.devres_head.next.offset, ~au0828_i2c_client_template.dev.devres_head.prev.base, ~au0828_i2c_client_template.dev.devres_head.prev.offset, ~au0828_i2c_client_template.dev.knode_class.n_klist.base, ~au0828_i2c_client_template.dev.knode_class.n_klist.offset, ~au0828_i2c_client_template.dev.knode_class.n_node.next.base, ~au0828_i2c_client_template.dev.knode_class.n_node.next.offset, ~au0828_i2c_client_template.dev.knode_class.n_node.prev.base, ~au0828_i2c_client_template.dev.knode_class.n_node.prev.offset, ~au0828_i2c_client_template.dev.knode_class.n_ref.refcount.counter, ~au0828_i2c_client_template.dev.class.base, ~au0828_i2c_client_template.dev.class.offset, ~au0828_i2c_client_template.dev.groups.base, ~au0828_i2c_client_template.dev.groups.offset, ~au0828_i2c_client_template.dev.release.base, ~au0828_i2c_client_template.dev.release.offset, ~au0828_i2c_client_template.dev.iommu_group.base, ~au0828_i2c_client_template.dev.iommu_group.offset, ~au0828_i2c_client_template.dev.offline_disabled, ~au0828_i2c_client_template.dev.offline, ~au0828_i2c_client_template.irq, ~au0828_i2c_client_template.detected.next.base, ~au0828_i2c_client_template.detected.next.offset, ~au0828_i2c_client_template.detected.prev.base, ~au0828_i2c_client_template.detected.prev.offset, ~ldv_4_callback_func_1_ptr.base, ~ldv_4_callback_func_1_ptr.offset, ~ldv_4_callback_mmap.base, ~ldv_4_callback_mmap.offset, ~ldv_4_callback_poll.base, ~ldv_4_callback_poll.offset, ~ldv_4_callback_read.base, ~ldv_4_callback_read.offset, ~ldv_4_callback_unlocked_ioctl.base, ~ldv_4_callback_unlocked_ioctl.offset, ~ldv_4_callback_vidioc_cropcap.base, ~ldv_4_callback_vidioc_cropcap.offset, ~ldv_4_callback_vidioc_dqbuf.base, ~ldv_4_callback_vidioc_dqbuf.offset, ~ldv_4_callback_vidioc_enum_fmt_vid_cap.base, ~ldv_4_callback_vidioc_enum_fmt_vid_cap.offset, ~ldv_4_callback_vidioc_enum_input.base, ~ldv_4_callback_vidioc_enum_input.offset, ~ldv_4_callback_vidioc_enumaudio.base, ~ldv_4_callback_vidioc_enumaudio.offset, ~ldv_4_callback_vidioc_g_audio.base, ~ldv_4_callback_vidioc_g_audio.offset, ~ldv_4_callback_vidioc_g_fmt_vbi_cap.base, ~ldv_4_callback_vidioc_g_fmt_vbi_cap.offset, ~ldv_4_callback_vidioc_g_fmt_vid_cap.base, ~ldv_4_callback_vidioc_g_fmt_vid_cap.offset, ~ldv_4_callback_vidioc_g_frequency.base, ~ldv_4_callback_vidioc_g_frequency.offset, ~ldv_4_callback_vidioc_g_input.base, ~ldv_4_callback_vidioc_g_input.offset, ~ldv_4_callback_vidioc_g_register.base, ~ldv_4_callback_vidioc_g_register.offset, ~ldv_4_callback_vidioc_g_std.base, ~ldv_4_callback_vidioc_g_std.offset, ~ldv_4_callback_vidioc_g_tuner.base, ~ldv_4_callback_vidioc_g_tuner.offset, ~ldv_4_callback_vidioc_log_status.base, ~ldv_4_callback_vidioc_log_status.offset, ~ldv_4_callback_vidioc_qbuf.base, ~ldv_4_callback_vidioc_qbuf.offset, ~ldv_4_callback_vidioc_querybuf.base, ~ldv_4_callback_vidioc_querybuf.offset, ~ldv_4_callback_vidioc_querycap.base, ~ldv_4_callback_vidioc_querycap.offset, ~ldv_4_callback_vidioc_reqbufs.base, ~ldv_4_callback_vidioc_reqbufs.offset, ~ldv_4_callback_vidioc_s_audio.base, ~ldv_4_callback_vidioc_s_audio.offset, ~ldv_4_callback_vidioc_s_fmt_vbi_cap.base, ~ldv_4_callback_vidioc_s_fmt_vbi_cap.offset, ~ldv_4_callback_vidioc_s_fmt_vid_cap.base, ~ldv_4_callback_vidioc_s_fmt_vid_cap.offset, ~ldv_4_callback_vidioc_s_frequency.base, ~ldv_4_callback_vidioc_s_frequency.offset, ~ldv_4_callback_vidioc_s_input.base, ~ldv_4_callback_vidioc_s_input.offset, ~ldv_4_callback_vidioc_s_register.base, ~ldv_4_callback_vidioc_s_register.offset, ~ldv_4_callback_vidioc_s_std.base, ~ldv_4_callback_vidioc_s_std.offset, ~ldv_4_callback_vidioc_s_tuner.base, ~ldv_4_callback_vidioc_s_tuner.offset, ~ldv_4_callback_vidioc_streamoff.base, ~ldv_4_callback_vidioc_streamoff.offset, ~ldv_4_callback_vidioc_streamon.base, ~ldv_4_callback_vidioc_streamon.offset, ~ldv_4_callback_vidioc_subscribe_event.base, ~ldv_4_callback_vidioc_subscribe_event.offset, ~ldv_4_callback_vidioc_try_fmt_vbi_cap.base, ~ldv_4_callback_vidioc_try_fmt_vbi_cap.offset, ~ldv_4_callback_vidioc_try_fmt_vid_cap.base, ~ldv_4_callback_vidioc_try_fmt_vid_cap.offset, ~ldv_4_callback_vidioc_unsubscribe_event.base, ~ldv_4_callback_vidioc_unsubscribe_event.offset, ~ldv_4_container_v4l2_file_operations.base, ~ldv_4_container_v4l2_file_operations.offset, ~ldv_4_resource_struct_i2c_adapter.base, ~ldv_4_resource_struct_i2c_adapter.offset, ~ldv_4_resource_struct_video_device.base, ~ldv_4_resource_struct_video_device.offset, ~ldv_4_callback_functionality.base, ~ldv_4_callback_functionality.offset, ~ldv_4_callback_master_xfer.base, ~ldv_4_callback_master_xfer.offset, ~au0828_boards.name.base, ~au0828_boards.name.offset, ~au0828_boards.tuner_type, ~au0828_boards.tuner_addr, ~au0828_boards.i2c_clk_divider, ~au0828_boards.input.type, ~au0828_boards.input.vmux, ~au0828_boards.input.amux, ~au0828_boards.input.audio_setup.base, ~au0828_boards.input.audio_setup.offset, ~#hauppauge_hvr950q_led_states.base, ~#hauppauge_hvr950q_led_states.offset, ~#hauppauge_hvr950q_led_cfg.base, ~#hauppauge_hvr950q_led_cfg.offset, ~#hauppauge_hvr950q_config.base, ~#hauppauge_hvr950q_config.offset, ~#fusionhdtv7usb_config.base, ~#fusionhdtv7usb_config.offset, ~#hauppauge_woodbury_config.base, ~#hauppauge_woodbury_config.offset, ~#hauppauge_xc5000a_config.base, ~#hauppauge_xc5000a_config.offset, ~#hauppauge_xc5000c_config.base, ~#hauppauge_xc5000c_config.offset, ~#mxl5007t_hvr950q_config.base, ~#mxl5007t_hvr950q_config.offset, ~#hauppauge_woodbury_tunerconfig.base, ~#hauppauge_woodbury_tunerconfig.offset, ~#au0828_vbi_qops.base, ~#au0828_vbi_qops.offset, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset, ~#au0828_video_qops.base, ~#au0828_video_qops.offset, ~#au0828_v4l_fops.base, ~#au0828_v4l_fops.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset, ~au0828_video_template.entity.list.next.base, ~au0828_video_template.entity.list.next.offset, ~au0828_video_template.entity.list.prev.base, ~au0828_video_template.entity.list.prev.offset, ~au0828_video_template.entity.parent.base, ~au0828_video_template.entity.parent.offset, ~au0828_video_template.entity.id, ~au0828_video_template.entity.name.base, ~au0828_video_template.entity.name.offset, ~au0828_video_template.entity.type, ~au0828_video_template.entity.revision, ~au0828_video_template.entity.flags, ~au0828_video_template.entity.group_id, ~au0828_video_template.entity.num_pads, ~au0828_video_template.entity.num_links, ~au0828_video_template.entity.num_backlinks, ~au0828_video_template.entity.max_links, ~au0828_video_template.entity.pads.base, ~au0828_video_template.entity.pads.offset, ~au0828_video_template.entity.links.base, ~au0828_video_template.entity.links.offset, ~au0828_video_template.entity.ops.base, ~au0828_video_template.entity.ops.offset, ~au0828_video_template.entity.stream_count, ~au0828_video_template.entity.use_count, ~au0828_video_template.entity.pipe.base, ~au0828_video_template.entity.pipe.offset, ~au0828_video_template.entity.info.v4l.major, ~au0828_video_template.entity.info.v4l.minor, ~au0828_video_template.entity.info.fb.major, ~au0828_video_template.entity.info.fb.minor, ~au0828_video_template.entity.info.alsa.card, ~au0828_video_template.entity.info.alsa.device, ~au0828_video_template.entity.info.alsa.subdevice, ~au0828_video_template.entity.info.dvb, ~au0828_video_template.fops.base, ~au0828_video_template.fops.offset, ~au0828_video_template.dev.parent.base, ~au0828_video_template.dev.parent.offset, ~au0828_video_template.dev.p.base, ~au0828_video_template.dev.p.offset, ~au0828_video_template.dev.kobj.name.base, ~au0828_video_template.dev.kobj.name.offset, ~au0828_video_template.dev.kobj.entry.next.base, ~au0828_video_template.dev.kobj.entry.next.offset, ~au0828_video_template.dev.kobj.entry.prev.base, ~au0828_video_template.dev.kobj.entry.prev.offset, ~au0828_video_template.dev.kobj.parent.base, ~au0828_video_template.dev.kobj.parent.offset, ~au0828_video_template.dev.kobj.kset.base, ~au0828_video_template.dev.kobj.kset.offset, ~au0828_video_template.dev.kobj.ktype.base, ~au0828_video_template.dev.kobj.ktype.offset, ~au0828_video_template.dev.kobj.sd.base, ~au0828_video_template.dev.kobj.sd.offset, ~au0828_video_template.dev.kobj.kref.refcount.counter, ~au0828_video_template.dev.kobj.release.work.data.counter, ~au0828_video_template.dev.kobj.release.work.entry.next.base, ~au0828_video_template.dev.kobj.release.work.entry.next.offset, ~au0828_video_template.dev.kobj.release.work.entry.prev.base, ~au0828_video_template.dev.kobj.release.work.entry.prev.offset, ~au0828_video_template.dev.kobj.release.work.func.base, ~au0828_video_template.dev.kobj.release.work.func.offset, ~au0828_video_template.dev.kobj.release.work.lockdep_map.key.base, ~au0828_video_template.dev.kobj.release.work.lockdep_map.key.offset, ~au0828_video_template.dev.kobj.release.work.lockdep_map.class_cache.base, ~au0828_video_template.dev.kobj.release.work.lockdep_map.class_cache.offset, ~au0828_video_template.dev.kobj.release.work.lockdep_map.name.base, ~au0828_video_template.dev.kobj.release.work.lockdep_map.name.offset, ~au0828_video_template.dev.kobj.release.work.lockdep_map.cpu, ~au0828_video_template.dev.kobj.release.work.lockdep_map.ip, ~au0828_video_template.dev.kobj.release.timer.entry.next.base, ~au0828_video_template.dev.kobj.release.timer.entry.next.offset, ~au0828_video_template.dev.kobj.release.timer.entry.prev.base, ~au0828_video_template.dev.kobj.release.timer.entry.prev.offset, ~au0828_video_template.dev.kobj.release.timer.expires, ~au0828_video_template.dev.kobj.release.timer.base.base, ~au0828_video_template.dev.kobj.release.timer.base.offset, ~au0828_video_template.dev.kobj.release.timer.function.base, ~au0828_video_template.dev.kobj.release.timer.function.offset, ~au0828_video_template.dev.kobj.release.timer.data, ~au0828_video_template.dev.kobj.release.timer.slack, ~au0828_video_template.dev.kobj.release.timer.start_pid, ~au0828_video_template.dev.kobj.release.timer.start_site.base, ~au0828_video_template.dev.kobj.release.timer.start_site.offset, ~au0828_video_template.dev.kobj.release.timer.start_comm, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.key.base, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.key.offset, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.class_cache.base, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.class_cache.offset, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.name.base, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.name.offset, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.cpu, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.ip, ~au0828_video_template.dev.kobj.release.wq.base, ~au0828_video_template.dev.kobj.release.wq.offset, ~au0828_video_template.dev.kobj.release.cpu, ~au0828_video_template.dev.kobj.state_initialized, ~au0828_video_template.dev.kobj.state_in_sysfs, ~au0828_video_template.dev.kobj.state_add_uevent_sent, ~au0828_video_template.dev.kobj.state_remove_uevent_sent, ~au0828_video_template.dev.kobj.uevent_suppress, ~au0828_video_template.dev.init_name.base, ~au0828_video_template.dev.init_name.offset, ~au0828_video_template.dev.type.base, ~au0828_video_template.dev.type.offset, ~au0828_video_template.dev.mutex.count.counter, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.magic, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner_cpu, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.base, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.offset, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_video_template.dev.mutex.wait_list.next.base, ~au0828_video_template.dev.mutex.wait_list.next.offset, ~au0828_video_template.dev.mutex.wait_list.prev.base, ~au0828_video_template.dev.mutex.wait_list.prev.offset, ~au0828_video_template.dev.mutex.owner.base, ~au0828_video_template.dev.mutex.owner.offset, ~au0828_video_template.dev.mutex.name.base, ~au0828_video_template.dev.mutex.name.offset, ~au0828_video_template.dev.mutex.magic.base, ~au0828_video_template.dev.mutex.magic.offset, ~au0828_video_template.dev.mutex.dep_map.key.base, ~au0828_video_template.dev.mutex.dep_map.key.offset, ~au0828_video_template.dev.mutex.dep_map.class_cache.base, ~au0828_video_template.dev.mutex.dep_map.class_cache.offset, ~au0828_video_template.dev.mutex.dep_map.name.base, ~au0828_video_template.dev.mutex.dep_map.name.offset, ~au0828_video_template.dev.mutex.dep_map.cpu, ~au0828_video_template.dev.mutex.dep_map.ip, ~au0828_video_template.dev.bus.base, ~au0828_video_template.dev.bus.offset, ~au0828_video_template.dev.driver.base, ~au0828_video_template.dev.driver.offset, ~au0828_video_template.dev.platform_data.base, ~au0828_video_template.dev.platform_data.offset, ~au0828_video_template.dev.power.power_state.event, ~au0828_video_template.dev.power.can_wakeup, ~au0828_video_template.dev.power.async_suspend, ~au0828_video_template.dev.power.is_prepared, ~au0828_video_template.dev.power.is_suspended, ~au0828_video_template.dev.power.ignore_children, ~au0828_video_template.dev.power.early_init, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.magic, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.owner_cpu, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.owner.base, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.owner.offset, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_video_template.dev.power.entry.next.base, ~au0828_video_template.dev.power.entry.next.offset, ~au0828_video_template.dev.power.entry.prev.base, ~au0828_video_template.dev.power.entry.prev.offset, ~au0828_video_template.dev.power.completion.done, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.magic, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner_cpu, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.base, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.offset, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_video_template.dev.power.completion.wait.task_list.next.base, ~au0828_video_template.dev.power.completion.wait.task_list.next.offset, ~au0828_video_template.dev.power.completion.wait.task_list.prev.base, ~au0828_video_template.dev.power.completion.wait.task_list.prev.offset, ~au0828_video_template.dev.power.wakeup.base, ~au0828_video_template.dev.power.wakeup.offset, ~au0828_video_template.dev.power.wakeup_path, ~au0828_video_template.dev.power.syscore, ~au0828_video_template.dev.power.suspend_timer.entry.next.base, ~au0828_video_template.dev.power.suspend_timer.entry.next.offset, ~au0828_video_template.dev.power.suspend_timer.entry.prev.base, ~au0828_video_template.dev.power.suspend_timer.entry.prev.offset, ~au0828_video_template.dev.power.suspend_timer.expires, ~au0828_video_template.dev.power.suspend_timer.base.base, ~au0828_video_template.dev.power.suspend_timer.base.offset, ~au0828_video_template.dev.power.suspend_timer.function.base, ~au0828_video_template.dev.power.suspend_timer.function.offset, ~au0828_video_template.dev.power.suspend_timer.data, ~au0828_video_template.dev.power.suspend_timer.slack, ~au0828_video_template.dev.power.suspend_timer.start_pid, ~au0828_video_template.dev.power.suspend_timer.start_site.base, ~au0828_video_template.dev.power.suspend_timer.start_site.offset, ~au0828_video_template.dev.power.suspend_timer.start_comm, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.key.base, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.key.offset, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.class_cache.base, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.class_cache.offset, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.name.base, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.name.offset, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.cpu, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.ip, ~au0828_video_template.dev.power.timer_expires, ~au0828_video_template.dev.power.work.data.counter, ~au0828_video_template.dev.power.work.entry.next.base, ~au0828_video_template.dev.power.work.entry.next.offset, ~au0828_video_template.dev.power.work.entry.prev.base, ~au0828_video_template.dev.power.work.entry.prev.offset, ~au0828_video_template.dev.power.work.func.base, ~au0828_video_template.dev.power.work.func.offset, ~au0828_video_template.dev.power.work.lockdep_map.key.base, ~au0828_video_template.dev.power.work.lockdep_map.key.offset, ~au0828_video_template.dev.power.work.lockdep_map.class_cache.base, ~au0828_video_template.dev.power.work.lockdep_map.class_cache.offset, ~au0828_video_template.dev.power.work.lockdep_map.name.base, ~au0828_video_template.dev.power.work.lockdep_map.name.offset, ~au0828_video_template.dev.power.work.lockdep_map.cpu, ~au0828_video_template.dev.power.work.lockdep_map.ip, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.magic, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner_cpu, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.base, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.offset, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_video_template.dev.power.wait_queue.task_list.next.base, ~au0828_video_template.dev.power.wait_queue.task_list.next.offset, ~au0828_video_template.dev.power.wait_queue.task_list.prev.base, ~au0828_video_template.dev.power.wait_queue.task_list.prev.offset, ~au0828_video_template.dev.power.usage_count.counter, ~au0828_video_template.dev.power.child_count.counter, ~au0828_video_template.dev.power.disable_depth, ~au0828_video_template.dev.power.idle_notification, ~au0828_video_template.dev.power.request_pending, ~au0828_video_template.dev.power.deferred_resume, ~au0828_video_template.dev.power.run_wake, ~au0828_video_template.dev.power.runtime_auto, ~au0828_video_template.dev.power.no_callbacks, ~au0828_video_template.dev.power.irq_safe, ~au0828_video_template.dev.power.use_autosuspend, ~au0828_video_template.dev.power.timer_autosuspends, ~au0828_video_template.dev.power.memalloc_noio, ~au0828_video_template.dev.power.request, ~au0828_video_template.dev.power.runtime_status, ~au0828_video_template.dev.power.runtime_error, ~au0828_video_template.dev.power.autosuspend_delay, ~au0828_video_template.dev.power.last_busy, ~au0828_video_template.dev.power.active_jiffies, ~au0828_video_template.dev.power.suspended_jiffies, ~au0828_video_template.dev.power.accounting_timestamp, ~au0828_video_template.dev.power.subsys_data.base, ~au0828_video_template.dev.power.subsys_data.offset, ~au0828_video_template.dev.power.qos.base, ~au0828_video_template.dev.power.qos.offset, ~au0828_video_template.dev.pm_domain.base, ~au0828_video_template.dev.pm_domain.offset, ~au0828_video_template.dev.pins.base, ~au0828_video_template.dev.pins.offset, ~au0828_video_template.dev.numa_node, ~au0828_video_template.dev.dma_mask.base, ~au0828_video_template.dev.dma_mask.offset, ~au0828_video_template.dev.coherent_dma_mask, ~au0828_video_template.dev.dma_parms.base, ~au0828_video_template.dev.dma_parms.offset, ~au0828_video_template.dev.dma_pools.next.base, ~au0828_video_template.dev.dma_pools.next.offset, ~au0828_video_template.dev.dma_pools.prev.base, ~au0828_video_template.dev.dma_pools.prev.offset, ~au0828_video_template.dev.dma_mem.base, ~au0828_video_template.dev.dma_mem.offset, ~au0828_video_template.dev.archdata.dma_ops.base, ~au0828_video_template.dev.archdata.dma_ops.offset, ~au0828_video_template.dev.archdata.iommu.base, ~au0828_video_template.dev.archdata.iommu.offset, ~au0828_video_template.dev.of_node.base, ~au0828_video_template.dev.of_node.offset, ~au0828_video_template.dev.acpi_node.companion.base, ~au0828_video_template.dev.acpi_node.companion.offset, ~au0828_video_template.dev.devt, ~au0828_video_template.dev.id, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.magic, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.owner_cpu, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.owner.base, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.owner.offset, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_video_template.dev.devres_head.next.base, ~au0828_video_template.dev.devres_head.next.offset, ~au0828_video_template.dev.devres_head.prev.base, ~au0828_video_template.dev.devres_head.prev.offset, ~au0828_video_template.dev.knode_class.n_klist.base, ~au0828_video_template.dev.knode_class.n_klist.offset, ~au0828_video_template.dev.knode_class.n_node.next.base, ~au0828_video_template.dev.knode_class.n_node.next.offset, ~au0828_video_template.dev.knode_class.n_node.prev.base, ~au0828_video_template.dev.knode_class.n_node.prev.offset, ~au0828_video_template.dev.knode_class.n_ref.refcount.counter, ~au0828_video_template.dev.class.base, ~au0828_video_template.dev.class.offset, ~au0828_video_template.dev.groups.base, ~au0828_video_template.dev.groups.offset, ~au0828_video_template.dev.release.base, ~au0828_video_template.dev.release.offset, ~au0828_video_template.dev.iommu_group.base, ~au0828_video_template.dev.iommu_group.offset, ~au0828_video_template.dev.offline_disabled, ~au0828_video_template.dev.offline, ~au0828_video_template.cdev.base, ~au0828_video_template.cdev.offset, ~au0828_video_template.v4l2_dev.base, ~au0828_video_template.v4l2_dev.offset, ~au0828_video_template.dev_parent.base, ~au0828_video_template.dev_parent.offset, ~au0828_video_template.ctrl_handler.base, ~au0828_video_template.ctrl_handler.offset, ~au0828_video_template.queue.base, ~au0828_video_template.queue.offset, ~au0828_video_template.prio.base, ~au0828_video_template.prio.offset, ~au0828_video_template.name, ~au0828_video_template.vfl_type, ~au0828_video_template.vfl_dir, ~au0828_video_template.minor, ~au0828_video_template.num, ~au0828_video_template.flags, ~au0828_video_template.index, ~au0828_video_template.fh_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_video_template.fh_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_video_template.fh_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_video_template.fh_lock.__annonCompField19.rlock.magic, ~au0828_video_template.fh_lock.__annonCompField19.rlock.owner_cpu, ~au0828_video_template.fh_lock.__annonCompField19.rlock.owner.base, ~au0828_video_template.fh_lock.__annonCompField19.rlock.owner.offset, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_video_template.fh_list.next.base, ~au0828_video_template.fh_list.next.offset, ~au0828_video_template.fh_list.prev.base, ~au0828_video_template.fh_list.prev.offset, ~au0828_video_template.debug, ~au0828_video_template.tvnorms, ~au0828_video_template.release.base, ~au0828_video_template.release.offset, ~au0828_video_template.ioctl_ops.base, ~au0828_video_template.ioctl_ops.offset, ~au0828_video_template.valid_ioctls, ~au0828_video_template.disable_locking, ~au0828_video_template.lock.base, ~au0828_video_template.lock.offset, #memory_int, #memory_$Pointer$.base, #memory_$Pointer$.offset;
modifies #memory_int, #memory_$Pointer$.base, #memory_$Pointer$.offset, #valid, #length;

implementation ldv___ldv_spin_lock_74(#in~ldv_func_arg1.base : int, #in~ldv_func_arg1.offset : int) returns (){
    var ~ldv_func_arg1.base : int, ~ldv_func_arg1.offset : int;

  loc12:
    ~ldv_func_arg1.base, ~ldv_func_arg1.offset := #in~ldv_func_arg1.base, #in~ldv_func_arg1.offset;
    call ldv_spin_lock_slock_of_au0828_dev();
    return;
}

procedure ldv___ldv_spin_lock_74(#in~ldv_func_arg1.base : int, #in~ldv_func_arg1.offset : int) returns ();
modifies ~ldv_spin_slock_of_au0828_dev;

implementation ldv_switch_1() returns (#res : int){
    var #t~ret198 : int;
    var ~tmp~420 : int;

  loc13:
    havoc ~tmp~420;
    call #t~ret198 := ldv_undef_int();
    assume -2147483648 <= #t~ret198 && #t~ret198 <= 2147483647;
    ~tmp~420 := #t~ret198;
    havoc #t~ret198;
    assume ~tmp~420 == 0;
    #res := 1;
    assume true;
    return;
}

procedure ldv_switch_1() returns (#res : int);
modifies ;

implementation ULTIMATE.start() returns (){
    var #t~ret4523 : int;

  loc14:
    call ULTIMATE.init();
    call #t~ret4523 := main();
    return;
}

procedure ULTIMATE.start() returns ();
modifies #valid, #NULL.base, #NULL.offset, ~au0828_debug, ~disable_usb_speed_check, ~ldv_0_ldv_param_9_0_default.base, ~ldv_0_ldv_param_9_0_default.offset, ~ldv_0_ldv_param_9_1_default, ~ldv_0_ret_default, ~ldv_1_ldv_param_9_1_default.base, ~ldv_1_ldv_param_9_1_default.offset, ~ldv_1_ldv_param_9_2_default.base, ~ldv_1_ldv_param_9_2_default.offset, ~ldv_2_ldv_param_9_1_default.base, ~ldv_2_ldv_param_9_1_default.offset, ~ldv_2_ldv_param_9_2_default.base, ~ldv_2_ldv_param_9_2_default.offset, ~ldv_4_ldv_param_18_2_default, ~ldv_4_ldv_param_23_1_default.base, ~ldv_4_ldv_param_23_1_default.offset, ~ldv_4_ldv_param_23_2_default, ~ldv_4_ldv_param_23_3_default.base, ~ldv_4_ldv_param_23_3_default.offset, ~ldv_4_ldv_param_26_1_default, ~ldv_4_ldv_param_26_2_default, ~ldv_4_ldv_param_38_2_default.base, ~ldv_4_ldv_param_38_2_default.offset, ~ldv_4_ldv_param_42_2_default.base, ~ldv_4_ldv_param_42_2_default.offset, ~ldv_4_ldv_param_55_2_default, ~ldv_4_ldv_param_59_2_default, ~ldv_4_ret_default, ~ldv_9_ret_default, ~ldv_statevar_0, ~ldv_statevar_1, ~ldv_statevar_2, ~ldv_statevar_3, ~ldv_statevar_4, ~ldv_statevar_9, ~i2c_scan, ~i2c_devs.base, ~i2c_devs.offset, ~preallocate_big_buffers, ~#adapter_nr.base, ~#adapter_nr.offset, ~isoc_debug, ~vbibufs, ~ldv_spin__xmit_lock_of_netdev_queue, ~ldv_spin_addr_list_lock_of_net_device, ~ldv_spin_alloc_lock_of_task_struct, ~ldv_spin_i_lock_of_inode, ~ldv_spin_lock, ~ldv_spin_lock_of_NOT_ARG_SIGN, ~ldv_spin_lru_lock_of_netns_frags, ~ldv_spin_node_size_lock_of_pglist_data, ~ldv_spin_ptl, ~ldv_spin_siglock_of_sighand_struct, ~ldv_spin_slock_of_au0828_dev, ~ldv_spin_tx_global_lock_of_net_device, ~#au0828_usb_id_table.base, ~#au0828_usb_id_table.offset, ~#au0828_usb_driver.base, ~#au0828_usb_driver.offset, ~ldv_0_callback_audio_setup.base, ~ldv_0_callback_audio_setup.offset, ~ldv_0_container_usb_driver.base, ~ldv_0_container_usb_driver.offset, ~ldv_0_ldv_param_16_0_default.base, ~ldv_0_ldv_param_16_0_default.offset, ~ldv_0_ldv_param_16_1_default.base, ~ldv_0_ldv_param_16_1_default.offset, ~ldv_0_ldv_param_2_0_default.base, ~ldv_0_ldv_param_2_0_default.offset, ~ldv_0_ldv_param_5_0_default.base, ~ldv_0_ldv_param_5_0_default.offset, ~ldv_1_callback_buf_prepare.base, ~ldv_1_callback_buf_prepare.offset, ~ldv_1_callback_buf_queue.base, ~ldv_1_callback_buf_queue.offset, ~ldv_1_callback_buf_release.base, ~ldv_1_callback_buf_release.offset, ~ldv_1_callback_buf_setup.base, ~ldv_1_callback_buf_setup.offset, ~ldv_1_container_enum_v4l2_field, ~ldv_1_container_struct_videobuf_buffer_ptr.base, ~ldv_1_container_struct_videobuf_buffer_ptr.offset, ~ldv_1_container_struct_videobuf_queue_ptr.base, ~ldv_1_container_struct_videobuf_queue_ptr.offset, ~ldv_2_callback_buf_prepare.base, ~ldv_2_callback_buf_prepare.offset, ~ldv_2_callback_buf_queue.base, ~ldv_2_callback_buf_queue.offset, ~ldv_2_callback_buf_release.base, ~ldv_2_callback_buf_release.offset, ~ldv_2_callback_buf_setup.base, ~ldv_2_callback_buf_setup.offset, ~ldv_2_container_enum_v4l2_field, ~ldv_2_container_struct_videobuf_buffer_ptr.base, ~ldv_2_container_struct_videobuf_buffer_ptr.offset, ~ldv_2_container_struct_videobuf_queue_ptr.base, ~ldv_2_container_struct_videobuf_queue_ptr.offset, ~ldv_3_container_timer_list.base, ~ldv_3_container_timer_list.offset, ~ldv_4_resource_enum_v4l2_buf_type, ~ldv_4_resource_file.base, ~ldv_4_resource_file.offset, ~ldv_4_resource_struct_i2c_msg_ptr.base, ~ldv_4_resource_struct_i2c_msg_ptr.offset, ~ldv_4_resource_struct_poll_table_struct_ptr.base, ~ldv_4_resource_struct_poll_table_struct_ptr.offset, ~ldv_4_resource_struct_v4l2_audio_ptr.base, ~ldv_4_resource_struct_v4l2_audio_ptr.offset, ~ldv_4_resource_struct_v4l2_buffer_ptr.base, ~ldv_4_resource_struct_v4l2_buffer_ptr.offset, ~ldv_4_resource_struct_v4l2_capability_ptr.base, ~ldv_4_resource_struct_v4l2_capability_ptr.offset, ~ldv_4_resource_struct_v4l2_cropcap_ptr.base, ~ldv_4_resource_struct_v4l2_cropcap_ptr.offset, ~ldv_4_resource_struct_v4l2_dbg_register_ptr.base, ~ldv_4_resource_struct_v4l2_dbg_register_ptr.offset, ~ldv_4_resource_struct_v4l2_event_subscription_ptr.base, ~ldv_4_resource_struct_v4l2_event_subscription_ptr.offset, ~ldv_4_resource_struct_v4l2_fh_ptr.base, ~ldv_4_resource_struct_v4l2_fh_ptr.offset, ~ldv_4_resource_struct_v4l2_fmtdesc_ptr.base, ~ldv_4_resource_struct_v4l2_fmtdesc_ptr.offset, ~ldv_4_resource_struct_v4l2_format_ptr.base, ~ldv_4_resource_struct_v4l2_format_ptr.offset, ~ldv_4_resource_struct_v4l2_frequency_ptr.base, ~ldv_4_resource_struct_v4l2_frequency_ptr.offset, ~ldv_4_resource_struct_v4l2_input_ptr.base, ~ldv_4_resource_struct_v4l2_input_ptr.offset, ~ldv_4_resource_struct_v4l2_requestbuffers_ptr.base, ~ldv_4_resource_struct_v4l2_requestbuffers_ptr.offset, ~ldv_4_resource_struct_v4l2_tuner_ptr.base, ~ldv_4_resource_struct_v4l2_tuner_ptr.offset, ~ldv_4_resource_struct_vm_area_struct_ptr.base, ~ldv_4_resource_struct_vm_area_struct_ptr.offset, ~ldv_9_exit_au0828_exit_default.base, ~ldv_9_exit_au0828_exit_default.offset, ~ldv_9_init_au0828_init_default.base, ~ldv_9_init_au0828_init_default.offset, ~#au0828_i2c_algo_template.base, ~#au0828_i2c_algo_template.offset, ~au0828_i2c_adap_template.owner.base, ~au0828_i2c_adap_template.owner.offset, ~au0828_i2c_adap_template.class, ~au0828_i2c_adap_template.algo.base, ~au0828_i2c_adap_template.algo.offset, ~au0828_i2c_adap_template.algo_data.base, ~au0828_i2c_adap_template.algo_data.offset, ~au0828_i2c_adap_template.bus_lock.wait_lock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.bus_lock.wait_lock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.bus_lock.wait_lock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.bus_lock.wait_lock.magic, ~au0828_i2c_adap_template.bus_lock.wait_lock.owner_cpu, ~au0828_i2c_adap_template.bus_lock.wait_lock.owner.base, ~au0828_i2c_adap_template.bus_lock.wait_lock.owner.offset, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.key.base, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.key.offset, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.class_cache.base, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.name.base, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.name.offset, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.cpu, ~au0828_i2c_adap_template.bus_lock.wait_lock.dep_map.ip, ~au0828_i2c_adap_template.bus_lock.waiters.rb_node.base, ~au0828_i2c_adap_template.bus_lock.waiters.rb_node.offset, ~au0828_i2c_adap_template.bus_lock.waiters_leftmost.base, ~au0828_i2c_adap_template.bus_lock.waiters_leftmost.offset, ~au0828_i2c_adap_template.bus_lock.owner.base, ~au0828_i2c_adap_template.bus_lock.owner.offset, ~au0828_i2c_adap_template.bus_lock.save_state, ~au0828_i2c_adap_template.bus_lock.name.base, ~au0828_i2c_adap_template.bus_lock.name.offset, ~au0828_i2c_adap_template.bus_lock.file.base, ~au0828_i2c_adap_template.bus_lock.file.offset, ~au0828_i2c_adap_template.bus_lock.line, ~au0828_i2c_adap_template.bus_lock.magic.base, ~au0828_i2c_adap_template.bus_lock.magic.offset, ~au0828_i2c_adap_template.timeout, ~au0828_i2c_adap_template.retries, ~au0828_i2c_adap_template.dev.parent.base, ~au0828_i2c_adap_template.dev.parent.offset, ~au0828_i2c_adap_template.dev.p.base, ~au0828_i2c_adap_template.dev.p.offset, ~au0828_i2c_adap_template.dev.kobj.name.base, ~au0828_i2c_adap_template.dev.kobj.name.offset, ~au0828_i2c_adap_template.dev.kobj.entry.next.base, ~au0828_i2c_adap_template.dev.kobj.entry.next.offset, ~au0828_i2c_adap_template.dev.kobj.entry.prev.base, ~au0828_i2c_adap_template.dev.kobj.entry.prev.offset, ~au0828_i2c_adap_template.dev.kobj.parent.base, ~au0828_i2c_adap_template.dev.kobj.parent.offset, ~au0828_i2c_adap_template.dev.kobj.kset.base, ~au0828_i2c_adap_template.dev.kobj.kset.offset, ~au0828_i2c_adap_template.dev.kobj.ktype.base, ~au0828_i2c_adap_template.dev.kobj.ktype.offset, ~au0828_i2c_adap_template.dev.kobj.sd.base, ~au0828_i2c_adap_template.dev.kobj.sd.offset, ~au0828_i2c_adap_template.dev.kobj.kref.refcount.counter, ~au0828_i2c_adap_template.dev.kobj.release.work.data.counter, ~au0828_i2c_adap_template.dev.kobj.release.work.entry.next.base, ~au0828_i2c_adap_template.dev.kobj.release.work.entry.next.offset, ~au0828_i2c_adap_template.dev.kobj.release.work.entry.prev.base, ~au0828_i2c_adap_template.dev.kobj.release.work.entry.prev.offset, ~au0828_i2c_adap_template.dev.kobj.release.work.func.base, ~au0828_i2c_adap_template.dev.kobj.release.work.func.offset, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.key.base, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.key.offset, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.class_cache.base, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.name.base, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.name.offset, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.cpu, ~au0828_i2c_adap_template.dev.kobj.release.work.lockdep_map.ip, ~au0828_i2c_adap_template.dev.kobj.release.timer.entry.next.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.entry.next.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.entry.prev.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.entry.prev.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.expires, ~au0828_i2c_adap_template.dev.kobj.release.timer.base.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.base.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.function.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.function.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.data, ~au0828_i2c_adap_template.dev.kobj.release.timer.slack, ~au0828_i2c_adap_template.dev.kobj.release.timer.start_pid, ~au0828_i2c_adap_template.dev.kobj.release.timer.start_site.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.start_site.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.start_comm, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.key.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.key.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.class_cache.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.name.base, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.name.offset, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.cpu, ~au0828_i2c_adap_template.dev.kobj.release.timer.lockdep_map.ip, ~au0828_i2c_adap_template.dev.kobj.release.wq.base, ~au0828_i2c_adap_template.dev.kobj.release.wq.offset, ~au0828_i2c_adap_template.dev.kobj.release.cpu, ~au0828_i2c_adap_template.dev.kobj.state_initialized, ~au0828_i2c_adap_template.dev.kobj.state_in_sysfs, ~au0828_i2c_adap_template.dev.kobj.state_add_uevent_sent, ~au0828_i2c_adap_template.dev.kobj.state_remove_uevent_sent, ~au0828_i2c_adap_template.dev.kobj.uevent_suppress, ~au0828_i2c_adap_template.dev.init_name.base, ~au0828_i2c_adap_template.dev.init_name.offset, ~au0828_i2c_adap_template.dev.type.base, ~au0828_i2c_adap_template.dev.type.offset, ~au0828_i2c_adap_template.dev.mutex.count.counter, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.magic, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_adap_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_adap_template.dev.mutex.wait_list.next.base, ~au0828_i2c_adap_template.dev.mutex.wait_list.next.offset, ~au0828_i2c_adap_template.dev.mutex.wait_list.prev.base, ~au0828_i2c_adap_template.dev.mutex.wait_list.prev.offset, ~au0828_i2c_adap_template.dev.mutex.owner.base, ~au0828_i2c_adap_template.dev.mutex.owner.offset, ~au0828_i2c_adap_template.dev.mutex.name.base, ~au0828_i2c_adap_template.dev.mutex.name.offset, ~au0828_i2c_adap_template.dev.mutex.magic.base, ~au0828_i2c_adap_template.dev.mutex.magic.offset, ~au0828_i2c_adap_template.dev.mutex.dep_map.key.base, ~au0828_i2c_adap_template.dev.mutex.dep_map.key.offset, ~au0828_i2c_adap_template.dev.mutex.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.mutex.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.mutex.dep_map.name.base, ~au0828_i2c_adap_template.dev.mutex.dep_map.name.offset, ~au0828_i2c_adap_template.dev.mutex.dep_map.cpu, ~au0828_i2c_adap_template.dev.mutex.dep_map.ip, ~au0828_i2c_adap_template.dev.bus.base, ~au0828_i2c_adap_template.dev.bus.offset, ~au0828_i2c_adap_template.dev.driver.base, ~au0828_i2c_adap_template.dev.driver.offset, ~au0828_i2c_adap_template.dev.platform_data.base, ~au0828_i2c_adap_template.dev.platform_data.offset, ~au0828_i2c_adap_template.dev.power.power_state.event, ~au0828_i2c_adap_template.dev.power.can_wakeup, ~au0828_i2c_adap_template.dev.power.async_suspend, ~au0828_i2c_adap_template.dev.power.is_prepared, ~au0828_i2c_adap_template.dev.power.is_suspended, ~au0828_i2c_adap_template.dev.power.ignore_children, ~au0828_i2c_adap_template.dev.power.early_init, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.magic, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_adap_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_adap_template.dev.power.entry.next.base, ~au0828_i2c_adap_template.dev.power.entry.next.offset, ~au0828_i2c_adap_template.dev.power.entry.prev.base, ~au0828_i2c_adap_template.dev.power.entry.prev.offset, ~au0828_i2c_adap_template.dev.power.completion.done, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.magic, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_adap_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_adap_template.dev.power.completion.wait.task_list.next.base, ~au0828_i2c_adap_template.dev.power.completion.wait.task_list.next.offset, ~au0828_i2c_adap_template.dev.power.completion.wait.task_list.prev.base, ~au0828_i2c_adap_template.dev.power.completion.wait.task_list.prev.offset, ~au0828_i2c_adap_template.dev.power.wakeup.base, ~au0828_i2c_adap_template.dev.power.wakeup.offset, ~au0828_i2c_adap_template.dev.power.wakeup_path, ~au0828_i2c_adap_template.dev.power.syscore, ~au0828_i2c_adap_template.dev.power.suspend_timer.entry.next.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.entry.next.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.entry.prev.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.entry.prev.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.expires, ~au0828_i2c_adap_template.dev.power.suspend_timer.base.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.base.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.function.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.function.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.data, ~au0828_i2c_adap_template.dev.power.suspend_timer.slack, ~au0828_i2c_adap_template.dev.power.suspend_timer.start_pid, ~au0828_i2c_adap_template.dev.power.suspend_timer.start_site.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.start_site.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.start_comm, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.key.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.key.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.name.base, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.name.offset, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.cpu, ~au0828_i2c_adap_template.dev.power.suspend_timer.lockdep_map.ip, ~au0828_i2c_adap_template.dev.power.timer_expires, ~au0828_i2c_adap_template.dev.power.work.data.counter, ~au0828_i2c_adap_template.dev.power.work.entry.next.base, ~au0828_i2c_adap_template.dev.power.work.entry.next.offset, ~au0828_i2c_adap_template.dev.power.work.entry.prev.base, ~au0828_i2c_adap_template.dev.power.work.entry.prev.offset, ~au0828_i2c_adap_template.dev.power.work.func.base, ~au0828_i2c_adap_template.dev.power.work.func.offset, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.key.base, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.key.offset, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.name.base, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.name.offset, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.cpu, ~au0828_i2c_adap_template.dev.power.work.lockdep_map.ip, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.magic, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_adap_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_adap_template.dev.power.wait_queue.task_list.next.base, ~au0828_i2c_adap_template.dev.power.wait_queue.task_list.next.offset, ~au0828_i2c_adap_template.dev.power.wait_queue.task_list.prev.base, ~au0828_i2c_adap_template.dev.power.wait_queue.task_list.prev.offset, ~au0828_i2c_adap_template.dev.power.usage_count.counter, ~au0828_i2c_adap_template.dev.power.child_count.counter, ~au0828_i2c_adap_template.dev.power.disable_depth, ~au0828_i2c_adap_template.dev.power.idle_notification, ~au0828_i2c_adap_template.dev.power.request_pending, ~au0828_i2c_adap_template.dev.power.deferred_resume, ~au0828_i2c_adap_template.dev.power.run_wake, ~au0828_i2c_adap_template.dev.power.runtime_auto, ~au0828_i2c_adap_template.dev.power.no_callbacks, ~au0828_i2c_adap_template.dev.power.irq_safe, ~au0828_i2c_adap_template.dev.power.use_autosuspend, ~au0828_i2c_adap_template.dev.power.timer_autosuspends, ~au0828_i2c_adap_template.dev.power.memalloc_noio, ~au0828_i2c_adap_template.dev.power.request, ~au0828_i2c_adap_template.dev.power.runtime_status, ~au0828_i2c_adap_template.dev.power.runtime_error, ~au0828_i2c_adap_template.dev.power.autosuspend_delay, ~au0828_i2c_adap_template.dev.power.last_busy, ~au0828_i2c_adap_template.dev.power.active_jiffies, ~au0828_i2c_adap_template.dev.power.suspended_jiffies, ~au0828_i2c_adap_template.dev.power.accounting_timestamp, ~au0828_i2c_adap_template.dev.power.subsys_data.base, ~au0828_i2c_adap_template.dev.power.subsys_data.offset, ~au0828_i2c_adap_template.dev.power.qos.base, ~au0828_i2c_adap_template.dev.power.qos.offset, ~au0828_i2c_adap_template.dev.pm_domain.base, ~au0828_i2c_adap_template.dev.pm_domain.offset, ~au0828_i2c_adap_template.dev.pins.base, ~au0828_i2c_adap_template.dev.pins.offset, ~au0828_i2c_adap_template.dev.numa_node, ~au0828_i2c_adap_template.dev.dma_mask.base, ~au0828_i2c_adap_template.dev.dma_mask.offset, ~au0828_i2c_adap_template.dev.coherent_dma_mask, ~au0828_i2c_adap_template.dev.dma_parms.base, ~au0828_i2c_adap_template.dev.dma_parms.offset, ~au0828_i2c_adap_template.dev.dma_pools.next.base, ~au0828_i2c_adap_template.dev.dma_pools.next.offset, ~au0828_i2c_adap_template.dev.dma_pools.prev.base, ~au0828_i2c_adap_template.dev.dma_pools.prev.offset, ~au0828_i2c_adap_template.dev.dma_mem.base, ~au0828_i2c_adap_template.dev.dma_mem.offset, ~au0828_i2c_adap_template.dev.archdata.dma_ops.base, ~au0828_i2c_adap_template.dev.archdata.dma_ops.offset, ~au0828_i2c_adap_template.dev.archdata.iommu.base, ~au0828_i2c_adap_template.dev.archdata.iommu.offset, ~au0828_i2c_adap_template.dev.of_node.base, ~au0828_i2c_adap_template.dev.of_node.offset, ~au0828_i2c_adap_template.dev.acpi_node.companion.base, ~au0828_i2c_adap_template.dev.acpi_node.companion.offset, ~au0828_i2c_adap_template.dev.devt, ~au0828_i2c_adap_template.dev.id, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.magic, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_adap_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_adap_template.dev.devres_head.next.base, ~au0828_i2c_adap_template.dev.devres_head.next.offset, ~au0828_i2c_adap_template.dev.devres_head.prev.base, ~au0828_i2c_adap_template.dev.devres_head.prev.offset, ~au0828_i2c_adap_template.dev.knode_class.n_klist.base, ~au0828_i2c_adap_template.dev.knode_class.n_klist.offset, ~au0828_i2c_adap_template.dev.knode_class.n_node.next.base, ~au0828_i2c_adap_template.dev.knode_class.n_node.next.offset, ~au0828_i2c_adap_template.dev.knode_class.n_node.prev.base, ~au0828_i2c_adap_template.dev.knode_class.n_node.prev.offset, ~au0828_i2c_adap_template.dev.knode_class.n_ref.refcount.counter, ~au0828_i2c_adap_template.dev.class.base, ~au0828_i2c_adap_template.dev.class.offset, ~au0828_i2c_adap_template.dev.groups.base, ~au0828_i2c_adap_template.dev.groups.offset, ~au0828_i2c_adap_template.dev.release.base, ~au0828_i2c_adap_template.dev.release.offset, ~au0828_i2c_adap_template.dev.iommu_group.base, ~au0828_i2c_adap_template.dev.iommu_group.offset, ~au0828_i2c_adap_template.dev.offline_disabled, ~au0828_i2c_adap_template.dev.offline, ~au0828_i2c_adap_template.nr, ~au0828_i2c_adap_template.name, ~au0828_i2c_adap_template.dev_released.done, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.magic, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_adap_template.dev_released.wait.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_adap_template.dev_released.wait.task_list.next.base, ~au0828_i2c_adap_template.dev_released.wait.task_list.next.offset, ~au0828_i2c_adap_template.dev_released.wait.task_list.prev.base, ~au0828_i2c_adap_template.dev_released.wait.task_list.prev.offset, ~au0828_i2c_adap_template.userspace_clients_lock.count.counter, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.magic, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_adap_template.userspace_clients_lock.wait_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_adap_template.userspace_clients_lock.wait_list.next.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_list.next.offset, ~au0828_i2c_adap_template.userspace_clients_lock.wait_list.prev.base, ~au0828_i2c_adap_template.userspace_clients_lock.wait_list.prev.offset, ~au0828_i2c_adap_template.userspace_clients_lock.owner.base, ~au0828_i2c_adap_template.userspace_clients_lock.owner.offset, ~au0828_i2c_adap_template.userspace_clients_lock.name.base, ~au0828_i2c_adap_template.userspace_clients_lock.name.offset, ~au0828_i2c_adap_template.userspace_clients_lock.magic.base, ~au0828_i2c_adap_template.userspace_clients_lock.magic.offset, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.key.base, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.key.offset, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.class_cache.base, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.class_cache.offset, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.name.base, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.name.offset, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.cpu, ~au0828_i2c_adap_template.userspace_clients_lock.dep_map.ip, ~au0828_i2c_adap_template.userspace_clients.next.base, ~au0828_i2c_adap_template.userspace_clients.next.offset, ~au0828_i2c_adap_template.userspace_clients.prev.base, ~au0828_i2c_adap_template.userspace_clients.prev.offset, ~au0828_i2c_adap_template.bus_recovery_info.base, ~au0828_i2c_adap_template.bus_recovery_info.offset, ~au0828_i2c_client_template.flags, ~au0828_i2c_client_template.addr, ~au0828_i2c_client_template.name, ~au0828_i2c_client_template.adapter.base, ~au0828_i2c_client_template.adapter.offset, ~au0828_i2c_client_template.dev.parent.base, ~au0828_i2c_client_template.dev.parent.offset, ~au0828_i2c_client_template.dev.p.base, ~au0828_i2c_client_template.dev.p.offset, ~au0828_i2c_client_template.dev.kobj.name.base, ~au0828_i2c_client_template.dev.kobj.name.offset, ~au0828_i2c_client_template.dev.kobj.entry.next.base, ~au0828_i2c_client_template.dev.kobj.entry.next.offset, ~au0828_i2c_client_template.dev.kobj.entry.prev.base, ~au0828_i2c_client_template.dev.kobj.entry.prev.offset, ~au0828_i2c_client_template.dev.kobj.parent.base, ~au0828_i2c_client_template.dev.kobj.parent.offset, ~au0828_i2c_client_template.dev.kobj.kset.base, ~au0828_i2c_client_template.dev.kobj.kset.offset, ~au0828_i2c_client_template.dev.kobj.ktype.base, ~au0828_i2c_client_template.dev.kobj.ktype.offset, ~au0828_i2c_client_template.dev.kobj.sd.base, ~au0828_i2c_client_template.dev.kobj.sd.offset, ~au0828_i2c_client_template.dev.kobj.kref.refcount.counter, ~au0828_i2c_client_template.dev.kobj.release.work.data.counter, ~au0828_i2c_client_template.dev.kobj.release.work.entry.next.base, ~au0828_i2c_client_template.dev.kobj.release.work.entry.next.offset, ~au0828_i2c_client_template.dev.kobj.release.work.entry.prev.base, ~au0828_i2c_client_template.dev.kobj.release.work.entry.prev.offset, ~au0828_i2c_client_template.dev.kobj.release.work.func.base, ~au0828_i2c_client_template.dev.kobj.release.work.func.offset, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.key.base, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.key.offset, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.class_cache.base, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.class_cache.offset, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.name.base, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.name.offset, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.cpu, ~au0828_i2c_client_template.dev.kobj.release.work.lockdep_map.ip, ~au0828_i2c_client_template.dev.kobj.release.timer.entry.next.base, ~au0828_i2c_client_template.dev.kobj.release.timer.entry.next.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.entry.prev.base, ~au0828_i2c_client_template.dev.kobj.release.timer.entry.prev.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.expires, ~au0828_i2c_client_template.dev.kobj.release.timer.base.base, ~au0828_i2c_client_template.dev.kobj.release.timer.base.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.function.base, ~au0828_i2c_client_template.dev.kobj.release.timer.function.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.data, ~au0828_i2c_client_template.dev.kobj.release.timer.slack, ~au0828_i2c_client_template.dev.kobj.release.timer.start_pid, ~au0828_i2c_client_template.dev.kobj.release.timer.start_site.base, ~au0828_i2c_client_template.dev.kobj.release.timer.start_site.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.start_comm, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.key.base, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.key.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.class_cache.base, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.class_cache.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.name.base, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.name.offset, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.cpu, ~au0828_i2c_client_template.dev.kobj.release.timer.lockdep_map.ip, ~au0828_i2c_client_template.dev.kobj.release.wq.base, ~au0828_i2c_client_template.dev.kobj.release.wq.offset, ~au0828_i2c_client_template.dev.kobj.release.cpu, ~au0828_i2c_client_template.dev.kobj.state_initialized, ~au0828_i2c_client_template.dev.kobj.state_in_sysfs, ~au0828_i2c_client_template.dev.kobj.state_add_uevent_sent, ~au0828_i2c_client_template.dev.kobj.state_remove_uevent_sent, ~au0828_i2c_client_template.dev.kobj.uevent_suppress, ~au0828_i2c_client_template.dev.init_name.base, ~au0828_i2c_client_template.dev.init_name.offset, ~au0828_i2c_client_template.dev.type.base, ~au0828_i2c_client_template.dev.type.offset, ~au0828_i2c_client_template.dev.mutex.count.counter, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.magic, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_client_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_client_template.dev.mutex.wait_list.next.base, ~au0828_i2c_client_template.dev.mutex.wait_list.next.offset, ~au0828_i2c_client_template.dev.mutex.wait_list.prev.base, ~au0828_i2c_client_template.dev.mutex.wait_list.prev.offset, ~au0828_i2c_client_template.dev.mutex.owner.base, ~au0828_i2c_client_template.dev.mutex.owner.offset, ~au0828_i2c_client_template.dev.mutex.name.base, ~au0828_i2c_client_template.dev.mutex.name.offset, ~au0828_i2c_client_template.dev.mutex.magic.base, ~au0828_i2c_client_template.dev.mutex.magic.offset, ~au0828_i2c_client_template.dev.mutex.dep_map.key.base, ~au0828_i2c_client_template.dev.mutex.dep_map.key.offset, ~au0828_i2c_client_template.dev.mutex.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.mutex.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.mutex.dep_map.name.base, ~au0828_i2c_client_template.dev.mutex.dep_map.name.offset, ~au0828_i2c_client_template.dev.mutex.dep_map.cpu, ~au0828_i2c_client_template.dev.mutex.dep_map.ip, ~au0828_i2c_client_template.dev.bus.base, ~au0828_i2c_client_template.dev.bus.offset, ~au0828_i2c_client_template.dev.driver.base, ~au0828_i2c_client_template.dev.driver.offset, ~au0828_i2c_client_template.dev.platform_data.base, ~au0828_i2c_client_template.dev.platform_data.offset, ~au0828_i2c_client_template.dev.power.power_state.event, ~au0828_i2c_client_template.dev.power.can_wakeup, ~au0828_i2c_client_template.dev.power.async_suspend, ~au0828_i2c_client_template.dev.power.is_prepared, ~au0828_i2c_client_template.dev.power.is_suspended, ~au0828_i2c_client_template.dev.power.ignore_children, ~au0828_i2c_client_template.dev.power.early_init, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.magic, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_client_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_client_template.dev.power.entry.next.base, ~au0828_i2c_client_template.dev.power.entry.next.offset, ~au0828_i2c_client_template.dev.power.entry.prev.base, ~au0828_i2c_client_template.dev.power.entry.prev.offset, ~au0828_i2c_client_template.dev.power.completion.done, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.magic, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_client_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_client_template.dev.power.completion.wait.task_list.next.base, ~au0828_i2c_client_template.dev.power.completion.wait.task_list.next.offset, ~au0828_i2c_client_template.dev.power.completion.wait.task_list.prev.base, ~au0828_i2c_client_template.dev.power.completion.wait.task_list.prev.offset, ~au0828_i2c_client_template.dev.power.wakeup.base, ~au0828_i2c_client_template.dev.power.wakeup.offset, ~au0828_i2c_client_template.dev.power.wakeup_path, ~au0828_i2c_client_template.dev.power.syscore, ~au0828_i2c_client_template.dev.power.suspend_timer.entry.next.base, ~au0828_i2c_client_template.dev.power.suspend_timer.entry.next.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.entry.prev.base, ~au0828_i2c_client_template.dev.power.suspend_timer.entry.prev.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.expires, ~au0828_i2c_client_template.dev.power.suspend_timer.base.base, ~au0828_i2c_client_template.dev.power.suspend_timer.base.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.function.base, ~au0828_i2c_client_template.dev.power.suspend_timer.function.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.data, ~au0828_i2c_client_template.dev.power.suspend_timer.slack, ~au0828_i2c_client_template.dev.power.suspend_timer.start_pid, ~au0828_i2c_client_template.dev.power.suspend_timer.start_site.base, ~au0828_i2c_client_template.dev.power.suspend_timer.start_site.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.start_comm, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.key.base, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.key.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.name.base, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.name.offset, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.cpu, ~au0828_i2c_client_template.dev.power.suspend_timer.lockdep_map.ip, ~au0828_i2c_client_template.dev.power.timer_expires, ~au0828_i2c_client_template.dev.power.work.data.counter, ~au0828_i2c_client_template.dev.power.work.entry.next.base, ~au0828_i2c_client_template.dev.power.work.entry.next.offset, ~au0828_i2c_client_template.dev.power.work.entry.prev.base, ~au0828_i2c_client_template.dev.power.work.entry.prev.offset, ~au0828_i2c_client_template.dev.power.work.func.base, ~au0828_i2c_client_template.dev.power.work.func.offset, ~au0828_i2c_client_template.dev.power.work.lockdep_map.key.base, ~au0828_i2c_client_template.dev.power.work.lockdep_map.key.offset, ~au0828_i2c_client_template.dev.power.work.lockdep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.work.lockdep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.work.lockdep_map.name.base, ~au0828_i2c_client_template.dev.power.work.lockdep_map.name.offset, ~au0828_i2c_client_template.dev.power.work.lockdep_map.cpu, ~au0828_i2c_client_template.dev.power.work.lockdep_map.ip, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.magic, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_client_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_client_template.dev.power.wait_queue.task_list.next.base, ~au0828_i2c_client_template.dev.power.wait_queue.task_list.next.offset, ~au0828_i2c_client_template.dev.power.wait_queue.task_list.prev.base, ~au0828_i2c_client_template.dev.power.wait_queue.task_list.prev.offset, ~au0828_i2c_client_template.dev.power.usage_count.counter, ~au0828_i2c_client_template.dev.power.child_count.counter, ~au0828_i2c_client_template.dev.power.disable_depth, ~au0828_i2c_client_template.dev.power.idle_notification, ~au0828_i2c_client_template.dev.power.request_pending, ~au0828_i2c_client_template.dev.power.deferred_resume, ~au0828_i2c_client_template.dev.power.run_wake, ~au0828_i2c_client_template.dev.power.runtime_auto, ~au0828_i2c_client_template.dev.power.no_callbacks, ~au0828_i2c_client_template.dev.power.irq_safe, ~au0828_i2c_client_template.dev.power.use_autosuspend, ~au0828_i2c_client_template.dev.power.timer_autosuspends, ~au0828_i2c_client_template.dev.power.memalloc_noio, ~au0828_i2c_client_template.dev.power.request, ~au0828_i2c_client_template.dev.power.runtime_status, ~au0828_i2c_client_template.dev.power.runtime_error, ~au0828_i2c_client_template.dev.power.autosuspend_delay, ~au0828_i2c_client_template.dev.power.last_busy, ~au0828_i2c_client_template.dev.power.active_jiffies, ~au0828_i2c_client_template.dev.power.suspended_jiffies, ~au0828_i2c_client_template.dev.power.accounting_timestamp, ~au0828_i2c_client_template.dev.power.subsys_data.base, ~au0828_i2c_client_template.dev.power.subsys_data.offset, ~au0828_i2c_client_template.dev.power.qos.base, ~au0828_i2c_client_template.dev.power.qos.offset, ~au0828_i2c_client_template.dev.pm_domain.base, ~au0828_i2c_client_template.dev.pm_domain.offset, ~au0828_i2c_client_template.dev.pins.base, ~au0828_i2c_client_template.dev.pins.offset, ~au0828_i2c_client_template.dev.numa_node, ~au0828_i2c_client_template.dev.dma_mask.base, ~au0828_i2c_client_template.dev.dma_mask.offset, ~au0828_i2c_client_template.dev.coherent_dma_mask, ~au0828_i2c_client_template.dev.dma_parms.base, ~au0828_i2c_client_template.dev.dma_parms.offset, ~au0828_i2c_client_template.dev.dma_pools.next.base, ~au0828_i2c_client_template.dev.dma_pools.next.offset, ~au0828_i2c_client_template.dev.dma_pools.prev.base, ~au0828_i2c_client_template.dev.dma_pools.prev.offset, ~au0828_i2c_client_template.dev.dma_mem.base, ~au0828_i2c_client_template.dev.dma_mem.offset, ~au0828_i2c_client_template.dev.archdata.dma_ops.base, ~au0828_i2c_client_template.dev.archdata.dma_ops.offset, ~au0828_i2c_client_template.dev.archdata.iommu.base, ~au0828_i2c_client_template.dev.archdata.iommu.offset, ~au0828_i2c_client_template.dev.of_node.base, ~au0828_i2c_client_template.dev.of_node.offset, ~au0828_i2c_client_template.dev.acpi_node.companion.base, ~au0828_i2c_client_template.dev.acpi_node.companion.offset, ~au0828_i2c_client_template.dev.devt, ~au0828_i2c_client_template.dev.id, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.magic, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.owner_cpu, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.owner.base, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.owner.offset, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_i2c_client_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_i2c_client_template.dev.devres_head.next.base, ~au0828_i2c_client_template.dev.devres_head.next.offset, ~au0828_i2c_client_template.dev.devres_head.prev.base, ~au0828_i2c_client_template.dev.devres_head.prev.offset, ~au0828_i2c_client_template.dev.knode_class.n_klist.base, ~au0828_i2c_client_template.dev.knode_class.n_klist.offset, ~au0828_i2c_client_template.dev.knode_class.n_node.next.base, ~au0828_i2c_client_template.dev.knode_class.n_node.next.offset, ~au0828_i2c_client_template.dev.knode_class.n_node.prev.base, ~au0828_i2c_client_template.dev.knode_class.n_node.prev.offset, ~au0828_i2c_client_template.dev.knode_class.n_ref.refcount.counter, ~au0828_i2c_client_template.dev.class.base, ~au0828_i2c_client_template.dev.class.offset, ~au0828_i2c_client_template.dev.groups.base, ~au0828_i2c_client_template.dev.groups.offset, ~au0828_i2c_client_template.dev.release.base, ~au0828_i2c_client_template.dev.release.offset, ~au0828_i2c_client_template.dev.iommu_group.base, ~au0828_i2c_client_template.dev.iommu_group.offset, ~au0828_i2c_client_template.dev.offline_disabled, ~au0828_i2c_client_template.dev.offline, ~au0828_i2c_client_template.irq, ~au0828_i2c_client_template.detected.next.base, ~au0828_i2c_client_template.detected.next.offset, ~au0828_i2c_client_template.detected.prev.base, ~au0828_i2c_client_template.detected.prev.offset, ~ldv_4_callback_func_1_ptr.base, ~ldv_4_callback_func_1_ptr.offset, ~ldv_4_callback_mmap.base, ~ldv_4_callback_mmap.offset, ~ldv_4_callback_poll.base, ~ldv_4_callback_poll.offset, ~ldv_4_callback_read.base, ~ldv_4_callback_read.offset, ~ldv_4_callback_unlocked_ioctl.base, ~ldv_4_callback_unlocked_ioctl.offset, ~ldv_4_callback_vidioc_cropcap.base, ~ldv_4_callback_vidioc_cropcap.offset, ~ldv_4_callback_vidioc_dqbuf.base, ~ldv_4_callback_vidioc_dqbuf.offset, ~ldv_4_callback_vidioc_enum_fmt_vid_cap.base, ~ldv_4_callback_vidioc_enum_fmt_vid_cap.offset, ~ldv_4_callback_vidioc_enum_input.base, ~ldv_4_callback_vidioc_enum_input.offset, ~ldv_4_callback_vidioc_enumaudio.base, ~ldv_4_callback_vidioc_enumaudio.offset, ~ldv_4_callback_vidioc_g_audio.base, ~ldv_4_callback_vidioc_g_audio.offset, ~ldv_4_callback_vidioc_g_fmt_vbi_cap.base, ~ldv_4_callback_vidioc_g_fmt_vbi_cap.offset, ~ldv_4_callback_vidioc_g_fmt_vid_cap.base, ~ldv_4_callback_vidioc_g_fmt_vid_cap.offset, ~ldv_4_callback_vidioc_g_frequency.base, ~ldv_4_callback_vidioc_g_frequency.offset, ~ldv_4_callback_vidioc_g_input.base, ~ldv_4_callback_vidioc_g_input.offset, ~ldv_4_callback_vidioc_g_register.base, ~ldv_4_callback_vidioc_g_register.offset, ~ldv_4_callback_vidioc_g_std.base, ~ldv_4_callback_vidioc_g_std.offset, ~ldv_4_callback_vidioc_g_tuner.base, ~ldv_4_callback_vidioc_g_tuner.offset, ~ldv_4_callback_vidioc_log_status.base, ~ldv_4_callback_vidioc_log_status.offset, ~ldv_4_callback_vidioc_qbuf.base, ~ldv_4_callback_vidioc_qbuf.offset, ~ldv_4_callback_vidioc_querybuf.base, ~ldv_4_callback_vidioc_querybuf.offset, ~ldv_4_callback_vidioc_querycap.base, ~ldv_4_callback_vidioc_querycap.offset, ~ldv_4_callback_vidioc_reqbufs.base, ~ldv_4_callback_vidioc_reqbufs.offset, ~ldv_4_callback_vidioc_s_audio.base, ~ldv_4_callback_vidioc_s_audio.offset, ~ldv_4_callback_vidioc_s_fmt_vbi_cap.base, ~ldv_4_callback_vidioc_s_fmt_vbi_cap.offset, ~ldv_4_callback_vidioc_s_fmt_vid_cap.base, ~ldv_4_callback_vidioc_s_fmt_vid_cap.offset, ~ldv_4_callback_vidioc_s_frequency.base, ~ldv_4_callback_vidioc_s_frequency.offset, ~ldv_4_callback_vidioc_s_input.base, ~ldv_4_callback_vidioc_s_input.offset, ~ldv_4_callback_vidioc_s_register.base, ~ldv_4_callback_vidioc_s_register.offset, ~ldv_4_callback_vidioc_s_std.base, ~ldv_4_callback_vidioc_s_std.offset, ~ldv_4_callback_vidioc_s_tuner.base, ~ldv_4_callback_vidioc_s_tuner.offset, ~ldv_4_callback_vidioc_streamoff.base, ~ldv_4_callback_vidioc_streamoff.offset, ~ldv_4_callback_vidioc_streamon.base, ~ldv_4_callback_vidioc_streamon.offset, ~ldv_4_callback_vidioc_subscribe_event.base, ~ldv_4_callback_vidioc_subscribe_event.offset, ~ldv_4_callback_vidioc_try_fmt_vbi_cap.base, ~ldv_4_callback_vidioc_try_fmt_vbi_cap.offset, ~ldv_4_callback_vidioc_try_fmt_vid_cap.base, ~ldv_4_callback_vidioc_try_fmt_vid_cap.offset, ~ldv_4_callback_vidioc_unsubscribe_event.base, ~ldv_4_callback_vidioc_unsubscribe_event.offset, ~ldv_4_container_v4l2_file_operations.base, ~ldv_4_container_v4l2_file_operations.offset, ~ldv_4_resource_struct_i2c_adapter.base, ~ldv_4_resource_struct_i2c_adapter.offset, ~ldv_4_resource_struct_video_device.base, ~ldv_4_resource_struct_video_device.offset, ~ldv_4_callback_functionality.base, ~ldv_4_callback_functionality.offset, ~ldv_4_callback_master_xfer.base, ~ldv_4_callback_master_xfer.offset, ~au0828_boards.name.base, ~au0828_boards.name.offset, ~au0828_boards.tuner_type, ~au0828_boards.tuner_addr, ~au0828_boards.i2c_clk_divider, ~au0828_boards.input.type, ~au0828_boards.input.vmux, ~au0828_boards.input.amux, ~au0828_boards.input.audio_setup.base, ~au0828_boards.input.audio_setup.offset, ~#hauppauge_hvr950q_led_states.base, ~#hauppauge_hvr950q_led_states.offset, ~#hauppauge_hvr950q_led_cfg.base, ~#hauppauge_hvr950q_led_cfg.offset, ~#hauppauge_hvr950q_config.base, ~#hauppauge_hvr950q_config.offset, ~#fusionhdtv7usb_config.base, ~#fusionhdtv7usb_config.offset, ~#hauppauge_woodbury_config.base, ~#hauppauge_woodbury_config.offset, ~#hauppauge_xc5000a_config.base, ~#hauppauge_xc5000a_config.offset, ~#hauppauge_xc5000c_config.base, ~#hauppauge_xc5000c_config.offset, ~#mxl5007t_hvr950q_config.base, ~#mxl5007t_hvr950q_config.offset, ~#hauppauge_woodbury_tunerconfig.base, ~#hauppauge_woodbury_tunerconfig.offset, ~#au0828_vbi_qops.base, ~#au0828_vbi_qops.offset, ~#au0828_sysfs_lock.base, ~#au0828_sysfs_lock.offset, ~#au0828_video_qops.base, ~#au0828_video_qops.offset, ~#au0828_v4l_fops.base, ~#au0828_v4l_fops.offset, ~#video_ioctl_ops.base, ~#video_ioctl_ops.offset, ~au0828_video_template.entity.list.next.base, ~au0828_video_template.entity.list.next.offset, ~au0828_video_template.entity.list.prev.base, ~au0828_video_template.entity.list.prev.offset, ~au0828_video_template.entity.parent.base, ~au0828_video_template.entity.parent.offset, ~au0828_video_template.entity.id, ~au0828_video_template.entity.name.base, ~au0828_video_template.entity.name.offset, ~au0828_video_template.entity.type, ~au0828_video_template.entity.revision, ~au0828_video_template.entity.flags, ~au0828_video_template.entity.group_id, ~au0828_video_template.entity.num_pads, ~au0828_video_template.entity.num_links, ~au0828_video_template.entity.num_backlinks, ~au0828_video_template.entity.max_links, ~au0828_video_template.entity.pads.base, ~au0828_video_template.entity.pads.offset, ~au0828_video_template.entity.links.base, ~au0828_video_template.entity.links.offset, ~au0828_video_template.entity.ops.base, ~au0828_video_template.entity.ops.offset, ~au0828_video_template.entity.stream_count, ~au0828_video_template.entity.use_count, ~au0828_video_template.entity.pipe.base, ~au0828_video_template.entity.pipe.offset, ~au0828_video_template.entity.info.v4l.major, ~au0828_video_template.entity.info.v4l.minor, ~au0828_video_template.entity.info.fb.major, ~au0828_video_template.entity.info.fb.minor, ~au0828_video_template.entity.info.alsa.card, ~au0828_video_template.entity.info.alsa.device, ~au0828_video_template.entity.info.alsa.subdevice, ~au0828_video_template.entity.info.dvb, ~au0828_video_template.fops.base, ~au0828_video_template.fops.offset, ~au0828_video_template.dev.parent.base, ~au0828_video_template.dev.parent.offset, ~au0828_video_template.dev.p.base, ~au0828_video_template.dev.p.offset, ~au0828_video_template.dev.kobj.name.base, ~au0828_video_template.dev.kobj.name.offset, ~au0828_video_template.dev.kobj.entry.next.base, ~au0828_video_template.dev.kobj.entry.next.offset, ~au0828_video_template.dev.kobj.entry.prev.base, ~au0828_video_template.dev.kobj.entry.prev.offset, ~au0828_video_template.dev.kobj.parent.base, ~au0828_video_template.dev.kobj.parent.offset, ~au0828_video_template.dev.kobj.kset.base, ~au0828_video_template.dev.kobj.kset.offset, ~au0828_video_template.dev.kobj.ktype.base, ~au0828_video_template.dev.kobj.ktype.offset, ~au0828_video_template.dev.kobj.sd.base, ~au0828_video_template.dev.kobj.sd.offset, ~au0828_video_template.dev.kobj.kref.refcount.counter, ~au0828_video_template.dev.kobj.release.work.data.counter, ~au0828_video_template.dev.kobj.release.work.entry.next.base, ~au0828_video_template.dev.kobj.release.work.entry.next.offset, ~au0828_video_template.dev.kobj.release.work.entry.prev.base, ~au0828_video_template.dev.kobj.release.work.entry.prev.offset, ~au0828_video_template.dev.kobj.release.work.func.base, ~au0828_video_template.dev.kobj.release.work.func.offset, ~au0828_video_template.dev.kobj.release.work.lockdep_map.key.base, ~au0828_video_template.dev.kobj.release.work.lockdep_map.key.offset, ~au0828_video_template.dev.kobj.release.work.lockdep_map.class_cache.base, ~au0828_video_template.dev.kobj.release.work.lockdep_map.class_cache.offset, ~au0828_video_template.dev.kobj.release.work.lockdep_map.name.base, ~au0828_video_template.dev.kobj.release.work.lockdep_map.name.offset, ~au0828_video_template.dev.kobj.release.work.lockdep_map.cpu, ~au0828_video_template.dev.kobj.release.work.lockdep_map.ip, ~au0828_video_template.dev.kobj.release.timer.entry.next.base, ~au0828_video_template.dev.kobj.release.timer.entry.next.offset, ~au0828_video_template.dev.kobj.release.timer.entry.prev.base, ~au0828_video_template.dev.kobj.release.timer.entry.prev.offset, ~au0828_video_template.dev.kobj.release.timer.expires, ~au0828_video_template.dev.kobj.release.timer.base.base, ~au0828_video_template.dev.kobj.release.timer.base.offset, ~au0828_video_template.dev.kobj.release.timer.function.base, ~au0828_video_template.dev.kobj.release.timer.function.offset, ~au0828_video_template.dev.kobj.release.timer.data, ~au0828_video_template.dev.kobj.release.timer.slack, ~au0828_video_template.dev.kobj.release.timer.start_pid, ~au0828_video_template.dev.kobj.release.timer.start_site.base, ~au0828_video_template.dev.kobj.release.timer.start_site.offset, ~au0828_video_template.dev.kobj.release.timer.start_comm, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.key.base, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.key.offset, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.class_cache.base, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.class_cache.offset, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.name.base, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.name.offset, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.cpu, ~au0828_video_template.dev.kobj.release.timer.lockdep_map.ip, ~au0828_video_template.dev.kobj.release.wq.base, ~au0828_video_template.dev.kobj.release.wq.offset, ~au0828_video_template.dev.kobj.release.cpu, ~au0828_video_template.dev.kobj.state_initialized, ~au0828_video_template.dev.kobj.state_in_sysfs, ~au0828_video_template.dev.kobj.state_add_uevent_sent, ~au0828_video_template.dev.kobj.state_remove_uevent_sent, ~au0828_video_template.dev.kobj.uevent_suppress, ~au0828_video_template.dev.init_name.base, ~au0828_video_template.dev.init_name.offset, ~au0828_video_template.dev.type.base, ~au0828_video_template.dev.type.offset, ~au0828_video_template.dev.mutex.count.counter, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.magic, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner_cpu, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.base, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.owner.offset, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_video_template.dev.mutex.wait_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_video_template.dev.mutex.wait_list.next.base, ~au0828_video_template.dev.mutex.wait_list.next.offset, ~au0828_video_template.dev.mutex.wait_list.prev.base, ~au0828_video_template.dev.mutex.wait_list.prev.offset, ~au0828_video_template.dev.mutex.owner.base, ~au0828_video_template.dev.mutex.owner.offset, ~au0828_video_template.dev.mutex.name.base, ~au0828_video_template.dev.mutex.name.offset, ~au0828_video_template.dev.mutex.magic.base, ~au0828_video_template.dev.mutex.magic.offset, ~au0828_video_template.dev.mutex.dep_map.key.base, ~au0828_video_template.dev.mutex.dep_map.key.offset, ~au0828_video_template.dev.mutex.dep_map.class_cache.base, ~au0828_video_template.dev.mutex.dep_map.class_cache.offset, ~au0828_video_template.dev.mutex.dep_map.name.base, ~au0828_video_template.dev.mutex.dep_map.name.offset, ~au0828_video_template.dev.mutex.dep_map.cpu, ~au0828_video_template.dev.mutex.dep_map.ip, ~au0828_video_template.dev.bus.base, ~au0828_video_template.dev.bus.offset, ~au0828_video_template.dev.driver.base, ~au0828_video_template.dev.driver.offset, ~au0828_video_template.dev.platform_data.base, ~au0828_video_template.dev.platform_data.offset, ~au0828_video_template.dev.power.power_state.event, ~au0828_video_template.dev.power.can_wakeup, ~au0828_video_template.dev.power.async_suspend, ~au0828_video_template.dev.power.is_prepared, ~au0828_video_template.dev.power.is_suspended, ~au0828_video_template.dev.power.ignore_children, ~au0828_video_template.dev.power.early_init, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.magic, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.owner_cpu, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.owner.base, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.owner.offset, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_video_template.dev.power.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_video_template.dev.power.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_video_template.dev.power.entry.next.base, ~au0828_video_template.dev.power.entry.next.offset, ~au0828_video_template.dev.power.entry.prev.base, ~au0828_video_template.dev.power.entry.prev.offset, ~au0828_video_template.dev.power.completion.done, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.magic, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner_cpu, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.base, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.owner.offset, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_video_template.dev.power.completion.wait.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_video_template.dev.power.completion.wait.task_list.next.base, ~au0828_video_template.dev.power.completion.wait.task_list.next.offset, ~au0828_video_template.dev.power.completion.wait.task_list.prev.base, ~au0828_video_template.dev.power.completion.wait.task_list.prev.offset, ~au0828_video_template.dev.power.wakeup.base, ~au0828_video_template.dev.power.wakeup.offset, ~au0828_video_template.dev.power.wakeup_path, ~au0828_video_template.dev.power.syscore, ~au0828_video_template.dev.power.suspend_timer.entry.next.base, ~au0828_video_template.dev.power.suspend_timer.entry.next.offset, ~au0828_video_template.dev.power.suspend_timer.entry.prev.base, ~au0828_video_template.dev.power.suspend_timer.entry.prev.offset, ~au0828_video_template.dev.power.suspend_timer.expires, ~au0828_video_template.dev.power.suspend_timer.base.base, ~au0828_video_template.dev.power.suspend_timer.base.offset, ~au0828_video_template.dev.power.suspend_timer.function.base, ~au0828_video_template.dev.power.suspend_timer.function.offset, ~au0828_video_template.dev.power.suspend_timer.data, ~au0828_video_template.dev.power.suspend_timer.slack, ~au0828_video_template.dev.power.suspend_timer.start_pid, ~au0828_video_template.dev.power.suspend_timer.start_site.base, ~au0828_video_template.dev.power.suspend_timer.start_site.offset, ~au0828_video_template.dev.power.suspend_timer.start_comm, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.key.base, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.key.offset, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.class_cache.base, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.class_cache.offset, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.name.base, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.name.offset, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.cpu, ~au0828_video_template.dev.power.suspend_timer.lockdep_map.ip, ~au0828_video_template.dev.power.timer_expires, ~au0828_video_template.dev.power.work.data.counter, ~au0828_video_template.dev.power.work.entry.next.base, ~au0828_video_template.dev.power.work.entry.next.offset, ~au0828_video_template.dev.power.work.entry.prev.base, ~au0828_video_template.dev.power.work.entry.prev.offset, ~au0828_video_template.dev.power.work.func.base, ~au0828_video_template.dev.power.work.func.offset, ~au0828_video_template.dev.power.work.lockdep_map.key.base, ~au0828_video_template.dev.power.work.lockdep_map.key.offset, ~au0828_video_template.dev.power.work.lockdep_map.class_cache.base, ~au0828_video_template.dev.power.work.lockdep_map.class_cache.offset, ~au0828_video_template.dev.power.work.lockdep_map.name.base, ~au0828_video_template.dev.power.work.lockdep_map.name.offset, ~au0828_video_template.dev.power.work.lockdep_map.cpu, ~au0828_video_template.dev.power.work.lockdep_map.ip, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.magic, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner_cpu, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.base, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.owner.offset, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.rlock.dep_map.ip, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.__padding, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_video_template.dev.power.wait_queue.lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_video_template.dev.power.wait_queue.task_list.next.base, ~au0828_video_template.dev.power.wait_queue.task_list.next.offset, ~au0828_video_template.dev.power.wait_queue.task_list.prev.base, ~au0828_video_template.dev.power.wait_queue.task_list.prev.offset, ~au0828_video_template.dev.power.usage_count.counter, ~au0828_video_template.dev.power.child_count.counter, ~au0828_video_template.dev.power.disable_depth, ~au0828_video_template.dev.power.idle_notification, ~au0828_video_template.dev.power.request_pending, ~au0828_video_template.dev.power.deferred_resume, ~au0828_video_template.dev.power.run_wake, ~au0828_video_template.dev.power.runtime_auto, ~au0828_video_template.dev.power.no_callbacks, ~au0828_video_template.dev.power.irq_safe, ~au0828_video_template.dev.power.use_autosuspend, ~au0828_video_template.dev.power.timer_autosuspends, ~au0828_video_template.dev.power.memalloc_noio, ~au0828_video_template.dev.power.request, ~au0828_video_template.dev.power.runtime_status, ~au0828_video_template.dev.power.runtime_error, ~au0828_video_template.dev.power.autosuspend_delay, ~au0828_video_template.dev.power.last_busy, ~au0828_video_template.dev.power.active_jiffies, ~au0828_video_template.dev.power.suspended_jiffies, ~au0828_video_template.dev.power.accounting_timestamp, ~au0828_video_template.dev.power.subsys_data.base, ~au0828_video_template.dev.power.subsys_data.offset, ~au0828_video_template.dev.power.qos.base, ~au0828_video_template.dev.power.qos.offset, ~au0828_video_template.dev.pm_domain.base, ~au0828_video_template.dev.pm_domain.offset, ~au0828_video_template.dev.pins.base, ~au0828_video_template.dev.pins.offset, ~au0828_video_template.dev.numa_node, ~au0828_video_template.dev.dma_mask.base, ~au0828_video_template.dev.dma_mask.offset, ~au0828_video_template.dev.coherent_dma_mask, ~au0828_video_template.dev.dma_parms.base, ~au0828_video_template.dev.dma_parms.offset, ~au0828_video_template.dev.dma_pools.next.base, ~au0828_video_template.dev.dma_pools.next.offset, ~au0828_video_template.dev.dma_pools.prev.base, ~au0828_video_template.dev.dma_pools.prev.offset, ~au0828_video_template.dev.dma_mem.base, ~au0828_video_template.dev.dma_mem.offset, ~au0828_video_template.dev.archdata.dma_ops.base, ~au0828_video_template.dev.archdata.dma_ops.offset, ~au0828_video_template.dev.archdata.iommu.base, ~au0828_video_template.dev.archdata.iommu.offset, ~au0828_video_template.dev.of_node.base, ~au0828_video_template.dev.of_node.offset, ~au0828_video_template.dev.acpi_node.companion.base, ~au0828_video_template.dev.acpi_node.companion.offset, ~au0828_video_template.dev.devt, ~au0828_video_template.dev.id, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.magic, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.owner_cpu, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.owner.base, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.owner.offset, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_video_template.dev.devres_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_video_template.dev.devres_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_video_template.dev.devres_head.next.base, ~au0828_video_template.dev.devres_head.next.offset, ~au0828_video_template.dev.devres_head.prev.base, ~au0828_video_template.dev.devres_head.prev.offset, ~au0828_video_template.dev.knode_class.n_klist.base, ~au0828_video_template.dev.knode_class.n_klist.offset, ~au0828_video_template.dev.knode_class.n_node.next.base, ~au0828_video_template.dev.knode_class.n_node.next.offset, ~au0828_video_template.dev.knode_class.n_node.prev.base, ~au0828_video_template.dev.knode_class.n_node.prev.offset, ~au0828_video_template.dev.knode_class.n_ref.refcount.counter, ~au0828_video_template.dev.class.base, ~au0828_video_template.dev.class.offset, ~au0828_video_template.dev.groups.base, ~au0828_video_template.dev.groups.offset, ~au0828_video_template.dev.release.base, ~au0828_video_template.dev.release.offset, ~au0828_video_template.dev.iommu_group.base, ~au0828_video_template.dev.iommu_group.offset, ~au0828_video_template.dev.offline_disabled, ~au0828_video_template.dev.offline, ~au0828_video_template.cdev.base, ~au0828_video_template.cdev.offset, ~au0828_video_template.v4l2_dev.base, ~au0828_video_template.v4l2_dev.offset, ~au0828_video_template.dev_parent.base, ~au0828_video_template.dev_parent.offset, ~au0828_video_template.ctrl_handler.base, ~au0828_video_template.ctrl_handler.offset, ~au0828_video_template.queue.base, ~au0828_video_template.queue.offset, ~au0828_video_template.prio.base, ~au0828_video_template.prio.offset, ~au0828_video_template.name, ~au0828_video_template.vfl_type, ~au0828_video_template.vfl_dir, ~au0828_video_template.minor, ~au0828_video_template.num, ~au0828_video_template.flags, ~au0828_video_template.index, ~au0828_video_template.fh_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.head_tail, ~au0828_video_template.fh_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.head, ~au0828_video_template.fh_lock.__annonCompField19.rlock.raw_lock.__annonCompField4.tickets.tail, ~au0828_video_template.fh_lock.__annonCompField19.rlock.magic, ~au0828_video_template.fh_lock.__annonCompField19.rlock.owner_cpu, ~au0828_video_template.fh_lock.__annonCompField19.rlock.owner.base, ~au0828_video_template.fh_lock.__annonCompField19.rlock.owner.offset, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.key.base, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.key.offset, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.class_cache.base, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.class_cache.offset, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.name.base, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.name.offset, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.cpu, ~au0828_video_template.fh_lock.__annonCompField19.rlock.dep_map.ip, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.__padding, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.key.base, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.key.offset, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.base, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.class_cache.offset, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.name.base, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.name.offset, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.cpu, ~au0828_video_template.fh_lock.__annonCompField19.__annonCompField18.dep_map.ip, ~au0828_video_template.fh_list.next.base, ~au0828_video_template.fh_list.next.offset, ~au0828_video_template.fh_list.prev.base, ~au0828_video_template.fh_list.prev.offset, ~au0828_video_template.debug, ~au0828_video_template.tvnorms, ~au0828_video_template.release.base, ~au0828_video_template.release.offset, ~au0828_video_template.ioctl_ops.base, ~au0828_video_template.ioctl_ops.offset, ~au0828_video_template.valid_ioctls, ~au0828_video_template.disable_locking, ~au0828_video_template.lock.base, ~au0828_video_template.lock.offset, #memory_int, #memory_$Pointer$.base, #memory_$Pointer$.offset, ~ldv_statevar_9, ~ldv_0_ret_default, ~ldv_statevar_0, ~ldv_statevar_1, ~ldv_statevar_2, ~ldv_statevar_3, ~ldv_4_ret_default, ~ldv_statevar_4;
modifies #valid, #length, #memory_int, #memory_$Pointer$.base, #memory_$Pointer$.offset, ~ldv_0_ldv_param_16_0_default.base, ~ldv_0_ldv_param_16_0_default.offset, ~ldv_0_ldv_param_16_1_default.base, ~ldv_0_ldv_param_16_1_default.offset, ~ldv_0_ldv_param_2_0_default.base, ~ldv_0_ldv_param_2_0_default.offset, ~ldv_0_ldv_param_5_0_default.base, ~ldv_0_ldv_param_5_0_default.offset, ~ldv_0_ldv_param_9_0_default.base, ~ldv_0_ldv_param_9_0_default.offset, ~ldv_1_container_struct_videobuf_buffer_ptr.base, ~ldv_1_container_struct_videobuf_buffer_ptr.offset, ~ldv_1_container_struct_videobuf_queue_ptr.base, ~ldv_1_container_struct_videobuf_queue_ptr.offset, ~ldv_1_ldv_param_9_1_default.base, ~ldv_1_ldv_param_9_1_default.offset, ~ldv_1_ldv_param_9_2_default.base, ~ldv_1_ldv_param_9_2_default.offset, ~ldv_2_container_struct_videobuf_buffer_ptr.base, ~ldv_2_container_struct_videobuf_buffer_ptr.offset, ~ldv_2_container_struct_videobuf_queue_ptr.base, ~ldv_2_container_struct_videobuf_queue_ptr.offset, ~ldv_2_ldv_param_9_1_default.base, ~ldv_2_ldv_param_9_1_default.offset, ~ldv_2_ldv_param_9_2_default.base, ~ldv_2_ldv_param_9_2_default.offset, ~ldv_3_container_timer_list.base, ~ldv_3_container_timer_list.offset, ~ldv_4_ldv_param_23_1_default.base, ~ldv_4_ldv_param_23_1_default.offset, ~ldv_4_ldv_param_23_3_default.base, ~ldv_4_ldv_param_23_3_default.offset, ~ldv_4_ldv_param_38_2_default.base, ~ldv_4_ldv_param_38_2_default.offset, ~ldv_4_ldv_param_42_2_default.base, ~ldv_4_ldv_param_42_2_default.offset, ~ldv_4_resource_file.base, ~ldv_4_resource_file.offset, ~ldv_4_resource_struct_i2c_msg_ptr.base, ~ldv_4_resource_struct_i2c_msg_ptr.offset, ~ldv_4_resource_struct_poll_table_struct_ptr.base, ~ldv_4_resource_struct_poll_table_struct_ptr.offset, ~ldv_4_resource_struct_v4l2_audio_ptr.base, ~ldv_4_resource_struct_v4l2_audio_ptr.offset, ~ldv_4_resource_struct_v4l2_buffer_ptr.base, ~ldv_4_resource_struct_v4l2_buffer_ptr.offset, ~ldv_4_resource_struct_v4l2_capability_ptr.base, ~ldv_4_resource_struct_v4l2_capability_ptr.offset, ~ldv_4_resource_struct_v4l2_cropcap_ptr.base, ~ldv_4_resource_struct_v4l2_cropcap_ptr.offset, ~ldv_4_resource_struct_v4l2_dbg_register_ptr.base, ~ldv_4_resource_struct_v4l2_dbg_register_ptr.offset, ~ldv_4_resource_struct_v4l2_event_subscription_ptr.base, ~ldv_4_resource_struct_v4l2_event_subscription_ptr.offset, ~ldv_4_resource_struct_v4l2_fh_ptr.base, ~ldv_4_resource_struct_v4l2_fh_ptr.offset, ~ldv_4_resource_struct_v4l2_fmtdesc_ptr.base, ~ldv_4_resource_struct_v4l2_fmtdesc_ptr.offset, ~ldv_4_resource_struct_v4l2_format_ptr.base, ~ldv_4_resource_struct_v4l2_format_ptr.offset, ~ldv_4_resource_struct_v4l2_frequency_ptr.base, ~ldv_4_resource_struct_v4l2_frequency_ptr.offset, ~ldv_4_resource_struct_v4l2_input_ptr.base, ~ldv_4_resource_struct_v4l2_input_ptr.offset, ~ldv_4_resource_struct_v4l2_requestbuffers_ptr.base, ~ldv_4_resource_struct_v4l2_requestbuffers_ptr.offset, ~ldv_4_resource_struct_v4l2_tuner_ptr.base, ~ldv_4_resource_struct_v4l2_tuner_ptr.offset, ~ldv_4_resource_struct_vm_area_struct_ptr.base, ~ldv_4_resource_struct_vm_area_struct_ptr.offset, ~ldv_statevar_1, ~ldv_statevar_2, ~ldv_4_ret_default, ~ldv_statevar_4, ~ldv_statevar_0, ~ldv_0_container_usb_driver.base, ~ldv_0_container_usb_driver.offset, ~ldv_0_ret_default, ~ldv_statevar_9, ~ldv_9_ret_default, ~ldv_spin_slock_of_au0828_dev, ~ldv_statevar_3, ~ldv_4_resource_struct_i2c_adapter.base, ~ldv_4_resource_struct_i2c_adapter.offset, ~ldv_4_resource_struct_video_device.base, ~ldv_4_resource_struct_video_device.offset;

implementation buffer_release(#in~vq.base : int, #in~vq.offset : int, #in~vb.base : int, #in~vb.offset : int) returns (){
    var ~vq.base : int, ~vq.offset : int;
    var ~vb.base : int, ~vb.offset : int;
    var ~buf~1927.base : int, ~buf~1927.offset : int;
    var ~__mptr~1927.base : int, ~__mptr~1927.offset : int;

  loc15:
    ~vq.base, ~vq.offset := #in~vq.base, #in~vq.offset;
    ~vb.base, ~vb.offset := #in~vb.base, #in~vb.offset;
    havoc ~buf~1927.base, ~buf~1927.offset;
    havoc ~__mptr~1927.base, ~__mptr~1927.offset;
    ~__mptr~1927.base, ~__mptr~1927.offset := ~vb.base, ~vb.offset;
    ~buf~1927.base, ~buf~1927.offset := ~__mptr~1927.base, ~__mptr~1927.offset;
    call free_buffer(~vq.base, ~vq.offset, ~buf~1927.base, ~buf~1927.offset);
    return;
}

procedure buffer_release(#in~vq.base : int, #in~vq.offset : int, #in~vb.base : int, #in~vb.offset : int) returns ();
modifies ~ldv_spin_slock_of_au0828_dev, #memory_$Pointer$.base, #memory_$Pointer$.offset, #memory_int;

implementation ldv_allocate_external_0() returns (){
    var #t~ret126.base : int, #t~ret126.offset : int;
    var #t~ret127.base : int, #t~ret127.offset : int;
    var #t~ret128.base : int, #t~ret128.offset : int;
    var #t~ret129.base : int, #t~ret129.offset : int;
    var #t~ret130.base : int, #t~ret130.offset : int;
    var #t~ret131.base : int, #t~ret131.offset : int;
    var #t~ret132.base : int, #t~ret132.offset : int;
    var #t~ret133.base : int, #t~ret133.offset : int;
    var #t~ret134.base : int, #t~ret134.offset : int;
    var #t~ret135.base : int, #t~ret135.offset : int;
    var #t~ret136.base : int, #t~ret136.offset : int;
    var #t~ret137.base : int, #t~ret137.offset : int;
    var #t~ret138.base : int, #t~ret138.offset : int;
    var #t~ret139.base : int, #t~ret139.offset : int;
    var #t~ret140.base : int, #t~ret140.offset : int;
    var #t~ret141.base : int, #t~ret141.offset : int;
    var #t~ret142.base : int, #t~ret142.offset : int;
    var #t~ret143.base : int, #t~ret143.offset : int;
    var #t~ret144.base : int, #t~ret144.offset : int;
    var #t~ret145.base : int, #t~ret145.offset : int;
    var #t~ret146.base : int, #t~ret146.offset : int;
    var #t~ret147.base : int, #t~ret147.offset : int;
    var #t~ret148.base : int, #t~ret148.offset : int;
    var #t~ret149.base : int, #t~ret149.offset : int;
    var #t~ret150.base : int, #t~ret150.offset : int;
    var #t~ret151.base : int, #t~ret151.offset : int;
    var #t~ret152.base : int, #t~ret152.offset : int;
    var #t~ret153.base : int, #t~ret153.offset : int;
    var #t~ret154.base : int, #t~ret154.offset : int;
    var #t~ret155.base : int, #t~ret155.offset : int;
    var #t~ret156.base : int, #t~ret156.offset : int;
    var #t~ret157.base : int, #t~ret157.offset : int;
    var #t~ret158.base : int, #t~ret158.offset : int;
    var #t~ret159.base : int, #t~ret159.offset : int;
    var #t~ret160.base : int, #t~ret160.offset : int;
    var ~tmp~210.base : int, ~tmp~210.offset : int;
    var ~tmp___0~210.base : int, ~tmp___0~210.offset : int;
    var ~tmp___1~210.base : int, ~tmp___1~210.offset : int;
    var ~tmp___2~210.base : int, ~tmp___2~210.offset : int;
    var ~tmp___3~210.base : int, ~tmp___3~210.offset : int;
    var ~tmp___4~210.base : int, ~tmp___4~210.offset : int;
    var ~tmp___5~210.base : int, ~tmp___5~210.offset : int;
    var ~tmp___6~210.base : int, ~tmp___6~210.offset : int;
    var ~tmp___7~210.base : int, ~tmp___7~210.offset : int;
    var ~tmp___8~210.base : int, ~tmp___8~210.offset : int;
    var ~tmp___9~210.base : int, ~tmp___9~210.offset : int;
    var ~tmp___10~210.base : int, ~tmp___10~210.offset : int;
    var ~tmp___11~210.base : int, ~tmp___11~210.offset : int;
    var ~tmp___12~210.base : int, ~tmp___12~210.offset : int;
    var ~tmp___13~210.base : int, ~tmp___13~210.offset : int;
    var ~tmp___14~210.base : int, ~tmp___14~210.offset : int;
    var ~tmp___15~210.base : int, ~tmp___15~210.offset : int;
    var ~tmp___16~210.base : int, ~tmp___16~210.offset : int;
    var ~tmp___17~210.base : int, ~tmp___17~210.offset : int;
    var ~tmp___18~210.base : int, ~tmp___18~210.offset : int;
    var ~tmp___19~210.base : int, ~tmp___19~210.offset : int;
    var ~tmp___20~210.base : int, ~tmp___20~210.offset : int;
    var ~tmp___21~210.base : int, ~tmp___21~210.offset : int;
    var ~tmp___22~210.base : int, ~tmp___22~210.offset : int;
    var ~tmp___23~210.base : int, ~tmp___23~210.offset : int;
    var ~tmp___24~210.base : int, ~tmp___24~210.offset : int;
    var ~tmp___25~210.base : int, ~tmp___25~210.offset : int;
    var ~tmp___26~210.base : int, ~tmp___26~210.offset : int;
    var ~tmp___27~210.base : int, ~tmp___27~210.offset : int;
    var ~tmp___28~210.base : int, ~tmp___28~210.offset : int;
    var ~tmp___29~210.base : int, ~tmp___29~210.offset : int;
    var ~tmp___30~210.base : int, ~tmp___30~210.offset : int;
    var ~tmp___31~210.base : int, ~tmp___31~210.offset : int;
    var ~tmp___32~210.base : int, ~tmp___32~210.offset : int;

  loc16:
    havoc ~tmp~210.base, ~tmp~210.offset;
    havoc ~tmp___0~210.base, ~tmp___0~210.offset;
    havoc ~tmp___1~210.base, ~tmp___1~210.offset;
    havoc ~tmp___2~210.base, ~tmp___2~210.offset;
    havoc ~tmp___3~210.base, ~tmp___3~210.offset;
    havoc ~tmp___4~210.base, ~tmp___4~210.offset;
    havoc ~tmp___5~210.base, ~tmp___5~210.offset;
    havoc ~tmp___6~210.base, ~tmp___6~210.offset;
    havoc ~tmp___7~210.base, ~tmp___7~210.offset;
    havoc ~tmp___8~210.base, ~tmp___8~210.offset;
    havoc ~tmp___9~210.base, ~tmp___9~210.offset;
    havoc ~tmp___10~210.base, ~tmp___10~210.offset;
    havoc ~tmp___11~210.base, ~tmp___11~210.offset;
    havoc ~tmp___12~210.base, ~tmp___12~210.offset;
    havoc ~tmp___13~210.base, ~tmp___13~210.offset;
    havoc ~tmp___14~210.base, ~tmp___14~210.offset;
    havoc ~tmp___15~210.base, ~tmp___15~210.offset;
    havoc ~tmp___16~210.base, ~tmp___16~210.offset;
    havoc ~tmp___17~210.base, ~tmp___17~210.offset;
    havoc ~tmp___18~210.base, ~tmp___18~210.offset;
    havoc ~tmp___19~210.base, ~tmp___19~210.offset;
    havoc ~tmp___20~210.base, ~tmp___20~210.offset;
    havoc ~tmp___21~210.base, ~tmp___21~210.offset;
    havoc ~tmp___22~210.base, ~tmp___22~210.offset;
    havoc ~tmp___23~210.base, ~tmp___23~210.offset;
    havoc ~tmp___24~210.base, ~tmp___24~210.offset;
    havoc ~tmp___25~210.base, ~tmp___25~210.offset;
    havoc ~tmp___26~210.base, ~tmp___26~210.offset;
    havoc ~tmp___27~210.base, ~tmp___27~210.offset;
    havoc ~tmp___28~210.base, ~tmp___28~210.offset;
    havoc ~tmp___29~210.base, ~tmp___29~210.offset;
    havoc ~tmp___30~210.base, ~tmp___30~210.offset;
    havoc ~tmp___31~210.base, ~tmp___31~210.offset;
    havoc ~tmp___32~210.base, ~tmp___32~210.offset;
    call #t~ret126.base, #t~ret126.offset := external_allocated_data();
    ~tmp~210.base, ~tmp~210.offset := #t~ret126.base, #t~ret126.offset;
    havoc #t~ret126.base, #t~ret126.offset;
    ~ldv_0_ldv_param_16_0_default.base, ~ldv_0_ldv_param_16_0_default.offset := ~tmp~210.base, ~tmp~210.offset;
    call #t~ret127.base, #t~ret127.offset := external_allocated_data();
    ~tmp___0~210.base, ~tmp___0~210.offset := #t~ret127.base, #t~ret127.offset;
    havoc #t~ret127.base, #t~ret127.offset;
    ~ldv_0_ldv_param_16_1_default.base, ~ldv_0_ldv_param_16_1_default.offset := ~tmp___0~210.base, ~tmp___0~210.offset;
    call #t~ret128.base, #t~ret128.offset := external_allocated_data();
    ~tmp___1~210.base, ~tmp___1~210.offset := #t~ret128.base, #t~ret128.offset;
    havoc #t~ret128.base, #t~ret128.offset;
    ~ldv_0_ldv_param_2_0_default.base, ~ldv_0_ldv_param_2_0_default.offset := ~tmp___1~210.base, ~tmp___1~210.offset;
    call #t~ret129.base, #t~ret129.offset := external_allocated_data();
    ~tmp___2~210.base, ~tmp___2~210.offset := #t~ret129.base, #t~ret129.offset;
    havoc #t~ret129.base, #t~ret129.offset;
    ~ldv_0_ldv_param_5_0_default.base, ~ldv_0_ldv_param_5_0_default.offset := ~tmp___2~210.base, ~tmp___2~210.offset;
    call #t~ret130.base, #t~ret130.offset := external_allocated_data();
    ~ldv_0_ldv_param_9_0_default.base, ~ldv_0_ldv_param_9_0_default.offset := #t~ret130.base, #t~ret130.offset;
    havoc #t~ret130.base, #t~ret130.offset;
    call #t~ret131.base, #t~ret131.offset := external_allocated_data();
    ~tmp___3~210.base, ~tmp___3~210.offset := #t~ret131.base, #t~ret131.offset;
    havoc #t~ret131.base, #t~ret131.offset;
    ~ldv_1_container_struct_videobuf_buffer_ptr.base, ~ldv_1_container_struct_videobuf_buffer_ptr.offset := ~tmp___3~210.base, ~tmp___3~210.offset;
    call #t~ret132.base, #t~ret132.offset := external_allocated_data();
    ~tmp___4~210.base, ~tmp___4~210.offset := #t~ret132.base, #t~ret132.offset;
    havoc #t~ret132.base, #t~ret132.offset;
    ~ldv_1_container_struct_videobuf_queue_ptr.base, ~ldv_1_container_struct_videobuf_queue_ptr.offset := ~tmp___4~210.base, ~tmp___4~210.offset;
    call #t~ret133.base, #t~ret133.offset := external_allocated_data();
    ~tmp___5~210.base, ~tmp___5~210.offset := #t~ret133.base, #t~ret133.offset;
    havoc #t~ret133.base, #t~ret133.offset;
    ~ldv_1_ldv_param_9_1_default.base, ~ldv_1_ldv_param_9_1_default.offset := ~tmp___5~210.base, ~tmp___5~210.offset;
    call #t~ret134.base, #t~ret134.offset := external_allocated_data();
    ~tmp___6~210.base, ~tmp___6~210.offset := #t~ret134.base, #t~ret134.offset;
    havoc #t~ret134.base, #t~ret134.offset;
    ~ldv_1_ldv_param_9_2_default.base, ~ldv_1_ldv_param_9_2_default.offset := ~tmp___6~210.base, ~tmp___6~210.offset;
    call #t~ret135.base, #t~ret135.offset := external_allocated_data();
    ~tmp___7~210.base, ~tmp___7~210.offset := #t~ret135.base, #t~ret135.offset;
    havoc #t~ret135.base, #t~ret135.offset;
    ~ldv_2_container_struct_videobuf_buffer_ptr.base, ~ldv_2_container_struct_videobuf_buffer_ptr.offset := ~tmp___7~210.base, ~tmp___7~210.offset;
    call #t~ret136.base, #t~ret136.offset := external_allocated_data();
    ~tmp___8~210.base, ~tmp___8~210.offset := #t~ret136.base, #t~ret136.offset;
    havoc #t~ret136.base, #t~ret136.offset;
    ~ldv_2_container_struct_videobuf_queue_ptr.base, ~ldv_2_container_struct_videobuf_queue_ptr.offset := ~tmp___8~210.base, ~tmp___8~210.offset;
    call #t~ret137.base, #t~ret137.offset := external_allocated_data();
    ~tmp___9~210.base, ~tmp___9~210.offset := #t~ret137.base, #t~ret137.offset;
    havoc #t~ret137.base, #t~ret137.offset;
    ~ldv_2_ldv_param_9_1_default.base, ~ldv_2_ldv_param_9_1_default.offset := ~tmp___9~210.base, ~tmp___9~210.offset;
    call #t~ret138.base, #t~ret138.offset := external_allocated_data();
    ~tmp___10~210.base, ~tmp___10~210.offset := #t~ret138.base, #t~ret138.offset;
    havoc #t~ret138.base, #t~ret138.offset;
    ~ldv_2_ldv_param_9_2_default.base, ~ldv_2_ldv_param_9_2_default.offset := ~tmp___10~210.base, ~tmp___10~210.offset;
    call #t~ret139.base, #t~ret139.offset := external_allocated_data();
    ~tmp___11~210.base, ~tmp___11~210.offset := #t~ret139.base, #t~ret139.offset;
    havoc #t~ret139.base, #t~ret139.offset;
    ~ldv_3_container_timer_list.base, ~ldv_3_container_timer_list.offset := ~tmp___11~210.base, ~tmp___11~210.offset;
    call #t~ret140.base, #t~ret140.offset := external_allocated_data();
    ~tmp___12~210.base, ~tmp___12~210.offset := #t~ret140.base, #t~ret140.offset;
    havoc #t~ret140.base, #t~ret140.offset;
    ~ldv_4_ldv_param_23_1_default.base, ~ldv_4_ldv_param_23_1_default.offset := ~tmp___12~210.base, ~tmp___12~210.offset;
    call #t~ret141.base, #t~ret141.offset := external_allocated_data();
    ~tmp___13~210.base, ~tmp___13~210.offset := #t~ret141.base, #t~ret141.offset;
    havoc #t~ret141.base, #t~ret141.offset;
    ~ldv_4_ldv_param_23_3_default.base, ~ldv_4_ldv_param_23_3_default.offset := ~tmp___13~210.base, ~tmp___13~210.offset;
    call #t~ret142.base, #t~ret142.offset := external_allocated_data();
    ~tmp___14~210.base, ~tmp___14~210.offset := #t~ret142.base, #t~ret142.offset;
    havoc #t~ret142.base, #t~ret142.offset;
    ~ldv_4_ldv_param_38_2_default.base, ~ldv_4_ldv_param_38_2_default.offset := ~tmp___14~210.base, ~tmp___14~210.offset;
    call #t~ret143.base, #t~ret143.offset := external_allocated_data();
    ~tmp___15~210.base, ~tmp___15~210.offset := #t~ret143.base, #t~ret143.offset;
    havoc #t~ret143.base, #t~ret143.offset;
    ~ldv_4_ldv_param_42_2_default.base, ~ldv_4_ldv_param_42_2_default.offset := ~tmp___15~210.base, ~tmp___15~210.offset;
    call #t~ret144.base, #t~ret144.offset := external_allocated_data();
    ~tmp___16~210.base, ~tmp___16~210.offset := #t~ret144.base, #t~ret144.offset;
    havoc #t~ret144.base, #t~ret144.offset;
    ~ldv_4_resource_file.base, ~ldv_4_resource_file.offset := ~tmp___16~210.base, ~tmp___16~210.offset;
    call #t~ret145.base, #t~ret145.offset := external_allocated_data();
    ~tmp___17~210.base, ~tmp___17~210.offset := #t~ret145.base, #t~ret145.offset;
    havoc #t~ret145.base, #t~ret145.offset;
    ~ldv_4_resource_struct_i2c_msg_ptr.base, ~ldv_4_resource_struct_i2c_msg_ptr.offset := ~tmp___17~210.base, ~tmp___17~210.offset;
    call #t~ret146.base, #t~ret146.offset := external_allocated_data();
    ~tmp___18~210.base, ~tmp___18~210.offset := #t~ret146.base, #t~ret146.offset;
    havoc #t~ret146.base, #t~ret146.offset;
    ~ldv_4_resource_struct_poll_table_struct_ptr.base, ~ldv_4_resource_struct_poll_table_struct_ptr.offset := ~tmp___18~210.base, ~tmp___18~210.offset;
    call #t~ret147.base, #t~ret147.offset := external_allocated_data();
    ~tmp___19~210.base, ~tmp___19~210.offset := #t~ret147.base, #t~ret147.offset;
    havoc #t~ret147.base, #t~ret147.offset;
    ~ldv_4_resource_struct_v4l2_audio_ptr.base, ~ldv_4_resource_struct_v4l2_audio_ptr.offset := ~tmp___19~210.base, ~tmp___19~210.offset;
    call #t~ret148.base, #t~ret148.offset := external_allocated_data();
    ~tmp___20~210.base, ~tmp___20~210.offset := #t~ret148.base, #t~ret148.offset;
    havoc #t~ret148.base, #t~ret148.offset;
    ~ldv_4_resource_struct_v4l2_buffer_ptr.base, ~ldv_4_resource_struct_v4l2_buffer_ptr.offset := ~tmp___20~210.base, ~tmp___20~210.offset;
    call #t~ret149.base, #t~ret149.offset := external_allocated_data();
    ~tmp___21~210.base, ~tmp___21~210.offset := #t~ret149.base, #t~ret149.offset;
    havoc #t~ret149.base, #t~ret149.offset;
    ~ldv_4_resource_struct_v4l2_capability_ptr.base, ~ldv_4_resource_struct_v4l2_capability_ptr.offset := ~tmp___21~210.base, ~tmp___21~210.offset;
    call #t~ret150.base, #t~ret150.offset := external_allocated_data();
    ~tmp___22~210.base, ~tmp___22~210.offset := #t~ret150.base, #t~ret150.offset;
    havoc #t~ret150.base, #t~ret150.offset;
    ~ldv_4_resource_struct_v4l2_cropcap_ptr.base, ~ldv_4_resource_struct_v4l2_cropcap_ptr.offset := ~tmp___22~210.base, ~tmp___22~210.offset;
    call #t~ret151.base, #t~ret151.offset := external_allocated_data();
    ~tmp___23~210.base, ~tmp___23~210.offset := #t~ret151.base, #t~ret151.offset;
    havoc #t~ret151.base, #t~ret151.offset;
    ~ldv_4_resource_struct_v4l2_dbg_register_ptr.base, ~ldv_4_resource_struct_v4l2_dbg_register_ptr.offset := ~tmp___23~210.base, ~tmp___23~210.offset;
    call #t~ret152.base, #t~ret152.offset := external_allocated_data();
    ~tmp___24~210.base, ~tmp___24~210.offset := #t~ret152.base, #t~ret152.offset;
    havoc #t~ret152.base, #t~ret152.offset;
    ~ldv_4_resource_struct_v4l2_event_subscription_ptr.base, ~ldv_4_resource_struct_v4l2_event_subscription_ptr.offset := ~tmp___24~210.base, ~tmp___24~210.offset;
    call #t~ret153.base, #t~ret153.offset := external_allocated_data();
    ~tmp___25~210.base, ~tmp___25~210.offset := #t~ret153.base, #t~ret153.offset;
    havoc #t~ret153.base, #t~ret153.offset;
    ~ldv_4_resource_struct_v4l2_fh_ptr.base, ~ldv_4_resource_struct_v4l2_fh_ptr.offset := ~tmp___25~210.base, ~tmp___25~210.offset;
    call #t~ret154.base, #t~ret154.offset := external_allocated_data();
    ~tmp___26~210.base, ~tmp___26~210.offset := #t~ret154.base, #t~ret154.offset;
    havoc #t~ret154.base, #t~ret154.offset;
    ~ldv_4_resource_struct_v4l2_fmtdesc_ptr.base, ~ldv_4_resource_struct_v4l2_fmtdesc_ptr.offset := ~tmp___26~210.base, ~tmp___26~210.offset;
    call #t~ret155.base, #t~ret155.offset := external_allocated_data();
    ~tmp___27~210.base, ~tmp___27~210.offset := #t~ret155.base, #t~ret155.offset;
    havoc #t~ret155.base, #t~ret155.offset;
    ~ldv_4_resource_struct_v4l2_format_ptr.base, ~ldv_4_resource_struct_v4l2_format_ptr.offset := ~tmp___27~210.base, ~tmp___27~210.offset;
    call #t~ret156.base, #t~ret156.offset := external_allocated_data();
    ~tmp___28~210.base, ~tmp___28~210.offset := #t~ret156.base, #t~ret156.offset;
    havoc #t~ret156.base, #t~ret156.offset;
    ~ldv_4_resource_struct_v4l2_frequency_ptr.base, ~ldv_4_resource_struct_v4l2_frequency_ptr.offset := ~tmp___28~210.base, ~tmp___28~210.offset;
    call #t~ret157.base, #t~ret157.offset := external_allocated_data();
    ~tmp___29~210.base, ~tmp___29~210.offset := #t~ret157.base, #t~ret157.offset;
    havoc #t~ret157.base, #t~ret157.offset;
    ~ldv_4_resource_struct_v4l2_input_ptr.base, ~ldv_4_resource_struct_v4l2_input_ptr.offset := ~tmp___29~210.base, ~tmp___29~210.offset;
    call #t~ret158.base, #t~ret158.offset := external_allocated_data();
    ~tmp___30~210.base, ~tmp___30~210.offset := #t~ret158.base, #t~ret158.offset;
    havoc #t~ret158.base, #t~ret158.offset;
    ~ldv_4_resource_struct_v4l2_requestbuffers_ptr.base, ~ldv_4_resource_struct_v4l2_requestbuffers_ptr.offset := ~tmp___30~210.base, ~tmp___30~210.offset;
    call #t~ret159.base, #t~ret159.offset := external_allocated_data();
    ~tmp___31~210.base, ~tmp___31~210.offset := #t~ret159.base, #t~ret159.offset;
    havoc #t~ret159.base, #t~ret159.offset;
    ~ldv_4_resource_struct_v4l2_tuner_ptr.base, ~ldv_4_resource_struct_v4l2_tuner_ptr.offset := ~tmp___31~210.base, ~tmp___31~210.offset;
    call #t~ret160.base, #t~ret160.offset := external_allocated_data();
    ~tmp___32~210.base, ~tmp___32~210.offset := #t~ret160.base, #t~ret160.offset;
    havoc #t~ret160.base, #t~ret160.offset;
    ~ldv_4_resource_struct_vm_area_struct_ptr.base, ~ldv_4_resource_struct_vm_area_struct_ptr.offset := ~tmp___32~210.base, ~tmp___32~210.offset;
    assume true;
    return;
}

procedure ldv_allocate_external_0() returns ();
modifies ~ldv_0_ldv_param_16_0_default.base, ~ldv_0_ldv_param_16_0_default.offset, ~ldv_0_ldv_param_16_1_default.base, ~ldv_0_ldv_param_16_1_default.offset, ~ldv_0_ldv_param_2_0_default.base, ~ldv_0_ldv_param_2_0_default.offset, ~ldv_0_ldv_param_5_0_default.base, ~ldv_0_ldv_param_5_0_default.offset, ~ldv_0_ldv_param_9_0_default.base, ~ldv_0_ldv_param_9_0_default.offset, ~ldv_1_container_struct_videobuf_buffer_ptr.base, ~ldv_1_container_struct_videobuf_buffer_ptr.offset, ~ldv_1_container_struct_videobuf_queue_ptr.base, ~ldv_1_container_struct_videobuf_queue_ptr.offset, ~ldv_1_ldv_param_9_1_default.base, ~ldv_1_ldv_param_9_1_default.offset, ~ldv_1_ldv_param_9_2_default.base, ~ldv_1_ldv_param_9_2_default.offset, ~ldv_2_container_struct_videobuf_buffer_ptr.base, ~ldv_2_container_struct_videobuf_buffer_ptr.offset, ~ldv_2_container_struct_videobuf_queue_ptr.base, ~ldv_2_container_struct_videobuf_queue_ptr.offset, ~ldv_2_ldv_param_9_1_default.base, ~ldv_2_ldv_param_9_1_default.offset, ~ldv_2_ldv_param_9_2_default.base, ~ldv_2_ldv_param_9_2_default.offset, ~ldv_3_container_timer_list.base, ~ldv_3_container_timer_list.offset, ~ldv_4_ldv_param_23_1_default.base, ~ldv_4_ldv_param_23_1_default.offset, ~ldv_4_ldv_param_23_3_default.base, ~ldv_4_ldv_param_23_3_default.offset, ~ldv_4_ldv_param_38_2_default.base, ~ldv_4_ldv_param_38_2_default.offset, ~ldv_4_ldv_param_42_2_default.base, ~ldv_4_ldv_param_42_2_default.offset, ~ldv_4_resource_file.base, ~ldv_4_resource_file.offset, ~ldv_4_resource_struct_i2c_msg_ptr.base, ~ldv_4_resource_struct_i2c_msg_ptr.offset, ~ldv_4_resource_struct_poll_table_struct_ptr.base, ~ldv_4_resource_struct_poll_table_struct_ptr.offset, ~ldv_4_resource_struct_v4l2_audio_ptr.base, ~ldv_4_resource_struct_v4l2_audio_ptr.offset, ~ldv_4_resource_struct_v4l2_buffer_ptr.base, ~ldv_4_resource_struct_v4l2_buffer_ptr.offset, ~ldv_4_resource_struct_v4l2_capability_ptr.base, ~ldv_4_resource_struct_v4l2_capability_ptr.offset, ~ldv_4_resource_struct_v4l2_cropcap_ptr.base, ~ldv_4_resource_struct_v4l2_cropcap_ptr.offset, ~ldv_4_resource_struct_v4l2_dbg_register_ptr.base, ~ldv_4_resource_struct_v4l2_dbg_register_ptr.offset, ~ldv_4_resource_struct_v4l2_event_subscription_ptr.base, ~ldv_4_resource_struct_v4l2_event_subscription_ptr.offset, ~ldv_4_resource_struct_v4l2_fh_ptr.base, ~ldv_4_resource_struct_v4l2_fh_ptr.offset, ~ldv_4_resource_struct_v4l2_fmtdesc_ptr.base, ~ldv_4_resource_struct_v4l2_fmtdesc_ptr.offset, ~ldv_4_resource_struct_v4l2_format_ptr.base, ~ldv_4_resource_struct_v4l2_format_ptr.offset, ~ldv_4_resource_struct_v4l2_frequency_ptr.base, ~ldv_4_resource_struct_v4l2_frequency_ptr.offset, ~ldv_4_resource_struct_v4l2_input_ptr.base, ~ldv_4_resource_struct_v4l2_input_ptr.offset, ~ldv_4_resource_struct_v4l2_requestbuffers_ptr.base, ~ldv_4_resource_struct_v4l2_requestbuffers_ptr.offset, ~ldv_4_resource_struct_v4l2_tuner_ptr.base, ~ldv_4_resource_struct_v4l2_tuner_ptr.offset, ~ldv_4_resource_struct_vm_area_struct_ptr.base, ~ldv_4_resource_struct_vm_area_struct_ptr.offset;

implementation preempt_count() returns (#res : int){
    var ~pfo_ret__~1491 : int;

  loc17:
    havoc ~pfo_ret__~1491;
    assume !false;
    assume !false;
    assume true;
    #res := ~bitwiseAnd(~pfo_ret__~1491, 2147483647);
    assume true;
    return;
}

procedure preempt_count() returns (#res : int);
modifies ;

procedure videobuf_streamoff(#in~2039.base : int, #in~2039.offset : int) returns (#res : int);
modifies ;

procedure usb_submit_urb(#in~1591.base : int, #in~1591.offset : int, #in~1592 : int) returns (#res : int);
modifies ;

procedure videobuf_reqbufs(#in~2029.base : int, #in~2029.offset : int, #in~2030.base : int, #in~2030.offset : int) returns (#res : int);
modifies ;

procedure dvb_dmxdev_init(#in~1604.base : int, #in~1604.offset : int, #in~1605.base : int, #in~1605.offset : int) returns (#res : int);
modifies ;

procedure v4l2_device_unregister(#in~35.base : int, #in~35.offset : int) returns ();
modifies ;

procedure v4l2_fh_exit(#in~2068.base : int, #in~2068.offset : int) returns ();
modifies ;

procedure __symbol_put(#in~1597.base : int, #in~1597.offset : int) returns ();
modifies ;

procedure ldv_pre_usb_register_driver() returns (#res : int);
modifies ;

procedure dvb_dmx_release(#in~1608.base : int, #in~1608.offset : int) returns ();
modifies ;

procedure memcpy(#in~4.base : int, #in~4.offset : int, #in~5.base : int, #in~5.offset : int, #in~6 : int) returns (#res.base : int, #res.offset : int);
modifies ;

procedure i2c_add_adapter(#in~219.base : int, #in~219.offset : int) returns (#res : int);
modifies ;

procedure __request_module(#in~1594 : int, #in~1595.base : int, #in~1595.offset : int) returns (#res : int);
modifies ;

procedure usb_free_coherent(#in~1994.base : int, #in~1994.offset : int, #in~1995 : int, #in~1996.base : int, #in~1996.offset : int, #in~1997 : int) returns ();
modifies ;

procedure v4l2_ctrl_handler_free(#in~40.base : int, #in~40.offset : int) returns ();
modifies ;

procedure videobuf_to_vmalloc(#in~2062.base : int, #in~2062.offset : int) returns (#res.base : int, #res.offset : int);
modifies ;

procedure strlcpy(#in~211.base : int, #in~211.offset : int, #in~212.base : int, #in~212.offset : int, #in~213 : int) returns (#res : int);
modifies ;

procedure v4l2_fh_init(#in~2064.base : int, #in~2064.offset : int, #in~2065.base : int, #in~2065.offset : int) returns ();
modifies ;

procedure v4l2_ctrl_poll(#in~2073.base : int, #in~2073.offset : int, #in~2074.base : int, #in~2074.offset : int) returns (#res : int);
modifies ;

procedure video_devdata(#in~2015.base : int, #in~2015.offset : int) returns (#res.base : int, #res.offset : int);
modifies ;

procedure ULTIMATE.dealloc(~addr.base : int, ~addr.offset : int) returns ();
free ensures #valid == old(#valid)[~addr.base := 0];
modifies #valid;

procedure videobuf_dqbuf(#in~2035.base : int, #in~2035.offset : int, #in~2036.base : int, #in~2036.offset : int, #in~2037 : int) returns (#res : int);
modifies ;

procedure list_del(#in~1941.base : int, #in~1941.offset : int) returns ();
modifies ;

procedure dvb_register_adapter(#in~1598.base : int, #in~1598.offset : int, #in~1599.base : int, #in~1599.offset : int, #in~1600.base : int, #in~1600.offset : int, #in~1601.base : int, #in~1601.offset : int, #in~1602.base : int, #in~1602.offset : int) returns (#res : int);
modifies ;

procedure __raw_spin_lock_init(#in~1951.base : int, #in~1951.offset : int, #in~1952.base : int, #in~1952.offset : int, #in~1953.base : int, #in~1953.offset : int) returns ();
modifies ;

procedure video_ioctl2(#in~2020.base : int, #in~2020.offset : int, #in~2021 : int, #in~2022 : int) returns (#res : int);
modifies ;

procedure videobuf_qbuf(#in~2033.base : int, #in~2033.offset : int, #in~2034.base : int, #in~2034.offset : int) returns (#res : int);
modifies ;

procedure #Ultimate.alloc(~size : int) returns (#res.base : int, #res.offset : int);
ensures old(#valid)[#res.base] == 0;
ensures #valid == old(#valid)[#res.base := 1];
ensures #res.offset == 0;
ensures #res.base != 0;
ensures #length == old(#length)[#res.base := ~size];
modifies #valid, #length;

procedure read~int(#ptr.base : int, #ptr.offset : int, #sizeOfReadType : int) returns (#value : int);
ensures #value == #memory_int[#ptr.base,#ptr.offset];

procedure ldv_initialize() returns ();
modifies ;

procedure ldv_after_alloc(#in~4374.base : int, #in~4374.offset : int) returns ();
modifies ;

procedure dvb_frontend_detach(#in~1615.base : int, #in~1615.offset : int) returns ();
modifies ;

procedure ldv_switch_to_interrupt_context() returns ();
modifies ;

procedure usb_kill_urb(#in~1593.base : int, #in~1593.offset : int) returns ();
modifies ;

procedure ldv_check_alloc_flags(#in~4373 : int) returns ();
modifies ;

procedure dvb_unregister_frontend(#in~1614.base : int, #in~1614.offset : int) returns (#res : int);
modifies ;

procedure v4l2_ctrl_subscribe_event(#in~2071.base : int, #in~2071.offset : int, #in~2072.base : int, #in~2072.offset : int) returns (#res : int);
modifies ;

procedure dvb_net_release(#in~1616.base : int, #in~1616.offset : int) returns ();
modifies ;

procedure malloc(#in~4376 : int) returns (#res.base : int, #res.offset : int);
modifies ;

procedure video_unregister_device(#in~2011.base : int, #in~2011.offset : int) returns ();
modifies ;

procedure dvb_register_frontend(#in~1612.base : int, #in~1612.offset : int, #in~1613.base : int, #in~1613.offset : int) returns (#res : int);
modifies ;

procedure __list_add(#in~1937.base : int, #in~1937.offset : int, #in~1938.base : int, #in~1938.offset : int, #in~1939.base : int, #in~1939.offset : int) returns ();
modifies ;

procedure __const_udelay(#in~214 : int) returns ();
modifies ;

procedure write~$Pointer$(#value.base : int, #value.offset : int, #ptr.base : int, #ptr.offset : int, #sizeOfWrittenType : int) returns ();
modifies #memory_$Pointer$.base, #memory_$Pointer$.offset, #memory_int;
ensures #memory_$Pointer$.base == old(#memory_$Pointer$.base)[#ptr.base,#ptr.offset := #value.base] && #memory_$Pointer$.offset == old(#memory_$Pointer$.offset)[#ptr.base,#ptr.offset := #value.offset];
ensures #memory_int == old(#memory_int)[#ptr.base,#ptr.offset := #memory_int[#ptr.base,#ptr.offset]];

procedure __bad_percpu_size() returns ();
modifies ;

procedure _raw_spin_unlock_irqrestore(#in~1954.base : int, #in~1954.offset : int, #in~1955 : int) returns ();
modifies ;

procedure usb_control_msg(#in~20.base : int, #in~20.offset : int, #in~21 : int, #in~22 : int, #in~23 : int, #in~24 : int, #in~25 : int, #in~26.base : int, #in~26.offset : int, #in~27 : int, #in~28 : int) returns (#res : int);
modifies ;

procedure usb_register_driver(#in~16.base : int, #in~16.offset : int, #in~17.base : int, #in~17.offset : int, #in~18.base : int, #in~18.offset : int) returns (#res : int);
modifies ;

procedure mod_timer(#in~1960.base : int, #in~1960.offset : int, #in~1961 : int) returns (#res : int);
modifies ;

procedure usb_free_urb(#in~1590.base : int, #in~1590.offset : int) returns ();
modifies ;

procedure memset(#in~1568.base : int, #in~1568.offset : int, #in~1569 : int, #in~1570 : int) returns (#res.base : int, #res.offset : int);
modifies ;

procedure videobuf_streamon(#in~2038.base : int, #in~2038.offset : int) returns (#res : int);
modifies ;

procedure __ldv_spin_lock(#in~1950.base : int, #in~1950.offset : int) returns ();
modifies ;

procedure __init_work(#in~1575.base : int, #in~1575.offset : int, #in~1576 : int) returns ();
modifies ;

procedure videobuf_iolock(#in~2025.base : int, #in~2025.offset : int, #in~2026.base : int, #in~2026.offset : int, #in~2027.base : int, #in~2027.offset : int) returns (#res : int);
modifies ;

procedure i2c_master_recv(#in~215.base : int, #in~215.offset : int, #in~216.base : int, #in~216.offset : int, #in~217 : int) returns (#res : int);
modifies ;

procedure v4l2_get_timestamp(#in~2019.base : int, #in~2019.offset : int) returns ();
modifies ;

procedure i2c_del_adapter(#in~220.base : int, #in~220.offset : int) returns ();
modifies ;

procedure __init_waitqueue_head(#in~1963.base : int, #in~1963.offset : int, #in~1964.base : int, #in~1964.offset : int, #in~1965.base : int, #in~1965.offset : int) returns ();
modifies ;

procedure v4l2_event_unsubscribe(#in~2023.base : int, #in~2023.offset : int, #in~2024.base : int, #in~2024.offset : int) returns (#res : int);
modifies ;

procedure v4l2_ctrl_handler_init_class(#in~36.base : int, #in~36.offset : int, #in~37 : int, #in~38.base : int, #in~38.offset : int, #in~39.base : int, #in~39.offset : int) returns (#res : int);
modifies ;

procedure video_device_alloc() returns (#res.base : int, #res.offset : int);
modifies ;

procedure msleep(#in~1423 : int) returns ();
modifies ;

procedure v4l2_i2c_new_subdev(#in~1430.base : int, #in~1430.offset : int, #in~1431.base : int, #in~1431.offset : int, #in~1432.base : int, #in~1432.offset : int, #in~1433 : int, #in~1434.base : int, #in~1434.offset : int) returns (#res.base : int, #res.offset : int);
modifies ;

procedure usb_set_interface(#in~1998.base : int, #in~1998.offset : int, #in~1999 : int, #in~2000 : int) returns (#res : int);
modifies ;

procedure dvb_unregister_adapter(#in~1603.base : int, #in~1603.offset : int) returns (#res : int);
modifies ;

procedure video_device_release(#in~2012.base : int, #in~2012.offset : int) returns ();
modifies ;

procedure videobuf_mmap_mapper(#in~2051.base : int, #in~2051.offset : int, #in~2052.base : int, #in~2052.offset : int) returns (#res : int);
modifies ;

procedure mutex_lock_interruptible_nested(#in~1970.base : int, #in~1970.offset : int, #in~1971 : int) returns (#res : int);
modifies ;

procedure ldv_switch_to_process_context() returns ();
modifies ;

procedure v4l2_device_disconnect(#in~34.base : int, #in~34.offset : int) returns ();
modifies ;

procedure mutex_unlock(#in~12.base : int, #in~12.offset : int) returns ();
modifies ;

procedure videobuf_mmap_free(#in~2050.base : int, #in~2050.offset : int) returns (#res : int);
modifies ;

procedure C.free(#in~4379.base : int, #in~4379.offset : int) returns ();
modifies ;

procedure dvb_net_init(#in~1617.base : int, #in~1617.offset : int, #in~1618.base : int, #in~1618.offset : int, #in~1619.base : int, #in~1619.offset : int) returns (#res : int);
modifies ;

procedure usb_unlink_urb(#in~1989.base : int, #in~1989.offset : int) returns (#res : int);
modifies ;

procedure videobuf_read_stream(#in~2041.base : int, #in~2041.offset : int, #in~2042.base : int, #in~2042.offset : int, #in~2043 : int, #in~2044.base : int, #in~2044.offset : int, #in~2045 : int, #in~2046 : int) returns (#res : int);
modifies ;

procedure read~$Pointer$(#ptr.base : int, #ptr.offset : int, #sizeOfReadType : int) returns (#value.base : int, #value.offset : int);
ensures #value.base == #memory_$Pointer$.base[#ptr.base,#ptr.offset] && #value.offset == #memory_$Pointer$.offset[#ptr.base,#ptr.offset];

procedure printk(#in~3.base : int, #in~3.offset : int) returns (#res : int);
modifies ;

procedure calloc(#in~4377 : int, #in~4378 : int) returns (#res.base : int, #res.offset : int);
modifies ;

procedure __mutex_init(#in~7.base : int, #in~7.offset : int, #in~8.base : int, #in~8.offset : int, #in~9.base : int, #in~9.offset : int) returns ();
modifies ;

procedure queue_work_on(#in~1577 : int, #in~1578.base : int, #in~1578.offset : int, #in~1579.base : int, #in~1579.offset : int) returns (#res : ~bool);
modifies ;

procedure mutex_lock_nested(#in~10.base : int, #in~10.offset : int, #in~11 : int) returns ();
modifies ;

procedure videobuf_stop(#in~2040.base : int, #in~2040.offset : int) returns ();
modifies ;

procedure lockdep_init_map(#in~1571.base : int, #in~1571.offset : int, #in~1572.base : int, #in~1572.offset : int, #in~1573.base : int, #in~1573.offset : int, #in~1574 : int) returns ();
modifies ;

procedure usb_alloc_urb(#in~1588 : int, #in~1589 : int) returns (#res.base : int, #res.offset : int);
modifies ;

procedure __VERIFIER_nondet_int() returns (#res : int);
modifies ;

procedure strcpy(#in~1947.base : int, #in~1947.offset : int, #in~1948.base : int, #in~1948.offset : int) returns (#res.base : int, #res.offset : int);
modifies ;

procedure videobuf_vmalloc_free(#in~2063.base : int, #in~2063.offset : int) returns ();
modifies ;

procedure ULTIMATE.free(~addr.base : int, ~addr.offset : int) returns ();
free requires ~addr.offset == 0;
free requires ~addr.base == 0 || #valid[~addr.base] == 1;
free ensures (if ~addr.base == 0 then #valid == old(#valid) else #valid == old(#valid)[~addr.base := 0]);
modifies #valid;

procedure videobuf_poll_stream(#in~2047.base : int, #in~2047.offset : int, #in~2048.base : int, #in~2048.offset : int, #in~2049.base : int, #in~2049.offset : int) returns (#res : int);
modifies ;

procedure usb_deregister(#in~19.base : int, #in~19.offset : int) returns ();
modifies ;

procedure v4l2_device_put(#in~31.base : int, #in~31.offset : int) returns (#res : int);
modifies ;

procedure del_timer_sync(#in~1962.base : int, #in~1962.offset : int) returns (#res : int);
modifies ;

procedure videobuf_queue_is_busy(#in~2028.base : int, #in~2028.offset : int) returns (#res : int);
modifies ;

procedure dvb_dmx_swfilter_packets(#in~1609.base : int, #in~1609.offset : int, #in~1610.base : int, #in~1610.offset : int, #in~1611 : int) returns ();
modifies ;

procedure videobuf_querybuf(#in~2031.base : int, #in~2031.offset : int, #in~2032.base : int, #in~2032.offset : int) returns (#res : int);
modifies ;

procedure v4l2_device_register(#in~32.base : int, #in~32.offset : int, #in~33.base : int, #in~33.offset : int) returns (#res : int);
modifies ;

procedure kfree(#in~30.base : int, #in~30.offset : int) returns ();
modifies ;

procedure write~int(#value : int, #ptr.base : int, #ptr.offset : int, #sizeOfWrittenType : int) returns ();
modifies #memory_$Pointer$.base, #memory_$Pointer$.offset, #memory_int;
ensures #memory_$Pointer$.base == old(#memory_$Pointer$.base)[#ptr.base,#ptr.offset := #memory_$Pointer$.base[#ptr.base,#ptr.offset]] && #memory_$Pointer$.offset == old(#memory_$Pointer$.offset)[#ptr.base,#ptr.offset := #memory_$Pointer$.offset[#ptr.base,#ptr.offset]];
ensures #memory_int == old(#memory_int)[#ptr.base,#ptr.offset := #value];

procedure __VERIFIER_error() returns ();
modifies ;

procedure tveeprom_read(#in~1427.base : int, #in~1427.offset : int, #in~1428.base : int, #in~1428.offset : int, #in~1429 : int) returns (#res : int);
modifies ;

procedure v4l2_fh_add(#in~2066.base : int, #in~2066.offset : int) returns ();
modifies ;

procedure __video_register_device(#in~2003.base : int, #in~2003.offset : int, #in~2004 : int, #in~2005 : int, #in~2006 : int, #in~2007.base : int, #in~2007.offset : int) returns (#res : int);
modifies ;

procedure usb_alloc_coherent(#in~1990.base : int, #in~1990.offset : int, #in~1991 : int, #in~1992 : int, #in~1993.base : int, #in~1993.offset : int) returns (#res.base : int, #res.offset : int);
modifies ;

procedure __symbol_get(#in~1596.base : int, #in~1596.offset : int) returns (#res.base : int, #res.offset : int);
modifies ;

procedure __wake_up(#in~1966.base : int, #in~1966.offset : int, #in~1967 : int, #in~1968 : int, #in~1969.base : int, #in~1969.offset : int) returns ();
modifies ;

procedure v4l2_ctrl_log_status(#in~2069.base : int, #in~2069.offset : int, #in~2070.base : int, #in~2070.offset : int) returns (#res : int);
modifies ;

procedure videobuf_queue_vmalloc_init(#in~2053.base : int, #in~2053.offset : int, #in~2054.base : int, #in~2054.offset : int, #in~2055.base : int, #in~2055.offset : int, #in~2056.base : int, #in~2056.offset : int, #in~2057 : int, #in~2058 : int, #in~2059 : int, #in~2060.base : int, #in~2060.offset : int, #in~2061.base : int, #in~2061.offset : int) returns ();
modifies ;

procedure tveeprom_hauppauge_analog(#in~1424.base : int, #in~1424.offset : int, #in~1425.base : int, #in~1425.offset : int, #in~1426.base : int, #in~1426.offset : int) returns ();
modifies ;

procedure init_timer_key(#in~1956.base : int, #in~1956.offset : int, #in~1957 : int, #in~1958.base : int, #in~1958.offset : int, #in~1959.base : int, #in~1959.offset : int) returns ();
modifies ;

procedure dvb_dmxdev_release(#in~1606.base : int, #in~1606.offset : int) returns ();
modifies ;

procedure snprintf(#in~1944.base : int, #in~1944.offset : int, #in~1945 : int, #in~1946.base : int, #in~1946.offset : int) returns (#res : int);
modifies ;

procedure external_allocated_data() returns (#res.base : int, #res.offset : int);
modifies ;

procedure dvb_dmx_init(#in~1607.base : int, #in~1607.offset : int) returns (#res : int);
modifies ;

procedure v4l2_fh_del(#in~2067.base : int, #in~2067.offset : int) returns ();
modifies ;

