[{"DBLP title": "Verifying VIA Nano microprocessor components.", "DBLP authors": ["Warren A. Hunt Jr."], "year": 2010, "MAG papers": [{"PaperId": 2143271022, "PaperTitle": "verifying via nano microprocessor components", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"centaur technology": 1.0}}], "source": "ES"}, {"DBLP title": "Formal verification of an ASIC ethernet switch block.", "DBLP authors": ["B. A. Krishna", "Anamaya Sullerey", "Alok Jain"], "year": 2010, "MAG papers": [{"PaperId": 3140954407, "PaperTitle": "formal verification of an asic ethernet switch block", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2107439910, "PaperTitle": "formal verification of an asic ethernet switch block", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "Formal verification of arbiters using property strengthening and underapproximations.", "DBLP authors": ["Gadiel Auerbach", "Fady Copty", "Viresh Paruthi"], "year": 2010, "MAG papers": [{"PaperId": 2116963288, "PaperTitle": "formal verification of arbiters using property strengthening and underapproximations", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ibm": 3.0}}, {"PaperId": 3144526578, "PaperTitle": "formal verification of arbiters using property strengthening and underapproximations", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "SAT-based semiformal verification of hardware.", "DBLP authors": ["Sabih Agbaria", "Dan Carmi", "Orly Cohen", "Dmitry Korchemny", "Michael Lifshits", "Alexander Nadel"], "year": 2010, "MAG papers": [{"PaperId": 3149190493, "PaperTitle": "sat based semiformal verification of hardware", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 2131923870, "PaperTitle": "sat based semiformal verification of hardware", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"intel": 6.0}}], "source": "ES"}, {"DBLP title": "SLAM2: Static driver verification with under 4% false alarms.", "DBLP authors": ["Thomas Ball", "Ella Bounimova", "Rahul Kumar", "Vladimir Levin"], "year": 2010, "MAG papers": [{"PaperId": 2107002931, "PaperTitle": "slam2 static driver verification with under 4 false alarms", "Year": 2010, "CitationCount": 60, "EstimatedCitation": 117, "Affiliations": {"microsoft": 4.0}}, {"PaperId": 3145110946, "PaperTitle": "slam2 static driver verification with under 4 false alarms", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Precise static analysis of untrusted driver binaries.", "DBLP authors": ["Johannes Kinder", "Helmut Veith"], "year": 2010, "MAG papers": [{"PaperId": 3146872994, "PaperTitle": "precise static analysis of untrusted driver binaries", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2118246192, "PaperTitle": "precise static analysis of untrusted driver binaries", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"technische universitat darmstadt": 1.0, "vienna university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Verifying SystemC: A software model checking approach.", "DBLP authors": ["Alessandro Cimatti", "Andrea Micheli", "Iman Narasamdya", "Marco Roveri"], "year": 2010, "MAG papers": [{"PaperId": 3143146040, "PaperTitle": "verifying systemc a software model checking approach", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2163477945, "PaperTitle": "verifying systemc a software model checking approach", "Year": 2010, "CitationCount": 70, "EstimatedCitation": 102, "Affiliations": {"fondazione bruno kessler": 4.0}}], "source": "ES"}, {"DBLP title": "Coping with Moore's Law (and more): Supporting arrays in state-of-the-art model checkers.", "DBLP authors": ["Jason Baumgartner", "Michael L. Case", "Hari Mony"], "year": 2010, "MAG papers": [{"PaperId": 3149241730, "PaperTitle": "coping with moore s law and more supporting arrays in state of the art model checkers", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2153866542, "PaperTitle": "coping with moore s law and more supporting arrays in state of the art model checkers", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "CalCS: SMT solving for non-linear convex constraints.", "DBLP authors": ["Pierluigi Nuzzo", "Alberto Puggelli", "Sanjit A. Seshia", "Alberto L. Sangiovanni-Vincentelli"], "year": 2010, "MAG papers": [{"PaperId": 3142800190, "PaperTitle": "calcs smt solving for non linear convex constraints", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2133094064, "PaperTitle": "calcs smt solving for non linear convex constraints", "Year": 2010, "CitationCount": 41, "EstimatedCitation": 75, "Affiliations": {"university of california berkeley": 4.0}}], "source": "ES"}, {"DBLP title": "Integrating ICP and LRA solvers for deciding nonlinear real arithmetic problems.", "DBLP authors": ["Sicun Gao", "Malay K. Ganai", "Franjo Ivancic", "Aarti Gupta", "Sriram Sankaranarayanan", "Edmund M. Clarke"], "year": 2010, "MAG papers": [{"PaperId": 2121280877, "PaperTitle": "integrating icp and lra solvers for deciding nonlinear real arithmetic problems", "Year": 2010, "CitationCount": 36, "EstimatedCitation": 58, "Affiliations": {"carnegie mellon university": 2.0, "university of colorado boulder": 1.0}}], "source": "ES"}, {"DBLP title": "A halting algorithm to determine the existence of decoder.", "DBLP authors": ["ShengYu Shen", "Ying Qin", "Jianmin Zhang", "Sikun Li"], "year": 2010, "MAG papers": [{"PaperId": 2170607867, "PaperTitle": "a halting algorithm to determine the existence of decoder", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national university of defense technology": 4.0}}], "source": "ES"}, {"DBLP title": "Synthesis for regular specifications over unbounded domains.", "DBLP authors": ["Jad Hamza", "Barbara Jobstmann", "Viktor Kuncak"], "year": 2010, "MAG papers": [{"PaperId": 3148473530, "PaperTitle": "synthesis for regular specifications over unbounded domains", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2098321852, "PaperTitle": "synthesis for regular specifications over unbounded domains", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"centre national de la recherche scientifique": 1.0, "ecole normale superieure de cachan": 1.0, "ecole polytechnique federale de lausanne": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic inference of memory fences.", "DBLP authors": ["Michael Kuperstein", "Martin T. Vechev", "Eran Yahav"], "year": 2010, "MAG papers": [{"PaperId": 2096343842, "PaperTitle": "automatic inference of memory fences", "Year": 2010, "CitationCount": 76, "EstimatedCitation": 141, "Affiliations": {"technion israel institute of technology": 2.0, "ibm": 1.0}}, {"PaperId": 3151527557, "PaperTitle": "automatic inference of memory fences", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Applying SMT in symbolic execution of microcode.", "DBLP authors": ["Anders Franz\u00e9n", "Alessandro Cimatti", "Alexander Nadel", "Roberto Sebastiani", "Jonathan Shalev"], "year": 2010, "MAG papers": [{"PaperId": 3143433297, "PaperTitle": "applying smt in symbolic execution of microcode", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2156269363, "PaperTitle": "applying smt in symbolic execution of microcode", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"intel": 2.0}}], "source": "ES"}, {"DBLP title": "Automated formal verification of processors based on architectural models.", "DBLP authors": ["Ulrich K\u00fchne", "Sven Beyer", "J\u00f6rg Bormann", "John Barstow"], "year": 2010, "MAG papers": [{"PaperId": 3151878190, "PaperTitle": "automated formal verification of processors based on architectural models", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2109749090, "PaperTitle": "automated formal verification of processors based on architectural models", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"infineon technologies": 1.0}}], "source": "ES"}, {"DBLP title": "Encoding industrial hardware verification problems into effectively propositional logic.", "DBLP authors": ["Moshe Emmer", "Zurab Khasidashvili", "Konstantin Korovin", "Andrei Voronkov"], "year": 2010, "MAG papers": [{"PaperId": 3147230685, "PaperTitle": "encoding industrial hardware verification problems into effectively propositional logic", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2157924561, "PaperTitle": "encoding industrial hardware verification problems into effectively propositional logic", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"intel": 2.0, "university of manchester": 2.0}}], "source": "ES"}, {"DBLP title": "Combinational techniques for sequential equivalence checking.", "DBLP authors": ["Hamid Savoj", "David Berthelot", "Alan Mishchenko", "Robert K. Brayton"], "year": 2010, "MAG papers": [{"PaperId": 3150624581, "PaperTitle": "combinational techniques for sequential equivalence checking", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2099994752, "PaperTitle": "combinational techniques for sequential equivalence checking", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california berkeley": 2.0}}], "source": "ES"}, {"DBLP title": "Automatic verification of estimate functions with polynomials of bounded functions.", "DBLP authors": ["Jun Sawada"], "year": 2010, "MAG papers": [{"PaperId": 2130545178, "PaperTitle": "automatic verification of estimate functions with polynomials of bounded functions", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ibm": 1.0}}, {"PaperId": 3149778085, "PaperTitle": "automatic verification of estimate functions with polynomials of bounded functions", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A framework for incremental modelling and verification of on-chip protocols.", "DBLP authors": ["Peter B\u00f6hm"], "year": 2010, "MAG papers": [{"PaperId": 3143606427, "PaperTitle": "a framework for incremental modelling and verification of on chip protocols", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2130433881, "PaperTitle": "a framework for incremental modelling and verification of on chip protocols", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of oxford": 1.0}}], "source": "ES"}, {"DBLP title": "Modular specification and verification of interprocess communication.", "DBLP authors": ["Eyad Alkassar", "Ernie Cohen", "Mark A. Hillebrand", "Hristo Pentchev"], "year": 2010, "MAG papers": [{"PaperId": 2155483366, "PaperTitle": "modular specification and verification of interprocess communication", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"saarland university": 2.0, "microsoft": 2.0}}, {"PaperId": 3148944395, "PaperTitle": "modular specification and verification of interprocess communication", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Large-scale application of formal verification: From fiction to fact.", "DBLP authors": ["Viresh Paruthi"], "year": 2010, "MAG papers": [{"PaperId": 3140199197, "PaperTitle": "large scale application of formal verification from fiction to fact", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2118549635, "PaperTitle": "large scale application of formal verification from fiction to fact", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ibm": 1.0}}], "source": "ES"}, {"DBLP title": "A single-instance incremental SAT formulation of proof- and counterexample-based abstraction.", "DBLP authors": ["Niklas E\u00e9n", "Alan Mishchenko", "Nina Amla"], "year": 2010, "MAG papers": [{"PaperId": 3143622955, "PaperTitle": "a single instance incremental sat formulation of proof and counterexample based abstraction", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 2952542732, "PaperTitle": "a single instance incremental sat formulation of proof and counterexample based abstraction", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"cadence design systems": 1.0, "university of california berkeley": 2.0}}, {"PaperId": 2105505058, "PaperTitle": "a single instance incremental sat formulation of proof and counterexample based abstraction", "Year": 2010, "CitationCount": 42, "EstimatedCitation": 57, "Affiliations": {"university of california berkeley": 2.0, "cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "Predicate abstraction with adjustable-block encoding.", "DBLP authors": ["Dirk Beyer", "M. Erkan Keremoglu", "Philipp Wendler"], "year": 2010, "MAG papers": [{"PaperId": 2153925299, "PaperTitle": "predicate abstraction with adjustable block encoding", "Year": 2010, "CitationCount": 103, "EstimatedCitation": 148, "Affiliations": {"university of passau": 1.0, "simon fraser university": 2.0}}, {"PaperId": 3148195499, "PaperTitle": "predicate abstraction with adjustable block encoding", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Modular bug detection with inertial refinement.", "DBLP authors": ["Nishant Sinha"], "year": 2010, "MAG papers": [{"PaperId": 2118424088, "PaperTitle": "modular bug detection with inertial refinement", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"princeton university": 1.0}}, {"PaperId": 3141059577, "PaperTitle": "modular bug detection with inertial refinement", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Path predicate abstraction by complete interval property checking.", "DBLP authors": ["Joakim Urdahl", "Dominik Stoffel", "J\u00f6rg Bormann", "Markus Wedler", "Wolfgang Kunz"], "year": 2010, "MAG papers": [{"PaperId": 2098376757, "PaperTitle": "path predicate abstraction by complete interval property checking", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}}, {"PaperId": 3149713782, "PaperTitle": "path predicate abstraction by complete interval property checking", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Relieving capacity limits on FPGA-based SAT-solvers.", "DBLP authors": ["Leopold Haller", "Satnam Singh"], "year": 2010, "MAG papers": [{"PaperId": 3142074431, "PaperTitle": "relieving capacity limits on fpga based sat solvers", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2125762847, "PaperTitle": "relieving capacity limits on fpga based sat solvers", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of oxford": 1.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "Boosting minimal unsatisfiable core extraction.", "DBLP authors": ["Alexander Nadel"], "year": 2010, "MAG papers": [{"PaperId": 2150310937, "PaperTitle": "boosting minimal unsatisfiable core extraction", "Year": 2010, "CitationCount": 67, "EstimatedCitation": 107, "Affiliations": {"intel": 1.0}}, {"PaperId": 3145964429, "PaperTitle": "boosting minimal unsatisfiable core extraction", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Propelling SAT and SAT-based BMC using careset.", "DBLP authors": ["Malay K. Ganai"], "year": 2010, "MAG papers": [{"PaperId": 2121863021, "PaperTitle": "propelling sat and sat based bmc using careset", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"princeton university": 1.0}}, {"PaperId": 3148742838, "PaperTitle": "propelling sat and sat based bmc using careset", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Efficiently solving quantified bit-vector formulas.", "DBLP authors": ["Christoph M. Wintersteiger", "Youssef Hamadi", "Leonardo Mendon\u00e7a de Moura"], "year": 2010, "MAG papers": [{"PaperId": 2115235165, "PaperTitle": "efficiently solving quantified bit vector formulas", "Year": 2010, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"eth zurich": 1.0, "microsoft": 1.0, "ecole polytechnique": 1.0}}], "source": "ES"}, {"DBLP title": "Boosting multi-core reachability performance with shared hash tables.", "DBLP authors": ["Alfons Laarman", "Jaco van de Pol", "Michael Weber"], "year": 2010, "MAG papers": [{"PaperId": 2147895351, "PaperTitle": "boosting multi core reachability performance with shared hash tables", "Year": 2010, "CitationCount": 50, "EstimatedCitation": 60, "Affiliations": {"university of twente": 3.0}}, {"PaperId": 2949298199, "PaperTitle": "boosting multi core reachability performance with shared hash tables", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 34, "Affiliations": {"university of twente": 3.0}}], "source": "ES"}, {"DBLP title": "Verifying shadow page table algorithms.", "DBLP authors": ["Eyad Alkassar", "Ernie Cohen", "Mark A. Hillebrand", "Mikhail Kovalev", "Wolfgang J. Paul"], "year": 2010, "MAG papers": [{"PaperId": 2101118268, "PaperTitle": "verifying shadow page table algorithms", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"microsoft": 2.0, "saarland university": 3.0}}, {"PaperId": 3147806678, "PaperTitle": "verifying shadow page table algorithms", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}]