//Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
//Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
//Date        : Sun Apr 12 22:40:38 2026
//Host        : DucThanh-Ubuntu running 64-bit Ubuntu 24.04.4 LTS
//Command     : generate_target design_1.bd
//Design      : design_1
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CORE_GENERATION_INFO = "design_1,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=design_1,x_ipVersion=1.00.a,x_ipLanguage=VERILOG,numBlks=3,numReposBlks=3,numNonXlnxBlks=0,numHierBlks=0,maxHierDepth=0,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=1,numPkgbdBlks=0,bdsource=USER,synth_mode=Hierarchical}" *) (* HW_HANDOFF = "design_1.hwdef" *) 
module design_1
   (aclk_0,
    aresetn_0,
    in_data_0,
    in_last_0,
    in_valid_0,
    out_data_0,
    out_last_0,
    out_user_id_0,
    out_valid_0);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.ACLK_0 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.ACLK_0, ASSOCIATED_RESET aresetn_0, CLK_DOMAIN design_1_aclk_0, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0" *) input aclk_0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.ARESETN_0 RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.ARESETN_0, INSERT_VIP 0, POLARITY ACTIVE_LOW" *) input aresetn_0;
  input [7:0]in_data_0;
  input in_last_0;
  input in_valid_0;
  output [7:0]out_data_0;
  output out_last_0;
  output [14:0]out_user_id_0;
  output out_valid_0;

  wire [7:0]Fire_wall_top_0_out_data;
  wire Fire_wall_top_0_out_last;
  wire [14:0]Fire_wall_top_0_out_user_id;
  wire Fire_wall_top_0_out_valid;
  wire [31:0]Fire_wall_top_0_prdata;
  wire Fire_wall_top_0_pready;
  wire Fire_wall_top_0_pslverr;
  wire aclk_0_1;
  wire aresetn_0_1;
  wire [31:0]axi_apb_bridge_0_m_apb_paddr;
  wire axi_apb_bridge_0_m_apb_penable;
  wire [2:0]axi_apb_bridge_0_m_apb_pprot;
  wire [0:0]axi_apb_bridge_0_m_apb_psel;
  wire [3:0]axi_apb_bridge_0_m_apb_pstrb;
  wire [31:0]axi_apb_bridge_0_m_apb_pwdata;
  wire axi_apb_bridge_0_m_apb_pwrite;
  wire [31:0]axi_vip_0_M_AXI_ARADDR;
  wire [2:0]axi_vip_0_M_AXI_ARPROT;
  wire axi_vip_0_M_AXI_ARREADY;
  wire axi_vip_0_M_AXI_ARVALID;
  wire [31:0]axi_vip_0_M_AXI_AWADDR;
  wire [2:0]axi_vip_0_M_AXI_AWPROT;
  wire axi_vip_0_M_AXI_AWREADY;
  wire axi_vip_0_M_AXI_AWVALID;
  wire axi_vip_0_M_AXI_BREADY;
  wire [1:0]axi_vip_0_M_AXI_BRESP;
  wire axi_vip_0_M_AXI_BVALID;
  wire [31:0]axi_vip_0_M_AXI_RDATA;
  wire axi_vip_0_M_AXI_RREADY;
  wire [1:0]axi_vip_0_M_AXI_RRESP;
  wire axi_vip_0_M_AXI_RVALID;
  wire [31:0]axi_vip_0_M_AXI_WDATA;
  wire axi_vip_0_M_AXI_WREADY;
  wire [3:0]axi_vip_0_M_AXI_WSTRB;
  wire axi_vip_0_M_AXI_WVALID;
  wire [7:0]in_data_0_1;
  wire in_last_0_1;
  wire in_valid_0_1;

  assign aclk_0_1 = aclk_0;
  assign aresetn_0_1 = aresetn_0;
  assign in_data_0_1 = in_data_0[7:0];
  assign in_last_0_1 = in_last_0;
  assign in_valid_0_1 = in_valid_0;
  assign out_data_0[7:0] = Fire_wall_top_0_out_data;
  assign out_last_0 = Fire_wall_top_0_out_last;
  assign out_user_id_0[14:0] = Fire_wall_top_0_out_user_id;
  assign out_valid_0 = Fire_wall_top_0_out_valid;
  design_1_Fire_wall_top_0_0 Fire_wall_top_0
       (.clk(aclk_0_1),
        .in_data(in_data_0_1),
        .in_last(in_last_0_1),
        .in_valid(in_valid_0_1),
        .out_data(Fire_wall_top_0_out_data),
        .out_last(Fire_wall_top_0_out_last),
        .out_user_id(Fire_wall_top_0_out_user_id),
        .out_valid(Fire_wall_top_0_out_valid),
        .paddr(axi_apb_bridge_0_m_apb_paddr),
        .penable(axi_apb_bridge_0_m_apb_penable),
        .pprot(axi_apb_bridge_0_m_apb_pprot),
        .prdata(Fire_wall_top_0_prdata),
        .pready(Fire_wall_top_0_pready),
        .psel(axi_apb_bridge_0_m_apb_psel),
        .pslverr(Fire_wall_top_0_pslverr),
        .pstrb(axi_apb_bridge_0_m_apb_pstrb),
        .pwdata(axi_apb_bridge_0_m_apb_pwdata),
        .pwrite(axi_apb_bridge_0_m_apb_pwrite),
        .rst_n(aresetn_0_1));
  design_1_axi_apb_bridge_0_0 axi_apb_bridge_0
       (.m_apb_paddr(axi_apb_bridge_0_m_apb_paddr),
        .m_apb_penable(axi_apb_bridge_0_m_apb_penable),
        .m_apb_pprot(axi_apb_bridge_0_m_apb_pprot),
        .m_apb_prdata(Fire_wall_top_0_prdata),
        .m_apb_pready(Fire_wall_top_0_pready),
        .m_apb_psel(axi_apb_bridge_0_m_apb_psel),
        .m_apb_pslverr(Fire_wall_top_0_pslverr),
        .m_apb_pstrb(axi_apb_bridge_0_m_apb_pstrb),
        .m_apb_pwdata(axi_apb_bridge_0_m_apb_pwdata),
        .m_apb_pwrite(axi_apb_bridge_0_m_apb_pwrite),
        .s_axi_aclk(aclk_0_1),
        .s_axi_araddr(axi_vip_0_M_AXI_ARADDR),
        .s_axi_aresetn(aresetn_0_1),
        .s_axi_arprot(axi_vip_0_M_AXI_ARPROT),
        .s_axi_arready(axi_vip_0_M_AXI_ARREADY),
        .s_axi_arvalid(axi_vip_0_M_AXI_ARVALID),
        .s_axi_awaddr(axi_vip_0_M_AXI_AWADDR),
        .s_axi_awprot(axi_vip_0_M_AXI_AWPROT),
        .s_axi_awready(axi_vip_0_M_AXI_AWREADY),
        .s_axi_awvalid(axi_vip_0_M_AXI_AWVALID),
        .s_axi_bready(axi_vip_0_M_AXI_BREADY),
        .s_axi_bresp(axi_vip_0_M_AXI_BRESP),
        .s_axi_bvalid(axi_vip_0_M_AXI_BVALID),
        .s_axi_rdata(axi_vip_0_M_AXI_RDATA),
        .s_axi_rready(axi_vip_0_M_AXI_RREADY),
        .s_axi_rresp(axi_vip_0_M_AXI_RRESP),
        .s_axi_rvalid(axi_vip_0_M_AXI_RVALID),
        .s_axi_wdata(axi_vip_0_M_AXI_WDATA),
        .s_axi_wready(axi_vip_0_M_AXI_WREADY),
        .s_axi_wstrb(axi_vip_0_M_AXI_WSTRB),
        .s_axi_wvalid(axi_vip_0_M_AXI_WVALID));
  design_1_axi_vip_0_0 axi_vip_0
       (.aclk(aclk_0_1),
        .aresetn(aresetn_0_1),
        .m_axi_araddr(axi_vip_0_M_AXI_ARADDR),
        .m_axi_arprot(axi_vip_0_M_AXI_ARPROT),
        .m_axi_arready(axi_vip_0_M_AXI_ARREADY),
        .m_axi_arvalid(axi_vip_0_M_AXI_ARVALID),
        .m_axi_awaddr(axi_vip_0_M_AXI_AWADDR),
        .m_axi_awprot(axi_vip_0_M_AXI_AWPROT),
        .m_axi_awready(axi_vip_0_M_AXI_AWREADY),
        .m_axi_awvalid(axi_vip_0_M_AXI_AWVALID),
        .m_axi_bready(axi_vip_0_M_AXI_BREADY),
        .m_axi_bresp(axi_vip_0_M_AXI_BRESP),
        .m_axi_bvalid(axi_vip_0_M_AXI_BVALID),
        .m_axi_rdata(axi_vip_0_M_AXI_RDATA),
        .m_axi_rready(axi_vip_0_M_AXI_RREADY),
        .m_axi_rresp(axi_vip_0_M_AXI_RRESP),
        .m_axi_rvalid(axi_vip_0_M_AXI_RVALID),
        .m_axi_wdata(axi_vip_0_M_AXI_WDATA),
        .m_axi_wready(axi_vip_0_M_AXI_WREADY),
        .m_axi_wstrb(axi_vip_0_M_AXI_WSTRB),
        .m_axi_wvalid(axi_vip_0_M_AXI_WVALID));
endmodule
