// Seed: 384298762
`timescale 1ps / 1 ps
module module_0;
  reg   id_1;
  logic id_2;
  always @(1'b0 or posedge 1) begin
    id_0 <= id_1;
  end
endmodule
