# Semiconductor Packing

## Packing and Testing Flow Overiew
![Image](https://github.com/user-attachments/assets/6665e78b-c2cf-4b67-83fe-882c5c6faa7a)
### IC Packaging a Semiconductor Die
• Semiconductor Die is sensitive and vulnerable to various environmental factors if not taken care will impact the functionality of IC         
• By enclosing the semiconductor die, IC packaging provides
Environmental protection
Thermal Management 
Electrical Connectivity and other benefits

1. Die Protection

2. Electrical Interconnection

3. Thermal Management 

## LAB1 - STM32F103X Thermal Simulation Using ANSYS-ICEPAK

### Requirement Details - VFQFPN36 Package
![Image](https://github.com/user-attachments/assets/2e318e47-6030-40ba-b4f1-ea276dc8196c)

VFQFPN36 - 36-pin, 6x6 mm, 0.5 mm pitch very thin profile fine pitch
quad flat package outline

![Image](https://github.com/user-attachments/assets/e8d42817-9458-45ef-a290-eaa93afdbe08)

VFQFPN36 - 36-pin, 6x6 mm, 0.5 mm pitch very thin profile fine pitch
quad flat package mechanical data

![Image](https://github.com/user-attachments/assets/59548a88-01bc-4f8a-9c18-daaafb8888cc)

All values in 'mm'

VFQFPN36 - 36-pin, 6x6 mm, 0.5 mm pitch very thin profile fine pitch
quad flat package recommended footprint

![Image](https://github.com/user-attachments/assets/a3f28ea4-d08d-4917-920a-fa4a11b498c2)

General Operating Conditions - 1000mW => 1 watt Power

## Ansys Tool EDT

![Image](https://github.com/user-attachments/assets/80bd5a67-ce5a-4720-abe0-542393c8d3ac)
![Image](https://github.com/user-attachments/assets/a861fad3-d5db-4e31-9c33-07eb210e816c)
![Image](https://github.com/user-attachments/assets/d5155339-47cd-4391-aa9f-cebe1cac0a36)
![Image](https://github.com/user-attachments/assets/8e0cbd2a-77b5-4d6d-a4d2-9d7f432e02cb)
![Image](https://github.com/user-attachments/assets/feecb1d6-48dd-4b45-8413-392a93ce8952)

## Ansys Thermal Simulation

### QFN Chip creation from ANSYS ICEPAK Tool  

QFN Dimensions requirement as per STM32F103X (36 leads)

![Image](https://github.com/user-attachments/assets/3774cc81-d879-4302-8a12-21f44c01e14e)

QFN Leads requirement as per STM32F103X

![Image](https://github.com/user-attachments/assets/b313515b-011c-49a0-9c08-e472f90ac71c)

QFN Die requirement as per STM32F103X

![Image](https://github.com/user-attachments/assets/4cbbde89-293c-4701-b089-39d163d6fe95)

QFN Bondwire requirement as per STM32F103X

![Image](https://github.com/user-attachments/assets/ca989755-6583-40c6-ae88-b6379e14cbbc)

Ansys EDT ICEPACK tool - QFN Generated Model  

![Image](https://github.com/user-attachments/assets/df42313b-1cd6-463e-baab-6b7338998760)
