## PLD

### PROM   与阵列固定，门阵列可编程

一次可编程只读存储器

### PLA		与阵列或阵列可编程

可编程逻辑阵列

**举例**

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231219020518592.png" alt="image-20231219020518592" style="zoom:33%;" />

**例二**

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231219020548142.png" alt="image-20231219020548142" style="zoom:33%;" />

左边16位对应右边横排数量，与阵列转换为10进制，然后右边转换位格林码



### PAL	与阵列可编程，或阵列固定 

可编程阵列逻辑

### GAL  	与阵列可编程，或阵列固定 （内部包含逻辑宏单元）触发器

通用逻辑阵列

### FPGA---现场可编程门阵列

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231219020855049.png" alt="image-20231219020855049" style="zoom:33%;" />



#### clb

![image-20231219021127144](C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231219021127144.png)

#### io

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231219021039493.png" alt="image-20231219021039493" style="zoom:33%;" />

#### psm

![image-20231219021112153](C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231219021112153.png)



## 数字系统

### 定义

基本由控制器，处理器，存储器，寄存器，输入输出接口等构成

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231215150400504.png" alt="image-20231215150400504" style="zoom:50%;" />

### 处理器

#### ALU

算数逻辑运算单元 （Arithmetic Logic Unit）

#### 举例

全加器，全减器等等等等







### 寄存器堆

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231215150504549.png" alt="image-20231215150504549" style="zoom:50%;" />

#### 寄存器队列

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231218150008124.png" alt="image-20231218150008124" style="zoom:33%;" />

#### 寄存器堆栈

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231218150019089.png" alt="image-20231218150019089" style="zoom: 33%;" />



## 存储器

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231215150543543.png" alt="image-20231215150543543" style="zoom:50%;" />

### ROM

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231218213925630.png" alt="image-20231218213925630" style="zoom:50%;" />



#### rom举例

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231218214111103.png" alt="image-20231218214111103" style="zoom: 50%;" />

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231219015243508.png" alt="image-20231219015243508" style="zoom:33%;" />

#### rom存储容量

m*n即为其存储容量----地址总数（字）×每个地址存储的有效位数（位） 

##### rom容量扩展

###### 字扩展    



###### 位扩展

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231219015353639.png" alt="image-20231219015353639" style="zoom:33%;" />

###### 容量扩展

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231219020239812.png" alt="image-20231219020239812" style="zoom:33%;" />

#### 可编程rom

##### PROM

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231219020350360.png" alt="image-20231219020350360" style="zoom:33%;" />





##### EPROM 光擦除可编程只读存储器

##### EEPROM	

### FLASH--闪存

### RAM



<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231218150126887.png" alt="image-20231218150126887" style="zoom:50%;" />



#### SRAM--mos





<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231218150753939.png" alt="image-20231218150753939" style="zoom:50%;" />

#### DRAM--mos















### 

















### 数字周期

![image-20231215154415140](C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231215154415140.png)

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231215154419530.png" alt="image-20231215154419530" style="zoom:50%;" />

## 数据通路

线性链接形成的数据传送路径称为数据通路

### 单向总线   

始端和终端固定不变

### 双向总线	

可以双向传递

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231215154315429.png" alt="image-20231215154315429" style="zoom:50%;" />













## 算法流程图

### 状态框

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231215154119353.png" alt="image-20231215154119353" style="zoom:67%;" />



### 分支框

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231215154149566.png" alt="image-20231215154149566" style="zoom:50%;" />

### 条件输出框

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231215154214520.png" alt="image-20231215154214520" style="zoom:67%;" />



### 状态单元

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231215154232883.png" alt="image-20231215154232883" style="zoom:67%;" />







## 设计控制器



#### 状态发生电路

按照给定的ASM图构造一个电路

#### 计数器型控制器

n个触发器进行编码，可以构成2^n个状态

判断有几个状态



#### 举例



##### 设计累加器

![image-20231215152032306](C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231215152032306.png)



<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231215154920206.png" alt="image-20231215154920206" style="zoom:50%;" />

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231215155110893.png" alt="image-20231215155110893" style="zoom:50%;" />

CLR和ADD为电位控制信号  

持续时间应该与状态周期T相同  T=T1+T2   计数器状态变化发生在	T1，控制信号在T2



##### 设计下图计数器型控制器

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231215161054694.png" alt="image-20231215161054694" style="zoom:50%;" />

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231215162003423.png" alt="image-20231215162003423" style="zoom:50%;" />







##### 多路选择器

<img src="C:\Users\Tayhirro\AppData\Roaming\Typora\typora-user-images\image-20231218151556359.png" alt="image-20231218151556359" style="zoom:50%;" />

