// Seed: 3173795147
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_4, id_5;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  parameter id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2;
  wire id_1, id_2, id_3;
  assign module_3.id_10 = 0;
endmodule
module module_3 (
    output tri0 id_0,
    input supply0 void id_1,
    input tri0 id_2,
    output tri1 id_3,
    input wand id_4,
    input wor id_5,
    input tri1 id_6,
    input wand id_7,
    input wand id_8,
    output uwire id_9,
    input wand id_10,
    input tri1 id_11,
    input wor id_12,
    input wire id_13
);
  module_2 modCall_1 ();
endmodule
