{"hands_on_practices": [{"introduction": "Mastering the biasing of a D-MOSFET is a crucial first step. This initial practice focuses on the self-bias configuration, a simple yet effective method to establish a stable operating point. Here, we will tackle a common design challenge: determining the value of the source resistor ($R_S$) needed to set a specific quiescent drain current ($I_{DQ}$). This exercise [@problem_id:1296982] will strengthen your ability to manipulate the Shockley equation and apply it to a practical design scenario.", "problem": "A crucial component of a signal conditioning unit for a low-frequency sensor is a stable amplifier stage. This stage is designed using an n-channel depletion-type Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) in a self-bias configuration. In this circuit, the gate is held at ground potential, and a source resistor, $R_S$, is connected between the source terminal and ground. The drain current, $I_D$, for a depletion-type MOSFET in the saturation region is governed by the Shockley equation: $I_D = I_{DSS} \\left(1 - \\frac{V_{GS}}{V_P}\\right)^2$, where $V_{GS}$ is the gate-to-source voltage.\n\nThe specific MOSFET selected for this design has a maximum drain-to-source current with the gate shorted to the source ($I_{DSS}$) of $12.0 \\text{ mA}$ and a pinch-off voltage ($V_P$) of $-4.0 \\text{ V}$. To ensure linear operation for the expected input signal range, the circuit must be biased to have a quiescent drain current ($I_{DQ}$) of exactly $4.5 \\text{ mA}$.\n\nCalculate the value of the source resistor $R_S$ required to establish this quiescent operating point. Express your answer in ohms ($\\Omega$). Round your final answer to three significant figures.", "solution": "For an n-channel depletion-type MOSFET in self-bias with the gate at ground, the source is raised above ground by the source resistor, so the gate-to-source voltage is\n$$\nV_{GS} = V_{G} - V_{S} = 0 - I_{D} R_{S} = - I_{D} R_{S}.\n$$\nIn saturation, the Shockley equation is\n$$\nI_{D} = I_{DSS} \\left(1 - \\frac{V_{GS}}{V_{P}}\\right)^{2}.\n$$\nSolving symbolically for $V_{GS}$ in terms of $I_{D}$:\n$$\n\\frac{I_{D}}{I_{DSS}} = \\left(1 - \\frac{V_{GS}}{V_{P}}\\right)^{2}\n\\quad\\Rightarrow\\quad\n1 - \\frac{V_{GS}}{V_{P}} = \\sqrt{\\frac{I_{D}}{I_{DSS}}}.\n$$\nThe positive square root is taken because for a depletion MOSFET biased with $V_{GS}0$ to obtain $I_{D}I_{DSS}$, the factor $1 - V_{GS}/V_{P}$ remains positive and less than unity. Hence,\n$$\nV_{GS} = V_{P} \\left(1 - \\sqrt{\\frac{I_{D}}{I_{DSS}}}\\right).\n$$\nEquate this with the self-bias relation $V_{GS} = - I_{D} R_{S}$ and solve for $R_{S}$:\n$$\n- I_{D} R_{S} = V_{P} \\left(1 - \\sqrt{\\frac{I_{D}}{I_{DSS}}}\\right)\n\\quad\\Rightarrow\\quad\nR_{S} = - \\frac{V_{P}}{I_{D}} \\left(1 - \\sqrt{\\frac{I_{D}}{I_{DSS}}}\\right).\n$$\nAt the quiescent point, set $I_{D} = I_{DQ}$ and substitute the given values $I_{DQ} = 4.5 \\times 10^{-3}$, $I_{DSS} = 12.0 \\times 10^{-3}$, and $V_{P} = -4.0$:\n$$\nR_{S} = - \\frac{-4.0}{4.5 \\times 10^{-3}} \\left(1 - \\sqrt{\\frac{4.5 \\times 10^{-3}}{12.0 \\times 10^{-3}}}\\right)\n= \\frac{4.0}{4.5 \\times 10^{-3}} \\left(1 - \\sqrt{\\frac{3}{8}}\\right).\n$$\nCompute the numeric factor:\n$$\n\\sqrt{\\frac{3}{8}} \\approx 0.612372,\\quad\n1 - \\sqrt{\\frac{3}{8}} \\approx 0.387628,\\quad\n\\frac{4.0}{4.5 \\times 10^{-3}} \\approx 8.888888 \\times 10^{2}.\n$$\nThus,\n$$\nR_{S} \\approx (8.888888 \\times 10^{2}) \\times 0.387628 \\approx 3.44558 \\times 10^{2}.\n$$\nRounded to three significant figures,\n$$\nR_{S} \\approx 345.\n$$", "answer": "$$\\boxed{345}$$", "id": "1296982"}, {"introduction": "While self-biasing is straightforward, the voltage-divider bias configuration offers superior stability against variations in transistor parameters. This next exercise [@problem_id:1296970] moves to this more robust and widely used circuit topology. Your task will be to analyze the circuit to find its quiescent operating point ($I_{DQ}$ and $V_{DSQ}$), which requires calculating the gate voltage set by the divider and solving the complete biasing equation.", "problem": "An n-channel depletion-type Metal-Oxide-Semiconductor Field-Effect Transistor (D-MOSFET) is used in a voltage-divider bias configuration for a small-signal amplifier circuit. The circuit has a DC supply voltage of $V_{DD} = 18 \\text{ V}$. The resistors in the biasing network are $R_1 = 12 \\text{ M}\\Omega$ and $R_2 = 4 \\text{ M}\\Omega$. The drain resistor is $R_D = 1.5 \\text{ k}\\Omega$ and the source resistor is $R_S = 1.2 \\text{ k}\\Omega$. The D-MOSFET itself is characterized by a saturation drain current of $I_{DSS} = 10 \\text{ mA}$ and a pinch-off voltage (also known as gate-source cutoff voltage) of $V_{GS(off)} = -4 \\text{ V}$.\n\nAssuming the transistor operates in its expected region, determine the quiescent drain current $I_{DQ}$ and the quiescent drain-to-source voltage $V_{DSQ}$ for the D-MOSFET. Express the drain current in milliamperes (mA) and the drain-to-source voltage in volts (V). Present them as a row matrix $\\begin{pmatrix} I_{DQ}  V_{DSQ} \\end{pmatrix}$. Round your final answers to three significant figures.", "solution": "For an n-channel depletion MOSFET biased by a resistive divider, assume negligible gate current so the gate voltage is set by the divider. The depletion MOSFET in saturation (constant-current) region is described by the Shockley relation\n$$\nI_{D}=I_{DSS}\\left(1-\\frac{V_{GS}}{V_{GS(off)}}\\right)^{2}.\n$$\nWith divider resistors $R_{1}$ from $V_{DD}$ to gate and $R_{2}$ from gate to ground, the gate voltage is\n$$\nV_{G}=\\frac{R_{2}}{R_{1}+R_{2}}V_{DD}.\n$$\nThe source voltage is $V_{S}=I_{D}R_{S}$, so $V_{GS}=V_{G}-V_{S}=V_{G}-I_{D}R_{S}$. Substituting into the Shockley equation gives the self-bias equation for $I_{D}$:\n$$\nI_{D}=I_{DSS}\\left(1-\\frac{V_{G}-I_{D}R_{S}}{V_{GS(off)}}\\right)^{2}.\n$$\nInsert the given values $V_{DD}=18$, $R_{1}=12\\times 10^{6}$, $R_{2}=4\\times 10^{6}$, $R_{D}=1.5\\times 10^{3}$, $R_{S}=1.2\\times 10^{3}$, $I_{DSS}=10\\times 10^{-3}$, $V_{GS(off)}=-4$:\n$$\nV_{G}=\\frac{4\\times 10^{6}}{12\\times 10^{6}+4\\times 10^{6}}\\cdot 18=4.5,\n$$\nso\n$$\nI_{D}=0.01\\left(1-\\frac{4.5-1200\\,I_{D}}{-4}\\right)^{2}\n=0.01\\left(1+\\frac{4.5-1200\\,I_{D}}{4}\\right)^{2}\n=0.01\\left(2.125-300\\,I_{D}\\right)^{2}.\n$$\nLet $x=I_{D}$. Then\n$$\nx=0.01\\left(2.125-300x\\right)^{2}\n=0.01\\left(4.515625-1275x+90000x^{2}\\right),\n$$\nwhich yields the quadratic\n$$\n900x^{2}-13.75x+0.04515625=0.\n$$\nSolving,\n$$\nx=\\frac{13.75\\pm\\sqrt{13.75^{2}-4\\cdot 900\\cdot 0.04515625}}{2\\cdot 900}\n=\\frac{13.75\\pm\\sqrt{26.5}}{1800}.\n$$\nThe two mathematical roots are $I_{D}\\approx 4.78\\times 10^{-3}$ and $I_{D}\\approx 1.05\\times 10^{-2}$ amperes. The larger root implies $V_{GS}$ more negative than $V_{GS(off)}$ and even $V_{DS}0$, which is nonphysical; hence reject it. The physically valid quiescent current is\n$$\nI_{DQ}\\approx 4.78\\times 10^{-3}\\ \\text{A} = 4.78\\ \\text{mA}.\n$$\nNow compute the quiescent drain-source voltage. Using $V_{DS}=V_{DD}-I_{D}(R_{D}+R_{S})$,\n$$\nV_{DSQ}=18-0.00478\\,(1500+1200)\\approx 18-0.00478\\cdot 2700\\approx 5.10\\ \\text{V}.\n$$\nCheck saturation condition for a JFET/D-MOSFET model: $V_{DS}\\geq V_{GS}-V_{GS(off)}$. With $V_{GS}=V_{G}-I_{D}R_{S}\\approx 4.5-0.00478\\cdot 1200\\approx -1.23$ and $V_{GS(off)}=-4$, we have $V_{GS}-V_{GS(off)}\\approx 2.77$, and $V_{DSQ}\\approx 5.102.77$, so operation in saturation is consistent.", "answer": "$$\\boxed{\\begin{pmatrix} 4.78  5.10 \\end{pmatrix}}$$", "id": "1296970"}, {"introduction": "A successful circuit design goes beyond simply calculating a single Q-point; it must also ensure the transistor operates correctly under all specified conditions. This final practice [@problem_id:1296994] introduces this vital concept by incorporating practical design constraints. You will determine the permissible range for a drain resistor ($R_D$) that not only maintains a desired output voltage level but also guarantees the D-MOSFET remains in the saturation region, a critical requirement for linear amplification.", "problem": "An engineer is designing a biasing circuit for an n-channel depletion-type Metal-Oxide-Semiconductor Field-Effect Transistor (D-MOSFET). The circuit uses a self-bias configuration with a drain supply voltage $V_{DD}$, a drain resistor $R_D$, a source resistor $R_S$, and a large gate resistor $R_G$ connected to ground.\n\nThe specific D-MOSFET used has a drain saturation current of $I_{DSS} = 8.00 \\text{ mA}$ and a pinch-off voltage of $V_P = -4.00 \\text{ V}$. The circuit is powered by a supply voltage of $V_{DD} = 15.0 \\text{ V}$. The chosen source resistor is $R_S = 750 \\ \\Omega$. The gate resistor $R_G$ is sufficiently large that you can assume no DC current flows into the gate, and thus the DC gate voltage is 0 V.\n\nFor the D-MOSFET to function correctly within a larger system, two conditions must be met simultaneously:\n1. The transistor must operate in the saturation region.\n2. The DC voltage at the drain terminal, $V_D$, must be maintained in the range $9.00 \\text{ V} \\le V_D \\le 12.0 \\text{ V}$.\n\nDetermine the permissible range of values for the drain resistor $R_D$ that satisfies both of these conditions. Provide the minimum and maximum values of this range, $R_{D,min}$ and $R_{D,max}$.\n\nExpress your final answers for $R_{D,min}$ and $R_{D,max}$ in kilo-ohms ($k\\Omega$), rounded to three significant figures. Present them as a row matrix $\\begin{pmatrix} R_{D,min}  R_{D,max} \\end{pmatrix}$.", "solution": "Because the gate draws no DC current, the gate voltage is $V_{G}=0$. With a source resistor $R_{S}$, the source voltage is $V_{S}=I_{D}R_{S}$, so the gate-source voltage is\n$$\nV_{GS}=V_{G}-V_{S}=-I_{D}R_{S}.\n$$\nIn saturation (pinch-off) the depletion-type MOSFET follows the Shockley form\n$$\nI_{D}=I_{DSS}\\left(1-\\frac{V_{GS}}{V_{P}}\\right)^{2},\n$$\nwith $V_{P}0$. Substituting $V_{GS}=-I_{D}R_{S}$ and writing $|V_{P}|=-V_{P}$ gives\n$$\nI_{D}=I_{DSS}\\left(1-\\frac{I_{D}R_{S}}{|V_{P}|}\\right)^{2}.\n$$\nDefine $a=\\frac{R_{S}}{|V_{P}|}$. Then\n$$\nI_{D}=I_{DSS}(1-a I_{D})^{2}.\n$$\nExpanding and rearranging yields a quadratic in $I_{D}$:\n$$\na^{2}I_{DSS}I_{D}^{2}-(2a I_{DSS}+1)I_{D}+I_{DSS}=0,\n$$\nwhose physically valid solution (the one that reduces to $I_{D}\\to I_{DSS}$ as $a\\to 0$) is\n$$\nI_{D}=\\frac{(2a I_{DSS}+1)-\\sqrt{1+4a I_{DSS}}}{2a^{2}I_{DSS}},\\quad a=\\frac{R_{S}}{|V_{P}|}.\n$$\nWith $I_{DSS}=8.00\\times 10^{-3}$ A, $V_{P}=-4.00$ V, and $R_{S}=750$ ohms, one has $a=\\frac{750}{4.00}=187.5$ and thus $2a I_{DSS}=3$ and $1+4a I_{DSS}=7$. Therefore\n$$\nI_{D}=\\frac{4-\\sqrt{7}}{2\\cdot 187.5^{2}\\cdot 8.00\\times 10^{-3}}=\\frac{0.016}{9}\\left(4-\\sqrt{7}\\right)\\ \\text{A}\\approx 2.407553\\times 10^{-3}\\ \\text{A}.\n$$\nThe drain voltage is $V_{D}=V_{DD}-I_{D}R_{D}$. The required range $9.00\\ \\text{V}\\le V_{D}\\le 12.0\\ \\text{V}$ gives\n$$\n9\\le V_{DD}-I_{D}R_{D}\\le 12\\ \\Rightarrow\\ V_{DD}-12\\le I_{D}R_{D}\\le V_{DD}-9.\n$$\nWith $V_{DD}=15.0$ V, this is\n$$\n3\\le I_{D}R_{D}\\le 6\\ \\Rightarrow\\ \\frac{3}{I_{D}}\\le R_{D}\\le \\frac{6}{I_{D}}.\n$$\nThe saturation-region condition is $V_{DS}\\ge V_{GS}-V_{P}$. Using $V_{DS}=V_{DD}-I_{D}(R_{D}+R_{S})$ and $V_{GS}=-I_{D}R_{S}$, this simplifies to\n$$\nV_{DD}-I_{D}(R_{D}+R_{S})\\ge -I_{D}R_{S}-V_{P}\\ \\Rightarrow\\ V_{DD}\\ge I_{D}R_{D}-V_{P}\\ \\Rightarrow\\ I_{D}R_{D}\\le V_{DD}+V_{P}.\n$$\nNumerically, $V_{DD}+V_{P}=15.0+(-4.00)=11.0$ V. Since the drain-voltage window already enforces $I_{D}R_{D}\\le 6$ V, the saturation condition is automatically satisfied over the entire range found above.\n\nTherefore,\n$$\nR_{D,\\min}=\\frac{3}{I_{D}},\\quad R_{D,\\max}=\\frac{6}{I_{D}},\n$$\nwith $I_{D}\\approx 2.407553\\times 10^{-3}$ A, yielding\n$$\nR_{D,\\min}\\approx 1.24687\\ \\text{k}\\Omega,\\quad R_{D,\\max}\\approx 2.49373\\ \\text{k}\\Omega.\n$$\nRounded to three significant figures in kilo-ohms, the permissible range is\n$$\n\\begin{pmatrix}1.25  2.49\\end{pmatrix}.\n$$", "answer": "$$\\boxed{\\begin{pmatrix}1.25  2.49\\end{pmatrix}}$$", "id": "1296994"}]}