// Seed: 23592056
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wor id_1;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd81,
    parameter id_6 = 32'd87
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9[id_6==~id_2 : 1],
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output logic [7:0] id_9;
  input wire id_8;
  inout wire id_7;
  input wire _id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire _id_2;
  output wire id_1;
  logic [1 : 1 'h0] id_18;
  logic [7:0][1] id_19 = id_4;
  module_0 modCall_1 (
      id_5,
      id_12,
      id_19,
      id_4,
      id_3,
      id_3
  );
endmodule
