name: hdlconvertor_p707
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p707.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 0

module generic_decoder (
	A,
	Y
);
	parameter num_code_bits = 3;
	localparam num_out_bits = (1 << num_code_bits);
	input [(num_code_bits - 1):0] A;
	output wire [(num_out_bits - 1):0] Y;
endmodule
