# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_questao3.srcs/sources_1/new/FSM_MOORE_Y1_Y2.vhd" \
"../../../../project_questao3.srcs/sources_1/new/Testbench.vhd" \

# Do not sort compile order
nosort
