{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713557017077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713557017077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 17:03:37 2024 " "Processing started: Fri Apr 19 17:03:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713557017077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557017077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AP9 -c AP9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off AP9 -c AP9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557017077 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713557017628 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713557017628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-main " "Found design unit 1: cpu-main" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025691 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557025691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ap9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ap9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AP9 " "Found entity 1: AP9" {  } { { "AP9.bdf" "" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/AP9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557025692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_rom0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025694 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_rom0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557025694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_drawer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file text_drawer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEXT_DRAWER-main " "Found design unit 1: TEXT_DRAWER-main" {  } { { "TEXT_DRAWER.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/TEXT_DRAWER.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025695 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEXT_DRAWER " "Found entity 1: TEXT_DRAWER" {  } { { "TEXT_DRAWER.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/TEXT_DRAWER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557025695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_mod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_mod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_MOD " "Found entity 1: VGA_MOD" {  } { { "VGA_MOD.bdf" "" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/VGA_MOD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557025696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-main " "Found design unit 1: VGA_SYNC-main" {  } { { "vga_sync.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/vga_sync.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025698 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557025698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kb_ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kb_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KB_ASCII-main " "Found design unit 1: KB_ASCII-main" {  } { { "KB_ASCII.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/KB_ASCII.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025699 ""} { "Info" "ISGN_ENTITY_NAME" "1 KB_ASCII " "Found entity 1: KB_ASCII" {  } { { "KB_ASCII.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/KB_ASCII.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557025699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_2_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_2_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_2_7seg-main " "Found design unit 1: hex_2_7seg-main" {  } { { "hex_2_7seg.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/hex_2_7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025701 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_2_7seg " "Found entity 1: hex_2_7seg" {  } { { "hex_2_7seg.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/hex_2_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557025701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_MOD-main " "Found design unit 1: LCD_MOD-main" {  } { { "LCD_MOD.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/LCD_MOD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025702 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_MOD " "Found entity 1: LCD_MOD" {  } { { "LCD_MOD.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/LCD_MOD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557025702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ascii_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASCII_CONV-main " "Found design unit 1: ASCII_CONV-main" {  } { { "ASCII_CONV.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/ASCII_CONV.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025704 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASCII_CONV " "Found entity 1: ASCII_CONV" {  } { { "ASCII_CONV.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/ASCII_CONV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557025704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/RAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025705 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557025705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pos_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pos_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 POS_CONV-main " "Found design unit 1: POS_CONV-main" {  } { { "POS_CONV.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/POS_CONV.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025706 ""} { "Info" "ISGN_ENTITY_NAME" "1 POS_CONV " "Found entity 1: POS_CONV" {  } { { "POS_CONV.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/POS_CONV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557025706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyviewer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyviewer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyviewer-behav " "Found design unit 1: keyviewer-behav" {  } { { "keyviewer.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/keyviewer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025708 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyviewer " "Found entity 1: keyviewer" {  } { { "keyviewer.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/keyviewer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557025708 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AP9 " "Elaborating entity \"AP9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713557025842 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "LEDR\[8..1\] " "Not all bits in bus \"LEDR\[8..1\]\" are used" {  } { { "AP9.bdf" "" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/AP9.bdf" { { 72 -192 -16 88 "LEDR\[8\]" "" } { 616 840 1016 632 "LEDR\[3\]" "" } { 640 840 1016 656 "LEDR\[4\]" "" } { 664 840 1016 680 "LEDR\[5\]" "" } { 440 536 712 456 "LEDR\[1\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1713557025842 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[9..0\] " "Not all bits in bus \"SW\[9..0\]\" are used" {  } { { "AP9.bdf" "" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/AP9.bdf" { { 336 -288 -120 352 "SW\[2..0\]" "" } { 96 -432 -264 112 "SW\[8\]" "" } { -16 -456 -288 0 "SW\[9\]" "" } { 928 -216 -48 944 "SW\[6\]" "" } { 968 -216 -48 984 "SW\[7\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1713557025843 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SW\[6\] " "Pin \"SW\[6\]\" not connected" {  } { { "AP9.bdf" "" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/AP9.bdf" { { 928 -216 -48 944 "SW\[6\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1713557025843 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SW\[7\] " "Pin \"SW\[7\]\" not connected" {  } { { "AP9.bdf" "" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/AP9.bdf" { { 968 -216 -48 984 "SW\[7\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1713557025843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_MOD VGA_MOD:inst " "Elaborating entity \"VGA_MOD\" for hierarchy \"VGA_MOD:inst\"" {  } { { "AP9.bdf" "inst" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/AP9.bdf" { { -136 1240 1448 24 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557025843 ""}
{ "Warning" "WSGN_SEARCH_FILE" "video_filter.bdf 1 1 " "Using design file video_filter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_FILTER " "Found entity 1: VIDEO_FILTER" {  } { { "video_filter.bdf" "" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/video_filter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025853 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713557025853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_FILTER VGA_MOD:inst\|VIDEO_FILTER:inst8 " "Elaborating entity \"VIDEO_FILTER\" for hierarchy \"VGA_MOD:inst\|VIDEO_FILTER:inst8\"" {  } { { "VGA_MOD.bdf" "inst8" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/VGA_MOD.bdf" { { 144 1592 1688 304 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557025853 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff0.vhd 2 1 " "Using design file lpm_dff0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff0-SYN " "Found design unit 1: lpm_dff0-SYN" {  } { { "lpm_dff0.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_dff0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025863 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Found entity 1: lpm_dff0" {  } { { "lpm_dff0.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_dff0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025863 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713557025863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff0 VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1 " "Elaborating entity \"lpm_dff0\" for hierarchy \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\"" {  } { { "video_filter.bdf" "inst1" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/video_filter.bdf" { { 240 480 624 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557025863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.vhd" "lpm_ff_component" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_dff0.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557025881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_dff0.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557025881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557025882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557025882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557025882 ""}  } { { "lpm_dff0.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_dff0.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713557025882 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff2.vhd 2 1 " "Using design file lpm_dff2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff2-SYN " "Found design unit 1: lpm_dff2-SYN" {  } { { "lpm_dff2.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_dff2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025894 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff2 " "Found entity 1: lpm_dff2" {  } { { "lpm_dff2.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_dff2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025894 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713557025894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff2 VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4 " "Elaborating entity \"lpm_dff2\" for hierarchy \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\"" {  } { { "video_filter.bdf" "inst4" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/video_filter.bdf" { { 480 480 624 560 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557025894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.vhd" "lpm_ff_component" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_dff2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557025895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_dff2.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557025896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557025896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557025896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557025896 ""}  } { { "lpm_dff2.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_dff2.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713557025896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_MOD:inst\|VGA_SYNC:inst " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_MOD:inst\|VGA_SYNC:inst\"" {  } { { "VGA_MOD.bdf" "inst" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/VGA_MOD.bdf" { { 16 1400 1560 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557025900 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hcnt vga_sync.vhd(73) " "VHDL Process Statement warning at vga_sync.vhd(73): signal \"Hcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_sync.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/vga_sync.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713557025901 "|AP9|VGA_MOD:inst|VGA_SYNC:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vcnt vga_sync.vhd(73) " "VHDL Process Statement warning at vga_sync.vhd(73): signal \"Vcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_sync.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/vga_sync.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713557025901 "|AP9|VGA_MOD:inst|VGA_SYNC:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "color_bridge.vhd 2 1 " "Using design file color_bridge.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COLOR_BRIDGE-main " "Found design unit 1: COLOR_BRIDGE-main" {  } { { "color_bridge.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/color_bridge.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025911 ""} { "Info" "ISGN_ENTITY_NAME" "1 COLOR_BRIDGE " "Found entity 1: COLOR_BRIDGE" {  } { { "color_bridge.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/color_bridge.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025911 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713557025911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COLOR_BRIDGE VGA_MOD:inst\|COLOR_BRIDGE:inst1 " "Elaborating entity \"COLOR_BRIDGE\" for hierarchy \"VGA_MOD:inst\|COLOR_BRIDGE:inst1\"" {  } { { "VGA_MOD.bdf" "inst1" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/VGA_MOD.bdf" { { 176 1408 1560 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557025912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX VGA_MOD:inst\|BUSMUX:inst13 " "Elaborating entity \"BUSMUX\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst13\"" {  } { { "VGA_MOD.bdf" "inst13" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557025926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|BUSMUX:inst13 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst13\"" {  } { { "VGA_MOD.bdf" "" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557025926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|BUSMUX:inst13 " "Instantiated megafunction \"VGA_MOD:inst\|BUSMUX:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557025926 ""}  } { { "VGA_MOD.bdf" "" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713557025926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557025945 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000 VGA_MOD:inst\|BUSMUX:inst13 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000\", which is child of megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst13\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "VGA_MOD.bdf" "" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557025946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sjc " "Found entity 1: mux_sjc" {  } { { "db/mux_sjc.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/mux_sjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557025987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sjc VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000\|mux_sjc:auto_generated " "Elaborating entity \"mux_sjc\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000\|mux_sjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557025988 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ram_dq0.vhd 2 1 " "Using design file lpm_ram_dq0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq0-SYN " "Found design unit 1: lpm_ram_dq0-SYN" {  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_ram_dq0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025999 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_ram_dq0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557025999 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713557025999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 VGA_MOD:inst\|lpm_ram_dq0:inst3 " "Elaborating entity \"lpm_ram_dq0\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\"" {  } { { "VGA_MOD.bdf" "inst3" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/VGA_MOD.bdf" { { 168 1088 1248 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.vhd" "altsyncram_component" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_ram_dq0.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_ram_dq0.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file video_mem1.mif " "Parameter \"init_file\" = \"video_mem1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026032 ""}  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_ram_dq0.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713557026032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o1j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o1j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o1j1 " "Found entity 1: altsyncram_o1j1" {  } { { "db/altsyncram_o1j1.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/altsyncram_o1j1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557026076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o1j1 VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_o1j1:auto_generated " "Elaborating entity \"altsyncram_o1j1\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_o1j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557026119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_o1j1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_o1j1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_o1j1.tdf" "decode3" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/altsyncram_o1j1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557026157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_o1j1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_o1j1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_o1j1.tdf" "rden_decode" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/altsyncram_o1j1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pfb " "Found entity 1: mux_pfb" {  } { { "db/mux_pfb.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/mux_pfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557026197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pfb VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_o1j1:auto_generated\|mux_pfb:mux2 " "Elaborating entity \"mux_pfb\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_o1j1:auto_generated\|mux_pfb:mux2\"" {  } { { "db/altsyncram_o1j1.tdf" "mux2" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/altsyncram_o1j1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026197 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demux.bdf 1 1 " "Using design file demux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX " "Found entity 1: DEMUX" {  } { { "demux.bdf" "" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/demux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026211 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713557026211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX VGA_MOD:inst\|DEMUX:inst18 " "Elaborating entity \"DEMUX\" for hierarchy \"VGA_MOD:inst\|DEMUX:inst18\"" {  } { { "VGA_MOD.bdf" "inst18" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/VGA_MOD.bdf" { { 232 936 1048 328 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026211 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fifo0.vhd 2 1 " "Using design file fifo0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo0-SYN " "Found design unit 1: fifo0-SYN" {  } { { "fifo0.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/fifo0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026225 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo0 " "Found entity 1: fifo0" {  } { { "fifo0.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/fifo0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026225 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713557026225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo0 VGA_MOD:inst\|fifo0:inst7 " "Elaborating entity \"fifo0\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\"" {  } { { "VGA_MOD.bdf" "inst7" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/VGA_MOD.bdf" { { 272 456 616 408 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\"" {  } { { "fifo0.vhd" "scfifo_component" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/fifo0.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\"" {  } { { "fifo0.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/fifo0.vhd" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component " "Instantiated megafunction \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026436 ""}  } { { "fifo0.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/fifo0.vhd" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713557026436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2491 " "Found entity 1: scfifo_2491" {  } { { "db/scfifo_2491.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/scfifo_2491.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557026474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2491 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_2491:auto_generated " "Elaborating entity \"scfifo_2491\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_2491:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9a91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9a91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9a91 " "Found entity 1: a_dpfifo_9a91" {  } { { "db/a_dpfifo_9a91.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/a_dpfifo_9a91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557026485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9a91 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_2491:auto_generated\|a_dpfifo_9a91:dpfifo " "Elaborating entity \"a_dpfifo_9a91\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_2491:auto_generated\|a_dpfifo_9a91:dpfifo\"" {  } { { "db/scfifo_2491.tdf" "dpfifo" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/scfifo_2491.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fqn1 " "Found entity 1: altsyncram_fqn1" {  } { { "db/altsyncram_fqn1.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/altsyncram_fqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557026529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fqn1 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_2491:auto_generated\|a_dpfifo_9a91:dpfifo\|altsyncram_fqn1:FIFOram " "Elaborating entity \"altsyncram_fqn1\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_2491:auto_generated\|a_dpfifo_9a91:dpfifo\|altsyncram_fqn1:FIFOram\"" {  } { { "db/a_dpfifo_9a91.tdf" "FIFOram" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/a_dpfifo_9a91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_im8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_im8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_im8 " "Found entity 1: cmpr_im8" {  } { { "db/cmpr_im8.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/cmpr_im8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557026570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_im8 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_2491:auto_generated\|a_dpfifo_9a91:dpfifo\|cmpr_im8:almost_full_comparer " "Elaborating entity \"cmpr_im8\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_2491:auto_generated\|a_dpfifo_9a91:dpfifo\|cmpr_im8:almost_full_comparer\"" {  } { { "db/a_dpfifo_9a91.tdf" "almost_full_comparer" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/a_dpfifo_9a91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_im8 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_2491:auto_generated\|a_dpfifo_9a91:dpfifo\|cmpr_im8:three_comparison " "Elaborating entity \"cmpr_im8\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_2491:auto_generated\|a_dpfifo_9a91:dpfifo\|cmpr_im8:three_comparison\"" {  } { { "db/a_dpfifo_9a91.tdf" "three_comparison" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/a_dpfifo_9a91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vhb " "Found entity 1: cntr_vhb" {  } { { "db/cntr_vhb.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/cntr_vhb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557026611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vhb VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_2491:auto_generated\|a_dpfifo_9a91:dpfifo\|cntr_vhb:rd_ptr_msb " "Elaborating entity \"cntr_vhb\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_2491:auto_generated\|a_dpfifo_9a91:dpfifo\|cntr_vhb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_9a91.tdf" "rd_ptr_msb" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/a_dpfifo_9a91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ci7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ci7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ci7 " "Found entity 1: cntr_ci7" {  } { { "db/cntr_ci7.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/cntr_ci7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557026653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ci7 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_2491:auto_generated\|a_dpfifo_9a91:dpfifo\|cntr_ci7:usedw_counter " "Elaborating entity \"cntr_ci7\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_2491:auto_generated\|a_dpfifo_9a91:dpfifo\|cntr_ci7:usedw_counter\"" {  } { { "db/a_dpfifo_9a91.tdf" "usedw_counter" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/a_dpfifo_9a91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ib " "Found entity 1: cntr_0ib" {  } { { "db/cntr_0ib.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/cntr_0ib.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557026693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ib VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_2491:auto_generated\|a_dpfifo_9a91:dpfifo\|cntr_0ib:wr_ptr " "Elaborating entity \"cntr_0ib\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_2491:auto_generated\|a_dpfifo_9a91:dpfifo\|cntr_0ib:wr_ptr\"" {  } { { "db/a_dpfifo_9a91.tdf" "wr_ptr" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/a_dpfifo_9a91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX VGA_MOD:inst\|BUSMUX:inst15 " "Elaborating entity \"BUSMUX\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst15\"" {  } { { "VGA_MOD.bdf" "inst15" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|BUSMUX:inst15 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst15\"" {  } { { "VGA_MOD.bdf" "" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|BUSMUX:inst15 " "Instantiated megafunction \"VGA_MOD:inst\|BUSMUX:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026697 ""}  } { { "VGA_MOD.bdf" "" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713557026697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026700 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000 VGA_MOD:inst\|BUSMUX:inst15 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000\", which is child of megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst15\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "VGA_MOD.bdf" "" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/mux_flc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557026738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_flc VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000\|mux_flc:auto_generated " "Elaborating entity \"mux_flc\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000\|mux_flc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026739 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ram_dq1.vhd 2 1 " "Using design file lpm_ram_dq1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq1-SYN " "Found design unit 1: lpm_ram_dq1-SYN" {  } { { "lpm_ram_dq1.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_ram_dq1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026750 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq1 " "Found entity 1: lpm_ram_dq1" {  } { { "lpm_ram_dq1.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_ram_dq1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026750 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713557026750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq1 VGA_MOD:inst\|lpm_ram_dq1:inst2 " "Elaborating entity \"lpm_ram_dq1\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\"" {  } { { "VGA_MOD.bdf" "inst2" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/VGA_MOD.bdf" { { 280 1088 1248 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq1.vhd" "altsyncram_component" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_ram_dq1.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq1.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_ram_dq1.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file video_mem2.mif " "Parameter \"init_file\" = \"video_mem2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026759 ""}  } { { "lpm_ram_dq1.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_ram_dq1.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713557026759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k1j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k1j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k1j1 " "Found entity 1: altsyncram_k1j1" {  } { { "db/altsyncram_k1j1.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/altsyncram_k1j1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557026801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k1j1 VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_k1j1:auto_generated " "Elaborating entity \"altsyncram_k1j1\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_k1j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557026842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_k1j1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_k1j1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_k1j1.tdf" "decode3" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/altsyncram_k1j1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557026883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_k1j1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_k1j1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_k1j1.tdf" "rden_decode" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/altsyncram_k1j1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hfb " "Found entity 1: mux_hfb" {  } { { "db/mux_hfb.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/mux_hfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557026926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hfb VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_k1j1:auto_generated\|mux_hfb:mux2 " "Elaborating entity \"mux_hfb\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_k1j1:auto_generated\|mux_hfb:mux2\"" {  } { { "db/altsyncram_k1j1.tdf" "mux2" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/altsyncram_k1j1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX VGA_MOD:inst\|BUSMUX:inst14 " "Elaborating entity \"BUSMUX\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst14\"" {  } { { "VGA_MOD.bdf" "inst14" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|BUSMUX:inst14 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst14\"" {  } { { "VGA_MOD.bdf" "" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|BUSMUX:inst14 " "Instantiated megafunction \"VGA_MOD:inst\|BUSMUX:inst14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 14 " "Parameter \"WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026929 ""}  } { { "VGA_MOD.bdf" "" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713557026929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026931 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000 VGA_MOD:inst\|BUSMUX:inst14 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000\", which is child of megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst14\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "VGA_MOD.bdf" "" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/mux_dlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557026971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dlc VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000\|mux_dlc:auto_generated " "Elaborating entity \"mux_dlc\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000\|mux_dlc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026971 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff1.vhd 2 1 " "Using design file lpm_dff1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff1-SYN " "Found design unit 1: lpm_dff1-SYN" {  } { { "lpm_dff1.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_dff1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026982 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff1 " "Found entity 1: lpm_dff1" {  } { { "lpm_dff1.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_dff1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557026982 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713557026982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff1 lpm_dff1:inst1 " "Elaborating entity \"lpm_dff1\" for hierarchy \"lpm_dff1:inst1\"" {  } { { "AP9.bdf" "inst1" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/AP9.bdf" { { -176 -64 80 -112 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff1:inst1\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff1:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.vhd" "lpm_ff_component" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_dff1.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff1:inst1\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"lpm_dff1:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_dff1.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff1:inst1\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"lpm_dff1:inst1\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype TFF " "Parameter \"lpm_fftype\" = \"TFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557026985 ""}  } { { "lpm_dff1.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_dff1.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713557026985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEXT_DRAWER TEXT_DRAWER:inst2 " "Elaborating entity \"TEXT_DRAWER\" for hierarchy \"TEXT_DRAWER:inst2\"" {  } { { "AP9.bdf" "inst2" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/AP9.bdf" { { -192 520 752 -16 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst12 " "Elaborating entity \"cpu\" for hierarchy \"cpu:inst12\"" {  } { { "AP9.bdf" "inst12" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/AP9.bdf" { { 160 472 680 368 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557026988 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FR cpu.vhd(751) " "VHDL Process Statement warning at cpu.vhd(751): signal \"FR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 751 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713557027010 "|AP9|cpu:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FR cpu.vhd(760) " "VHDL Process Statement warning at cpu.vhd(760): signal \"FR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 760 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713557027010 "|AP9|cpu:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FR cpu.vhd(761) " "VHDL Process Statement warning at cpu.vhd(761): signal \"FR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 761 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713557027011 "|AP9|cpu:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result cpu.vhd(838) " "VHDL Process Statement warning at cpu.vhd(838): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 838 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713557027013 "|AP9|cpu:inst12"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result cpu.vhd(740) " "VHDL Process Statement warning at cpu.vhd(740): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713557027014 "|AP9|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] cpu.vhd(740) " "Inferred latch for \"result\[0\]\" at cpu.vhd(740)" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557027052 "|AP9|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] cpu.vhd(740) " "Inferred latch for \"result\[1\]\" at cpu.vhd(740)" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557027052 "|AP9|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] cpu.vhd(740) " "Inferred latch for \"result\[2\]\" at cpu.vhd(740)" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557027053 "|AP9|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] cpu.vhd(740) " "Inferred latch for \"result\[3\]\" at cpu.vhd(740)" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557027053 "|AP9|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] cpu.vhd(740) " "Inferred latch for \"result\[4\]\" at cpu.vhd(740)" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557027053 "|AP9|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] cpu.vhd(740) " "Inferred latch for \"result\[5\]\" at cpu.vhd(740)" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557027053 "|AP9|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] cpu.vhd(740) " "Inferred latch for \"result\[6\]\" at cpu.vhd(740)" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557027053 "|AP9|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] cpu.vhd(740) " "Inferred latch for \"result\[7\]\" at cpu.vhd(740)" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557027053 "|AP9|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] cpu.vhd(740) " "Inferred latch for \"result\[8\]\" at cpu.vhd(740)" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557027053 "|AP9|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] cpu.vhd(740) " "Inferred latch for \"result\[9\]\" at cpu.vhd(740)" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557027053 "|AP9|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] cpu.vhd(740) " "Inferred latch for \"result\[10\]\" at cpu.vhd(740)" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557027053 "|AP9|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] cpu.vhd(740) " "Inferred latch for \"result\[11\]\" at cpu.vhd(740)" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557027053 "|AP9|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] cpu.vhd(740) " "Inferred latch for \"result\[12\]\" at cpu.vhd(740)" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557027053 "|AP9|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] cpu.vhd(740) " "Inferred latch for \"result\[13\]\" at cpu.vhd(740)" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557027053 "|AP9|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] cpu.vhd(740) " "Inferred latch for \"result\[14\]\" at cpu.vhd(740)" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557027054 "|AP9|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] cpu.vhd(740) " "Inferred latch for \"result\[15\]\" at cpu.vhd(740)" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557027054 "|AP9|cpu:inst12"}
{ "Warning" "WSGN_SEARCH_FILE" "seletorclock.v 1 1 " "Using design file seletorclock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SeletorClock " "Found entity 1: SeletorClock" {  } { { "seletorclock.v" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/seletorclock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557027166 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713557027166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SeletorClock SeletorClock:inst20 " "Elaborating entity \"SeletorClock\" for hierarchy \"SeletorClock:inst20\"" {  } { { "AP9.bdf" "inst20" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/AP9.bdf" { { 280 16 216 520 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557027166 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.vhd 2 1 " "Using design file clk_div.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/clk_div.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557027177 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557027177 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713557027177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst25 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst25\"" {  } { { "AP9.bdf" "inst25" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/AP9.bdf" { { -400 168 384 -176 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557027177 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.vhd 2 1 " "Using design file debounce.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-a " "Found design unit 1: debounce-a" {  } { { "debounce.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/debounce.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557027187 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557027187 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713557027187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst23 " "Elaborating entity \"debounce\" for hierarchy \"debounce:inst23\"" {  } { { "AP9.bdf" "inst23" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/AP9.bdf" { { -40 -168 48 56 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557027188 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec_keyboard.vhd 2 1 " "Using design file dec_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_keyboard-a " "Found design unit 1: dec_keyboard-a" {  } { { "dec_keyboard.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/dec_keyboard.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557027199 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_keyboard " "Found entity 1: dec_keyboard" {  } { { "dec_keyboard.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/dec_keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557027199 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713557027199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_keyboard dec_keyboard:inst11 " "Elaborating entity \"dec_keyboard\" for hierarchy \"dec_keyboard:inst11\"" {  } { { "AP9.bdf" "inst11" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/AP9.bdf" { { 672 152 408 768 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557027200 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keyboard.vhd 2 1 " "Using design file keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "keyboard.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/keyboard.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557027212 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557027212 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713557027212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:inst14 " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:inst14\"" {  } { { "AP9.bdf" "inst14" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/AP9.bdf" { { 632 -240 16 760 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557027212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst10 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst10\"" {  } { { "AP9.bdf" "inst10" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/AP9.bdf" { { 192 1024 1192 320 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557027220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst10\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst10\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/RAM.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557027226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst10\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst10\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/RAM.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557027226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst10\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpuram.mif " "Parameter \"init_file\" = \"cpuram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027227 ""}  } { { "RAM.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/RAM.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713557027227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_doi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_doi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_doi1 " "Found entity 1: altsyncram_doi1" {  } { { "db/altsyncram_doi1.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/altsyncram_doi1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557027275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557027275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_doi1 RAM:inst10\|altsyncram:altsyncram_component\|altsyncram_doi1:auto_generated " "Elaborating entity \"altsyncram_doi1\" for hierarchy \"RAM:inst10\|altsyncram:altsyncram_component\|altsyncram_doi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557027275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557027316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557027316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la RAM:inst10\|altsyncram:altsyncram_component\|altsyncram_doi1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"RAM:inst10\|altsyncram:altsyncram_component\|altsyncram_doi1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_doi1.tdf" "decode3" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/altsyncram_doi1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557027316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/decode_11a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557027364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557027364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a RAM:inst10\|altsyncram:altsyncram_component\|altsyncram_doi1:auto_generated\|decode_11a:rden_decode " "Elaborating entity \"decode_11a\" for hierarchy \"RAM:inst10\|altsyncram:altsyncram_component\|altsyncram_doi1:auto_generated\|decode_11a:rden_decode\"" {  } { { "db/altsyncram_doi1.tdf" "rden_decode" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/altsyncram_doi1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557027364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557027408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557027408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb RAM:inst10\|altsyncram:altsyncram_component\|altsyncram_doi1:auto_generated\|mux_7hb:mux2 " "Elaborating entity \"mux_7hb\" for hierarchy \"RAM:inst10\|altsyncram:altsyncram_component\|altsyncram_doi1:auto_generated\|mux_7hb:mux2\"" {  } { { "db/altsyncram_doi1.tdf" "mux2" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/altsyncram_doi1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557027409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASCII_CONV ASCII_CONV:inst4 " "Elaborating entity \"ASCII_CONV\" for hierarchy \"ASCII_CONV:inst4\"" {  } { { "AP9.bdf" "inst4" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/AP9.bdf" { { 488 920 1072 552 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557027415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom0:inst3 " "Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom0:inst3\"" {  } { { "AP9.bdf" "inst3" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/AP9.bdf" { { 16 832 1000 96 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557027423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom0:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom0:inst3\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "altsyncram_component" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_rom0.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557027429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lpm_rom0:inst3\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_rom0.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557027429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"lpm_rom0:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file charmap.mif " "Parameter \"init_file\" = \"charmap.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557027429 ""}  } { { "lpm_rom0.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_rom0.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713557027429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7kd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7kd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7kd1 " "Found entity 1: altsyncram_7kd1" {  } { { "db/altsyncram_7kd1.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/altsyncram_7kd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557027470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557027470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7kd1 lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_7kd1:auto_generated " "Elaborating entity \"altsyncram_7kd1\" for hierarchy \"lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_7kd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557027470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "POS_CONV POS_CONV:inst13 " "Elaborating entity \"POS_CONV\" for hierarchy \"POS_CONV:inst13\"" {  } { { "AP9.bdf" "inst13" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/AP9.bdf" { { 400 920 1072 464 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557027473 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "inst5~0 " "Found clock multiplexer inst5~0" {  } { { "AP9.bdf" "" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/AP9.bdf" { { 120 160 224 168 "inst5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713557028101 "|AP9|inst5~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1713557028101 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cpu:inst12\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cpu:inst12\|Mod0\"" {  } { { "cpu.vhd" "Mod0" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 797 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713557029122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cpu:inst12\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cpu:inst12\|Div0\"" {  } { { "cpu.vhd" "Div0" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 789 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713557029122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "POS_CONV:inst13\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"POS_CONV:inst13\|Mod0\"" {  } { { "POS_CONV.vhd" "Mod0" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/POS_CONV.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713557029122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "POS_CONV:inst13\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"POS_CONV:inst13\|Div0\"" {  } { { "POS_CONV.vhd" "Div0" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/POS_CONV.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713557029122 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1713557029122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst12\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"cpu:inst12\|lpm_divide:Mod0\"" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 797 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557029160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst12\|lpm_divide:Mod0 " "Instantiated megafunction \"cpu:inst12\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557029160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557029160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557029160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557029160 ""}  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 797 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713557029160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a5m " "Found entity 1: lpm_divide_a5m" {  } { { "db/lpm_divide_a5m.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/lpm_divide_a5m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557029199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557029199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557029210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557029210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/alt_u_div_03f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557029231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557029231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst12\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"cpu:inst12\|lpm_divide:Div0\"" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 789 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557029243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst12\|lpm_divide:Div0 " "Instantiated megafunction \"cpu:inst12\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557029243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557029243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557029243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557029243 ""}  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 789 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713557029243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7dm " "Found entity 1: lpm_divide_7dm" {  } { { "db/lpm_divide_7dm.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/lpm_divide_7dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557029282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557029282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "POS_CONV:inst13\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"POS_CONV:inst13\|lpm_divide:Mod0\"" {  } { { "POS_CONV.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/POS_CONV.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557029291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "POS_CONV:inst13\|lpm_divide:Mod0 " "Instantiated megafunction \"POS_CONV:inst13\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557029291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557029291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557029291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557029291 ""}  } { { "POS_CONV.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/POS_CONV.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713557029291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_05m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_05m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_05m " "Found entity 1: lpm_divide_05m" {  } { { "db/lpm_divide_05m.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/lpm_divide_05m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557029329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557029329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/sign_div_unsign_3nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557029340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557029340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/alt_u_div_c2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557029360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557029360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "POS_CONV:inst13\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"POS_CONV:inst13\|lpm_divide:Div0\"" {  } { { "POS_CONV.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/POS_CONV.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557029371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "POS_CONV:inst13\|lpm_divide:Div0 " "Instantiated megafunction \"POS_CONV:inst13\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557029371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557029371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557029371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713557029371 ""}  } { { "POS_CONV.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/POS_CONV.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713557029371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557029412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557029412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557029422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557029422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713557029437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557029437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst12\|result\[14\] " "Latch cpu:inst12\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst12\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst12\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713557029997 ""}  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713557029997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst12\|result\[13\] " "Latch cpu:inst12\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst12\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst12\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713557029997 ""}  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713557029997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst12\|result\[15\] " "Latch cpu:inst12\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst12\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst12\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713557029997 ""}  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713557029997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst12\|result\[0\] " "Latch cpu:inst12\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst12\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst12\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713557029997 ""}  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713557029997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst12\|result\[1\] " "Latch cpu:inst12\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst12\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst12\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713557029998 ""}  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713557029998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst12\|result\[2\] " "Latch cpu:inst12\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst12\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst12\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713557029998 ""}  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713557029998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst12\|result\[3\] " "Latch cpu:inst12\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst12\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst12\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713557029998 ""}  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713557029998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst12\|result\[4\] " "Latch cpu:inst12\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst12\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst12\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713557029998 ""}  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713557029998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst12\|result\[5\] " "Latch cpu:inst12\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst12\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst12\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713557029998 ""}  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713557029998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst12\|result\[6\] " "Latch cpu:inst12\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst12\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst12\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713557029998 ""}  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713557029998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst12\|result\[7\] " "Latch cpu:inst12\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst12\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst12\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713557029998 ""}  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713557029998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst12\|result\[8\] " "Latch cpu:inst12\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst12\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst12\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713557029998 ""}  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713557029998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst12\|result\[9\] " "Latch cpu:inst12\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst12\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst12\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713557029998 ""}  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713557029998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst12\|result\[10\] " "Latch cpu:inst12\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst12\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst12\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713557029998 ""}  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713557029998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst12\|result\[11\] " "Latch cpu:inst12\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst12\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst12\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713557029998 ""}  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713557029998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst12\|result\[12\] " "Latch cpu:inst12\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst12\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst12\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713557029998 ""}  } { { "cpu.vhd" "" { Text "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd" 740 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713557029998 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713557039019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713557039413 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713557039413 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "AP9.bdf" "" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/AP9.bdf" { { 928 -216 -48 944 "SW\[6\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713557039640 "|AP9|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "AP9.bdf" "" { Schematic "C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/AP9.bdf" { { 968 -216 -48 984 "SW\[7\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713557039640 "|AP9|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713557039640 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2998 " "Implemented 2998 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713557039649 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713557039649 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2834 " "Implemented 2834 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713557039649 ""} { "Info" "ICUT_CUT_TM_RAMS" "133 " "Implemented 133 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1713557039649 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1713557039649 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713557039649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4945 " "Peak virtual memory: 4945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713557039687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 17:03:59 2024 " "Processing ended: Fri Apr 19 17:03:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713557039687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713557039687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713557039687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713557039687 ""}
