<html><body><samp><pre>
<!@TC:1602107684>
#Build: Synplify Pro (R) N-2018.03L-SP1-1, Build 443R, Apr  1 2019
#install: C:\lscc\diamond\3.11_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-VE269NP

# Wed Oct  7 16:54:44 2020

#Implementation: impl1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VE269NP

Implementation : impl1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43</a>

@N: : <!@TM:1602107689> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VE269NP

Implementation : impl1
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43</a>

@N: : <!@TM:1602107689> | Running in 64-bit mode 
@N: : <a href="D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\clk_div.vhd:7:7:7:14:@N::@XP_MSG">clk_div.vhd(7)</a><!@TM:1602107689> | Top entity is set to clk_div.
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\clk_div.vhd:7:7:7:14:@N:CD630:@XP_MSG">clk_div.vhd(7)</a><!@TM:1602107689> | Synthesizing work.clk_div.divisor.
Post processing for work.clk_div.divisor
Running optimization stage 1 on clk_div .......
Running optimization stage 2 on clk_div .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct  7 16:54:47 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VE269NP

Implementation : impl1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43</a>

@N: : <!@TM:1602107689> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct  7 16:54:49 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\synwork\clk_div_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct  7 16:54:49 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1602107684>

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VE269NP

Database state : D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\synwork\|impl1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43</a>

@N: : <!@TM:1602107691> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct  7 16:54:51 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1602107684>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1602107684>
# Wed Oct  7 16:54:52 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VE269NP

Implementation : impl1
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1602107697> | No constraint file specified. 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1602107697> | Setting synthesis effort to medium for the design 
@L: D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\clk_div_impl1_scck.rpt 
Printing clock  summary report in "D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\clk_div_impl1_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1602107697> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1602107697> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1602107697> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1602107697> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1602107697> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1602107697> | UMR3 is only supported for HAPS-80. 
syn_allowed_resources : blockrams=26  set on top level netlist clk_div

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start           Requested     Requested     Clock        Clock                   Clock
Level     Clock           Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------
0 -       clk_div|clk     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     19   
================================================================================================



Clock Load Summary
***********************

                Clock     Source        Clock Pin        Non-clock Pin     Non-clock Pin
Clock           Load      Pin           Seq Example      Seq Example       Comb Example 
----------------------------------------------------------------------------------------
clk_div|clk     19        clk(port)     Qaux[18:0].C     -                 -            
========================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\semestre 2-2020\dsd\ejercicios\reloj divisor\clk_div.vhd:19:4:19:6:@W:MT529:@XP_MSG">clk_div.vhd(19)</a><!@TM:1602107697> | Found inferred clock clk_div|clk which controls 19 sequential elements including Qaux[18:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|L:D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\synwork\clk_div_impl1_prem.srm@|S:clk@|E:Qaux[18:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       clk                 Unconstrained_port     19         Qaux[18:0]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1602107697> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 142MB)

Process took 0h:00m:05s realtime, 0h:00m:01s cputime
# Wed Oct  7 16:54:57 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1602107684>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1602107684>
# Wed Oct  7 16:54:58 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VE269NP

Implementation : impl1
<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1602107703> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1602107703> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1602107703> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1602107703> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1602107703> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\semestre 2-2020\dsd\ejercicios\reloj divisor\clk_div.vhd:19:4:19:6:@N:MO231:@XP_MSG">clk_div.vhd(19)</a><!@TM:1602107703> | Found counter in view:work.clk_div(divisor) instance Qaux[18:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1602107703> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 141MB)

Writing Analyst data base D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\synwork\clk_div_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1602107703> | Writing EDF file: D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\clk_div_impl1.edi 
N-2018.03L-SP1-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1602107703> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 145MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1602107703> | Found inferred clock clk_div|clk with period 10.00ns. Please declare a user-defined clock on port clk.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
<a name=10></a># Timing Report written on Wed Oct  7 16:55:01 2020</a>
#


Top view:               clk_div
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1602107703> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1602107703> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: 4.687

                   Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group              
---------------------------------------------------------------------------------------------------------------------
clk_div|clk        100.0 MHz     188.2 MHz     10.000        5.313         4.687     inferred     Inferred_clkgroup_0
=====================================================================================================================





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks                    |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------
Starting     Ending       |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------
clk_div|clk  clk_div|clk  |  10.000      4.687  |  No paths    -      |  No paths    -      |  No paths    -    
================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14></a>Detailed Report for Clock: clk_div|clk</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

             Starting                                        Arrival          
Instance     Reference       Type        Pin     Net         Time        Slack
             Clock                                                            
------------------------------------------------------------------------------
Qaux[0]      clk_div|clk     FD1S3DX     Q       Qaux[0]     0.972       4.687
Qaux[1]      clk_div|clk     FD1S3DX     Q       Qaux[1]     0.972       4.830
Qaux[2]      clk_div|clk     FD1S3DX     Q       Qaux[2]     0.972       4.830
Qaux[3]      clk_div|clk     FD1S3DX     Q       Qaux[3]     0.972       4.972
Qaux[4]      clk_div|clk     FD1S3DX     Q       Qaux[4]     0.972       4.972
Qaux[5]      clk_div|clk     FD1S3DX     Q       Qaux[5]     0.972       5.115
Qaux[6]      clk_div|clk     FD1S3DX     Q       Qaux[6]     0.972       5.115
Qaux[7]      clk_div|clk     FD1S3DX     Q       Qaux[7]     0.972       5.258
Qaux[8]      clk_div|clk     FD1S3DX     Q       Qaux[8]     0.972       5.258
Qaux[9]      clk_div|clk     FD1S3DX     Q       Qaux[9]     0.972       5.401
==============================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

             Starting                                           Required          
Instance     Reference       Type        Pin     Net            Time         Slack
             Clock                                                                
----------------------------------------------------------------------------------
Qaux[17]     clk_div|clk     FD1S3DX     D       Qaux_s[17]     9.894        4.687
Qaux[18]     clk_div|clk     FD1S3DX     D       Qaux_s[18]     9.894        4.687
Qaux[15]     clk_div|clk     FD1S3DX     D       Qaux_s[15]     9.894        4.830
Qaux[16]     clk_div|clk     FD1S3DX     D       Qaux_s[16]     9.894        4.830
Qaux[13]     clk_div|clk     FD1S3DX     D       Qaux_s[13]     9.894        4.972
Qaux[14]     clk_div|clk     FD1S3DX     D       Qaux_s[14]     9.894        4.972
Qaux[11]     clk_div|clk     FD1S3DX     D       Qaux_s[11]     9.894        5.115
Qaux[12]     clk_div|clk     FD1S3DX     D       Qaux_s[12]     9.894        5.115
Qaux[9]      clk_div|clk     FD1S3DX     D       Qaux_s[9]      9.894        5.258
Qaux[10]     clk_div|clk     FD1S3DX     D       Qaux_s[10]     9.894        5.258
==================================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\clk_div_impl1.srr:srsfD:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\impl1\clk_div_impl1.srs:fp:21284:23990:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.894

    - Propagation time:                      5.208
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.687

    Number of logic level(s):                10
    Starting point:                          Qaux[0] / Q
    Ending point:                            Qaux[18] / D
    The start point is clocked by            clk_div|clk [rising] on pin CK
    The end   point is clocked by            clk_div|clk [rising] on pin CK

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
Qaux[0]            FD1S3DX     Q        Out     0.972     0.972       -         
Qaux[0]            Net         -        -       -         -           1         
Qaux_cry_0[0]      CCU2D       A1       In      0.000     0.972       -         
Qaux_cry_0[0]      CCU2D       COUT     Out     1.544     2.516       -         
Qaux_cry[0]        Net         -        -       -         -           1         
Qaux_cry_0[1]      CCU2D       CIN      In      0.000     2.516       -         
Qaux_cry_0[1]      CCU2D       COUT     Out     0.143     2.659       -         
Qaux_cry[2]        Net         -        -       -         -           1         
Qaux_cry_0[3]      CCU2D       CIN      In      0.000     2.659       -         
Qaux_cry_0[3]      CCU2D       COUT     Out     0.143     2.802       -         
Qaux_cry[4]        Net         -        -       -         -           1         
Qaux_cry_0[5]      CCU2D       CIN      In      0.000     2.802       -         
Qaux_cry_0[5]      CCU2D       COUT     Out     0.143     2.945       -         
Qaux_cry[6]        Net         -        -       -         -           1         
Qaux_cry_0[7]      CCU2D       CIN      In      0.000     2.945       -         
Qaux_cry_0[7]      CCU2D       COUT     Out     0.143     3.087       -         
Qaux_cry[8]        Net         -        -       -         -           1         
Qaux_cry_0[9]      CCU2D       CIN      In      0.000     3.087       -         
Qaux_cry_0[9]      CCU2D       COUT     Out     0.143     3.230       -         
Qaux_cry[10]       Net         -        -       -         -           1         
Qaux_cry_0[11]     CCU2D       CIN      In      0.000     3.230       -         
Qaux_cry_0[11]     CCU2D       COUT     Out     0.143     3.373       -         
Qaux_cry[12]       Net         -        -       -         -           1         
Qaux_cry_0[13]     CCU2D       CIN      In      0.000     3.373       -         
Qaux_cry_0[13]     CCU2D       COUT     Out     0.143     3.516       -         
Qaux_cry[14]       Net         -        -       -         -           1         
Qaux_cry_0[15]     CCU2D       CIN      In      0.000     3.516       -         
Qaux_cry_0[15]     CCU2D       COUT     Out     0.143     3.659       -         
Qaux_cry[16]       Net         -        -       -         -           1         
Qaux_cry_0[17]     CCU2D       CIN      In      0.000     3.659       -         
Qaux_cry_0[17]     CCU2D       S1       Out     1.549     5.208       -         
Qaux_s[18]         Net         -        -       -         -           1         
Qaux[18]           FD1S3DX     D        In      0.000     5.208       -         
================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 145MB)

---------------------------------------
<a name=resourceUsage18></a>Resource Usage Report</a>
Part: lcmxo2_7000he-4

Register bits: 19 of 6864 (0%)
PIC Latch:       0
I/O cells:       3


Details:
CCU2D:          10
FD1S3DX:        19
GSR:            1
IB:             2
OB:             1
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 31MB peak: 145MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime
# Wed Oct  7 16:55:03 2020

###########################################################]

</pre></samp></body></html>
