

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Tue Feb 25 13:49:22 2025
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        lab2
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |        Modules       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |        |           |           |     |
    |        & Loops       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP  |     FF    |    LUT    | URAM|
    +----------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |+ fir                 |     -|  0.59|      138|  1.380e+03|         -|      139|     -|        no|   2 (1%)|  3 (3%)|  295 (~0%)|   330 (1%)|    -|
    | + fir_Pipeline_loop  |     -|  0.59|      132|  1.320e+03|         -|      132|     -|        no|  1 (~0%)|  1 (1%)|  122 (~0%)|  116 (~0%)|    -|
    |  o loop              |     -|  7.30|      130|  1.300e+03|         5|        1|   127|       yes|        -|       -|          -|          -|    -|
    +----------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+--------------+------------+---------------+--------+----------+
| Interface    | Data Width | Address Width | Offset | Register |
+--------------+------------+---------------+--------+----------+
| s_axi_fir_io | 32         | 6             | 16     | 0        |
+--------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+--------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface    | Register      | Offset | Width | Access | Description                      | Bit Fields                                                           |
+--------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_fir_io | CTRL          | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_fir_io | GIER          | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_fir_io | IP_IER        | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_fir_io | IP_ISR        | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_fir_io | data_out      | 0x10   | 32    | R      | Data signal of data_out          |                                                                      |
| s_axi_fir_io | data_out_ctrl | 0x14   | 32    | R      | Control signal of data_out       | 0=data_out_ap_vld                                                    |
| s_axi_fir_io | data_in       | 0x20   | 32    | W      | Data signal of data_in           |                                                                      |
+--------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| data_out | out       | short*   |
| data_in  | in        | short    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+----------+-----------------------------------------+
| Argument | HW Interface | HW Type  | HW Info                                 |
+----------+--------------+----------+-----------------------------------------+
| data_out | s_axi_fir_io | register | name=data_out offset=0x10 range=32      |
| data_out | s_axi_fir_io | register | name=data_out_ctrl offset=0x14 range=32 |
| data_in  | s_axi_fir_io | register | name=data_in offset=0x20 range=32       |
+----------+--------------+----------+-----------------------------------------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+----------+-----+-----------+---------+
| Name                                | DSP | Pragma | Variable | Op  | Impl      | Latency |
+-------------------------------------+-----+--------+----------+-----+-----------+---------+
| + fir                               | 3   |        |          |     |           |         |
|   mul_16s_7ns_22_1_1_U7             | 1   |        | mul_ln12 | mul | auto      | 0       |
|   mac_muladd_16s_6ns_31s_31_4_1_U8  | 1   |        | mul_ln21 | mul | dsp_slice | 3       |
|   mac_muladd_16s_6ns_31s_31_4_1_U8  | 1   |        | acc      | add | dsp_slice | 3       |
|  + fir_Pipeline_loop                | 1   |        |          |     |           |         |
|    add_ln16_fu_124_p2               |     |        | add_ln16 | add | fabric    | 0       |
|    mac_muladd_12s_16s_34s_34_4_1_U1 | 1   |        | mul_ln18 | mul | dsp_slice | 3       |
|    mac_muladd_12s_16s_34s_34_4_1_U1 | 1   |        | acc_2    | add | dsp_slice | 3       |
+-------------------------------------+-----+--------+----------+-----+-----------+---------+


================================================================
== Storage Report
================================================================
+----------------------+-----------+-----------+------+------+--------+-----------+------+---------+------------------+
| Name                 | Usage     | Type      | BRAM | URAM | Pragma | Variable  | Impl | Latency | Bitwidth, Depth, |
|                      |           |           |      |      |        |           |      |         | Banks            |
+----------------------+-----------+-----------+------+------+--------+-----------+------+---------+------------------+
| + fir                |           |           | 2    | 0    |        |           |      |         |                  |
|   fir_io_s_axi_U     | interface | s_axilite |      |      |        |           |      |         |                  |
|   shift_reg_U        | ram_s2p   |           | 1    |      |        | shift_reg | auto | 1       | 16, 128, 1       |
|  + fir_Pipeline_loop |           |           | 1    | 0    |        |           |      |         |                  |
|    coeff_U           | rom_1p    |           | 1    |      |        | coeff     | auto | 1       | 12, 129, 1       |
+----------------------+-----------+-----------+------+------+--------+-----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------------------+---------------------------------------------------------------------------------------------+
| Type      | Options                                    | Location                                                                                    |
+-----------+--------------------------------------------+---------------------------------------------------------------------------------------------+
| interface | mode=s_axilite bundle=fir_io port=return   | C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:4 in fir, return   |
| interface | mode=s_axilite bundle=fir_io port=data_out | C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:5 in fir, data_out |
| interface | mode=s_axilite bundle=fir_io port=data_in  | C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:6 in fir, data_in  |
| pipeline  |                                            | C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:17 in fir          |
+-----------+--------------------------------------------+---------------------------------------------------------------------------------------------+


