// Seed: 2722319516
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    input wand id_2,
    output wand id_3,
    input tri1 id_4,
    output wor id_5,
    output uwire id_6,
    input supply1 id_7,
    output uwire id_8,
    input wor id_9
);
  wire id_11;
  assign module_1.id_1 = 0;
  logic id_12;
endmodule
module module_1 #(
    parameter id_10 = 32'd58,
    parameter id_2  = 32'd98
) (
    input  uwire id_0,
    input  tri   id_1,
    input  tri1  _id_2,
    output tri   id_3,
    input  wor   id_4,
    input  tri   id_5,
    input  tri1  id_6,
    input  wor   id_7,
    input  tri0  id_8,
    output tri   id_9,
    input  tri1  _id_10,
    input  tri1  id_11
);
  wire [id_2 : id_10] id_13;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_9,
      id_7,
      id_3,
      id_3,
      id_8,
      id_3,
      id_11
  );
endmodule
