
focTemplate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000124ac  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000580  08012690  08012690  00013690  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012c10  08012c10  00014258  2**0
                  CONTENTS
  4 .ARM          00000008  08012c10  08012c10  00013c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012c18  08012c18  00014258  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012c18  08012c18  00013c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012c1c  08012c1c  00013c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000258  20000000  08012c20  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000082c  20000258  08012e78  00014258  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a84  08012e78  00014a84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00014258  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027e84  00000000  00000000  00014288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005f68  00000000  00000000  0003c10c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002038  00000000  00000000  00042078  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000187a  00000000  00000000  000440b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029645  00000000  00000000  0004592a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002f899  00000000  00000000  0006ef6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eef68  00000000  00000000  0009e808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018d770  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009a18  00000000  00000000  0018d7b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  001971cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000258 	.word	0x20000258
 80001fc:	00000000 	.word	0x00000000
 8000200:	08012674 	.word	0x08012674

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000025c 	.word	0x2000025c
 800021c:	08012674 	.word	0x08012674

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b09a      	sub	sp, #104	@ 0x68
 8001038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800103a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	605a      	str	r2, [r3, #4]
 8001044:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001046:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800104a:	2220      	movs	r2, #32
 800104c:	2100      	movs	r1, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f00e fc0a 	bl	800f868 <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001054:	463b      	mov	r3, r7
 8001056:	223c      	movs	r2, #60	@ 0x3c
 8001058:	2100      	movs	r1, #0
 800105a:	4618      	mov	r0, r3
 800105c:	f00e fc04 	bl	800f868 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001060:	4b4d      	ldr	r3, [pc, #308]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001062:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001066:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8001068:	4b4b      	ldr	r3, [pc, #300]	@ (8001198 <MX_ADC1_Init+0x164>)
 800106a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800106e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001070:	4b49      	ldr	r3, [pc, #292]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001072:	2200      	movs	r2, #0
 8001074:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001076:	4b48      	ldr	r3, [pc, #288]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001078:	2200      	movs	r2, #0
 800107a:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800107c:	4b46      	ldr	r3, [pc, #280]	@ (8001198 <MX_ADC1_Init+0x164>)
 800107e:	2200      	movs	r2, #0
 8001080:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001082:	4b45      	ldr	r3, [pc, #276]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001084:	2201      	movs	r2, #1
 8001086:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001088:	4b43      	ldr	r3, [pc, #268]	@ (8001198 <MX_ADC1_Init+0x164>)
 800108a:	2204      	movs	r2, #4
 800108c:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800108e:	4b42      	ldr	r3, [pc, #264]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001090:	2200      	movs	r2, #0
 8001092:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001094:	4b40      	ldr	r3, [pc, #256]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001096:	2200      	movs	r2, #0
 8001098:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800109a:	4b3f      	ldr	r3, [pc, #252]	@ (8001198 <MX_ADC1_Init+0x164>)
 800109c:	2201      	movs	r2, #1
 800109e:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010a0:	4b3d      	ldr	r3, [pc, #244]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010a8:	4b3b      	ldr	r3, [pc, #236]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010ae:	4b3a      	ldr	r3, [pc, #232]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010b4:	4b38      	ldr	r3, [pc, #224]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010bc:	4b36      	ldr	r3, [pc, #216]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010be:	2200      	movs	r2, #0
 80010c0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010c2:	4b35      	ldr	r3, [pc, #212]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010ca:	4833      	ldr	r0, [pc, #204]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010cc:	f001 fdcc 	bl	8002c68 <HAL_ADC_Init>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80010d6:	f000 fcc8 	bl	8001a6a <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010da:	2300      	movs	r3, #0
 80010dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010de:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80010e2:	4619      	mov	r1, r3
 80010e4:	482c      	ldr	r0, [pc, #176]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010e6:	f003 ffbf 	bl	8005068 <HAL_ADCEx_MultiModeConfigChannel>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 80010f0:	f000 fcbb 	bl	8001a6a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80010f4:	4b29      	ldr	r3, [pc, #164]	@ (800119c <MX_ADC1_Init+0x168>)
 80010f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010f8:	2306      	movs	r3, #6
 80010fa:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010fc:	2300      	movs	r3, #0
 80010fe:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001100:	237f      	movs	r3, #127	@ 0x7f
 8001102:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001104:	2304      	movs	r3, #4
 8001106:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfig.Offset = 0;
 8001108:	2300      	movs	r3, #0
 800110a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800110c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001110:	4619      	mov	r1, r3
 8001112:	4821      	ldr	r0, [pc, #132]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001114:	f002 fa2e 	bl	8003574 <HAL_ADC_ConfigChannel>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 800111e:	f000 fca4 	bl	8001a6a <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8001122:	4b1f      	ldr	r3, [pc, #124]	@ (80011a0 <MX_ADC1_Init+0x16c>)
 8001124:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001126:	2309      	movs	r3, #9
 8001128:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 800112a:	2301      	movs	r3, #1
 800112c:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 800112e:	237f      	movs	r3, #127	@ 0x7f
 8001130:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001132:	2304      	movs	r3, #4
 8001134:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 2;
 800113a:	2302      	movs	r3, #2
 800113c:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800113e:	2300      	movs	r3, #0
 8001140:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001144:	2300      	movs	r3, #0
 8001146:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 800114a:	2300      	movs	r3, #0
 800114c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8001150:	2384      	movs	r3, #132	@ 0x84
 8001152:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001154:	2380      	movs	r3, #128	@ 0x80
 8001156:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001158:	2300      	movs	r3, #0
 800115a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800115e:	463b      	mov	r3, r7
 8001160:	4619      	mov	r1, r3
 8001162:	480d      	ldr	r0, [pc, #52]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001164:	f003 faa0 	bl	80046a8 <HAL_ADCEx_InjectedConfigChannel>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_ADC1_Init+0x13e>
  {
    Error_Handler();
 800116e:	f000 fc7c 	bl	8001a6a <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
 8001172:	4b0c      	ldr	r3, [pc, #48]	@ (80011a4 <MX_ADC1_Init+0x170>)
 8001174:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001176:	f240 130f 	movw	r3, #271	@ 0x10f
 800117a:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800117c:	463b      	mov	r3, r7
 800117e:	4619      	mov	r1, r3
 8001180:	4805      	ldr	r0, [pc, #20]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001182:	f003 fa91 	bl	80046a8 <HAL_ADCEx_InjectedConfigChannel>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_ADC1_Init+0x15c>
  {
    Error_Handler();
 800118c:	f000 fc6d 	bl	8001a6a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001190:	bf00      	nop
 8001192:	3768      	adds	r7, #104	@ 0x68
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	20000274 	.word	0x20000274
 800119c:	2e300800 	.word	0x2e300800
 80011a0:	0c900008 	.word	0x0c900008
 80011a4:	32601000 	.word	0x32601000

080011a8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b098      	sub	sp, #96	@ 0x60
 80011ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80011ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011b2:	223c      	movs	r2, #60	@ 0x3c
 80011b4:	2100      	movs	r1, #0
 80011b6:	4618      	mov	r0, r3
 80011b8:	f00e fb56 	bl	800f868 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 80011bc:	1d3b      	adds	r3, r7, #4
 80011be:	2220      	movs	r2, #32
 80011c0:	2100      	movs	r1, #0
 80011c2:	4618      	mov	r0, r3
 80011c4:	f00e fb50 	bl	800f868 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80011c8:	4b3f      	ldr	r3, [pc, #252]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011ca:	4a40      	ldr	r2, [pc, #256]	@ (80012cc <MX_ADC2_Init+0x124>)
 80011cc:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80011ce:	4b3e      	ldr	r3, [pc, #248]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011d0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80011d4:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80011d6:	4b3c      	ldr	r3, [pc, #240]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011d8:	2200      	movs	r2, #0
 80011da:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011dc:	4b3a      	ldr	r3, [pc, #232]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011de:	2200      	movs	r2, #0
 80011e0:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80011e2:	4b39      	ldr	r3, [pc, #228]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011e8:	4b37      	ldr	r3, [pc, #220]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011ee:	4b36      	ldr	r3, [pc, #216]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011f0:	2204      	movs	r2, #4
 80011f2:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80011f4:	4b34      	ldr	r3, [pc, #208]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80011fa:	4b33      	ldr	r3, [pc, #204]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8001200:	4b31      	ldr	r3, [pc, #196]	@ (80012c8 <MX_ADC2_Init+0x120>)
 8001202:	2201      	movs	r2, #1
 8001204:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001206:	4b30      	ldr	r3, [pc, #192]	@ (80012c8 <MX_ADC2_Init+0x120>)
 8001208:	2200      	movs	r2, #0
 800120a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800120e:	4b2e      	ldr	r3, [pc, #184]	@ (80012c8 <MX_ADC2_Init+0x120>)
 8001210:	2200      	movs	r2, #0
 8001212:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001214:	4b2c      	ldr	r3, [pc, #176]	@ (80012c8 <MX_ADC2_Init+0x120>)
 8001216:	2200      	movs	r2, #0
 8001218:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800121a:	4b2b      	ldr	r3, [pc, #172]	@ (80012c8 <MX_ADC2_Init+0x120>)
 800121c:	2200      	movs	r2, #0
 800121e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001222:	4b29      	ldr	r3, [pc, #164]	@ (80012c8 <MX_ADC2_Init+0x120>)
 8001224:	2200      	movs	r2, #0
 8001226:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001228:	4b27      	ldr	r3, [pc, #156]	@ (80012c8 <MX_ADC2_Init+0x120>)
 800122a:	2200      	movs	r2, #0
 800122c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001230:	4825      	ldr	r0, [pc, #148]	@ (80012c8 <MX_ADC2_Init+0x120>)
 8001232:	f001 fd19 	bl	8002c68 <HAL_ADC_Init>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_ADC2_Init+0x98>
  {
    Error_Handler();
 800123c:	f000 fc15 	bl	8001a6a <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8001240:	4b23      	ldr	r3, [pc, #140]	@ (80012d0 <MX_ADC2_Init+0x128>)
 8001242:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001244:	2309      	movs	r3, #9
 8001246:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8001248:	2301      	movs	r3, #1
 800124a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 800124c:	237f      	movs	r3, #127	@ 0x7f
 800124e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001250:	2304      	movs	r3, #4
 8001252:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigInjected.InjectedOffset = 0;
 8001254:	2300      	movs	r3, #0
 8001256:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigInjected.InjectedNbrOfConversion = 1;
 8001258:	2301      	movs	r3, #1
 800125a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800125c:	2300      	movs	r3, #0
 800125e:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001262:	2300      	movs	r3, #0
 8001264:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001268:	2300      	movs	r3, #0
 800126a:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 800126e:	2384      	movs	r3, #132	@ 0x84
 8001270:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001272:	2380      	movs	r3, #128	@ 0x80
 8001274:	653b      	str	r3, [r7, #80]	@ 0x50
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001276:	2300      	movs	r3, #0
 8001278:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800127c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001280:	4619      	mov	r1, r3
 8001282:	4811      	ldr	r0, [pc, #68]	@ (80012c8 <MX_ADC2_Init+0x120>)
 8001284:	f003 fa10 	bl	80046a8 <HAL_ADCEx_InjectedConfigChannel>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <MX_ADC2_Init+0xea>
  {
    Error_Handler();
 800128e:	f000 fbec 	bl	8001a6a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001292:	4b10      	ldr	r3, [pc, #64]	@ (80012d4 <MX_ADC2_Init+0x12c>)
 8001294:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001296:	2306      	movs	r3, #6
 8001298:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800129a:	2300      	movs	r3, #0
 800129c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800129e:	237f      	movs	r3, #127	@ 0x7f
 80012a0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012a2:	2304      	movs	r3, #4
 80012a4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80012a6:	2300      	movs	r3, #0
 80012a8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80012aa:	1d3b      	adds	r3, r7, #4
 80012ac:	4619      	mov	r1, r3
 80012ae:	4806      	ldr	r0, [pc, #24]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80012b0:	f002 f960 	bl	8003574 <HAL_ADC_ConfigChannel>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <MX_ADC2_Init+0x116>
  {
    Error_Handler();
 80012ba:	f000 fbd6 	bl	8001a6a <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80012be:	bf00      	nop
 80012c0:	3760      	adds	r7, #96	@ 0x60
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	200002e0 	.word	0x200002e0
 80012cc:	50000100 	.word	0x50000100
 80012d0:	0c900008 	.word	0x0c900008
 80012d4:	04300002 	.word	0x04300002

080012d8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b09e      	sub	sp, #120	@ 0x78
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	605a      	str	r2, [r3, #4]
 80012ea:	609a      	str	r2, [r3, #8]
 80012ec:	60da      	str	r2, [r3, #12]
 80012ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012f0:	f107 0320 	add.w	r3, r7, #32
 80012f4:	2244      	movs	r2, #68	@ 0x44
 80012f6:	2100      	movs	r1, #0
 80012f8:	4618      	mov	r0, r3
 80012fa:	f00e fab5 	bl	800f868 <memset>
  if(adcHandle->Instance==ADC1)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001306:	d15f      	bne.n	80013c8 <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001308:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800130c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800130e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001312:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001314:	f107 0320 	add.w	r3, r7, #32
 8001318:	4618      	mov	r0, r3
 800131a:	f006 fa6d 	bl	80077f8 <HAL_RCCEx_PeriphCLKConfig>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001324:	f000 fba1 	bl	8001a6a <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001328:	4b4f      	ldr	r3, [pc, #316]	@ (8001468 <HAL_ADC_MspInit+0x190>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	3301      	adds	r3, #1
 800132e:	4a4e      	ldr	r2, [pc, #312]	@ (8001468 <HAL_ADC_MspInit+0x190>)
 8001330:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001332:	4b4d      	ldr	r3, [pc, #308]	@ (8001468 <HAL_ADC_MspInit+0x190>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	2b01      	cmp	r3, #1
 8001338:	d10b      	bne.n	8001352 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800133a:	4b4c      	ldr	r3, [pc, #304]	@ (800146c <HAL_ADC_MspInit+0x194>)
 800133c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133e:	4a4b      	ldr	r2, [pc, #300]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001340:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001344:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001346:	4b49      	ldr	r3, [pc, #292]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800134a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800134e:	61fb      	str	r3, [r7, #28]
 8001350:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001352:	4b46      	ldr	r3, [pc, #280]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001356:	4a45      	ldr	r2, [pc, #276]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001358:	f043 0301 	orr.w	r3, r3, #1
 800135c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800135e:	4b43      	ldr	r3, [pc, #268]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001362:	f003 0301 	and.w	r3, r3, #1
 8001366:	61bb      	str	r3, [r7, #24]
 8001368:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800136a:	4b40      	ldr	r3, [pc, #256]	@ (800146c <HAL_ADC_MspInit+0x194>)
 800136c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136e:	4a3f      	ldr	r2, [pc, #252]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001370:	f043 0302 	orr.w	r3, r3, #2
 8001374:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001376:	4b3d      	ldr	r3, [pc, #244]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800137a:	f003 0302 	and.w	r3, r3, #2
 800137e:	617b      	str	r3, [r7, #20]
 8001380:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN3
    PB1     ------> ADC1_IN12
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001382:	2304      	movs	r3, #4
 8001384:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001386:	2303      	movs	r3, #3
 8001388:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800138e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001392:	4619      	mov	r1, r3
 8001394:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001398:	f005 f998 	bl	80066cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_12;
 800139c:	f241 0302 	movw	r3, #4098	@ 0x1002
 80013a0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013a2:	2303      	movs	r3, #3
 80013a4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a6:	2300      	movs	r3, #0
 80013a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013aa:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80013ae:	4619      	mov	r1, r3
 80013b0:	482f      	ldr	r0, [pc, #188]	@ (8001470 <HAL_ADC_MspInit+0x198>)
 80013b2:	f005 f98b 	bl	80066cc <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80013b6:	2200      	movs	r2, #0
 80013b8:	2100      	movs	r1, #0
 80013ba:	2012      	movs	r0, #18
 80013bc:	f004 f9fb 	bl	80057b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80013c0:	2012      	movs	r0, #18
 80013c2:	f004 fa12 	bl	80057ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80013c6:	e04a      	b.n	800145e <HAL_ADC_MspInit+0x186>
  else if(adcHandle->Instance==ADC2)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a29      	ldr	r2, [pc, #164]	@ (8001474 <HAL_ADC_MspInit+0x19c>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d145      	bne.n	800145e <HAL_ADC_MspInit+0x186>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80013d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80013d6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80013d8:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80013dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013de:	f107 0320 	add.w	r3, r7, #32
 80013e2:	4618      	mov	r0, r3
 80013e4:	f006 fa08 	bl	80077f8 <HAL_RCCEx_PeriphCLKConfig>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <HAL_ADC_MspInit+0x11a>
      Error_Handler();
 80013ee:	f000 fb3c 	bl	8001a6a <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80013f2:	4b1d      	ldr	r3, [pc, #116]	@ (8001468 <HAL_ADC_MspInit+0x190>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	3301      	adds	r3, #1
 80013f8:	4a1b      	ldr	r2, [pc, #108]	@ (8001468 <HAL_ADC_MspInit+0x190>)
 80013fa:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80013fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001468 <HAL_ADC_MspInit+0x190>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2b01      	cmp	r3, #1
 8001402:	d10b      	bne.n	800141c <HAL_ADC_MspInit+0x144>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001404:	4b19      	ldr	r3, [pc, #100]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001406:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001408:	4a18      	ldr	r2, [pc, #96]	@ (800146c <HAL_ADC_MspInit+0x194>)
 800140a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800140e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001410:	4b16      	ldr	r3, [pc, #88]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001412:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001414:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001418:	613b      	str	r3, [r7, #16]
 800141a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800141c:	4b13      	ldr	r3, [pc, #76]	@ (800146c <HAL_ADC_MspInit+0x194>)
 800141e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001420:	4a12      	ldr	r2, [pc, #72]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001422:	f043 0301 	orr.w	r3, r3, #1
 8001426:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001428:	4b10      	ldr	r3, [pc, #64]	@ (800146c <HAL_ADC_MspInit+0x194>)
 800142a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800142c:	f003 0301 	and.w	r3, r3, #1
 8001430:	60fb      	str	r3, [r7, #12]
 8001432:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_6;
 8001434:	2341      	movs	r3, #65	@ 0x41
 8001436:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001438:	2303      	movs	r3, #3
 800143a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143c:	2300      	movs	r3, #0
 800143e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001440:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001444:	4619      	mov	r1, r3
 8001446:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800144a:	f005 f93f 	bl	80066cc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800144e:	2200      	movs	r2, #0
 8001450:	2100      	movs	r1, #0
 8001452:	2012      	movs	r0, #18
 8001454:	f004 f9af 	bl	80057b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001458:	2012      	movs	r0, #18
 800145a:	f004 f9c6 	bl	80057ea <HAL_NVIC_EnableIRQ>
}
 800145e:	bf00      	nop
 8001460:	3778      	adds	r7, #120	@ 0x78
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	2000034c 	.word	0x2000034c
 800146c:	40021000 	.word	0x40021000
 8001470:	48000400 	.word	0x48000400
 8001474:	50000100 	.word	0x50000100

08001478 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 800147c:	4b0f      	ldr	r3, [pc, #60]	@ (80014bc <MX_COMP1_Init+0x44>)
 800147e:	4a10      	ldr	r2, [pc, #64]	@ (80014c0 <MX_COMP1_Init+0x48>)
 8001480:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 8001482:	4b0e      	ldr	r3, [pc, #56]	@ (80014bc <MX_COMP1_Init+0x44>)
 8001484:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001488:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
 800148a:	4b0c      	ldr	r3, [pc, #48]	@ (80014bc <MX_COMP1_Init+0x44>)
 800148c:	2240      	movs	r2, #64	@ 0x40
 800148e:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8001490:	4b0a      	ldr	r3, [pc, #40]	@ (80014bc <MX_COMP1_Init+0x44>)
 8001492:	2200      	movs	r2, #0
 8001494:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001496:	4b09      	ldr	r3, [pc, #36]	@ (80014bc <MX_COMP1_Init+0x44>)
 8001498:	2200      	movs	r2, #0
 800149a:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800149c:	4b07      	ldr	r3, [pc, #28]	@ (80014bc <MX_COMP1_Init+0x44>)
 800149e:	2200      	movs	r2, #0
 80014a0:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING;
 80014a2:	4b06      	ldr	r3, [pc, #24]	@ (80014bc <MX_COMP1_Init+0x44>)
 80014a4:	2211      	movs	r2, #17
 80014a6:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80014a8:	4804      	ldr	r0, [pc, #16]	@ (80014bc <MX_COMP1_Init+0x44>)
 80014aa:	f003 ff3f 	bl	800532c <HAL_COMP_Init>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <MX_COMP1_Init+0x40>
  {
    Error_Handler();
 80014b4:	f000 fad9 	bl	8001a6a <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 80014b8:	bf00      	nop
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	20000350 	.word	0x20000350
 80014c0:	40010200 	.word	0x40010200

080014c4 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b088      	sub	sp, #32
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014cc:	f107 030c 	add.w	r3, r7, #12
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]
 80014da:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a13      	ldr	r2, [pc, #76]	@ (8001530 <HAL_COMP_MspInit+0x6c>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d11f      	bne.n	8001526 <HAL_COMP_MspInit+0x62>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014e6:	4b13      	ldr	r3, [pc, #76]	@ (8001534 <HAL_COMP_MspInit+0x70>)
 80014e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ea:	4a12      	ldr	r2, [pc, #72]	@ (8001534 <HAL_COMP_MspInit+0x70>)
 80014ec:	f043 0302 	orr.w	r3, r3, #2
 80014f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014f2:	4b10      	ldr	r3, [pc, #64]	@ (8001534 <HAL_COMP_MspInit+0x70>)
 80014f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f6:	f003 0302 	and.w	r3, r3, #2
 80014fa:	60bb      	str	r3, [r7, #8]
 80014fc:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration
    PB1     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80014fe:	2302      	movs	r3, #2
 8001500:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001502:	2303      	movs	r3, #3
 8001504:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001506:	2300      	movs	r3, #0
 8001508:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800150a:	f107 030c 	add.w	r3, r7, #12
 800150e:	4619      	mov	r1, r3
 8001510:	4809      	ldr	r0, [pc, #36]	@ (8001538 <HAL_COMP_MspInit+0x74>)
 8001512:	f005 f8db 	bl	80066cc <HAL_GPIO_Init>

    /* COMP1 interrupt Init */
    HAL_NVIC_SetPriority(COMP1_2_3_IRQn, 0, 0);
 8001516:	2200      	movs	r2, #0
 8001518:	2100      	movs	r1, #0
 800151a:	2040      	movs	r0, #64	@ 0x40
 800151c:	f004 f94b 	bl	80057b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP1_2_3_IRQn);
 8001520:	2040      	movs	r0, #64	@ 0x40
 8001522:	f004 f962 	bl	80057ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 8001526:	bf00      	nop
 8001528:	3720      	adds	r7, #32
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	40010200 	.word	0x40010200
 8001534:	40021000 	.word	0x40021000
 8001538:	48000400 	.word	0x48000400

0800153c <MX_DAC3_Init>:

DAC_HandleTypeDef hdac3;

/* DAC3 init function */
void MX_DAC3_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b08c      	sub	sp, #48	@ 0x30
 8001540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001542:	463b      	mov	r3, r7
 8001544:	2230      	movs	r2, #48	@ 0x30
 8001546:	2100      	movs	r1, #0
 8001548:	4618      	mov	r0, r3
 800154a:	f00e f98d 	bl	800f868 <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 800154e:	4b16      	ldr	r3, [pc, #88]	@ (80015a8 <MX_DAC3_Init+0x6c>)
 8001550:	4a16      	ldr	r2, [pc, #88]	@ (80015ac <MX_DAC3_Init+0x70>)
 8001552:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 8001554:	4814      	ldr	r0, [pc, #80]	@ (80015a8 <MX_DAC3_Init+0x6c>)
 8001556:	f004 f962 	bl	800581e <HAL_DAC_Init>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8001560:	f000 fa83 	bl	8001a6a <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001564:	2302      	movs	r3, #2
 8001566:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001568:	2300      	movs	r3, #0
 800156a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800156c:	2300      	movs	r3, #0
 800156e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001570:	2300      	movs	r3, #0
 8001572:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001574:	2300      	movs	r3, #0
 8001576:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001578:	2300      	movs	r3, #0
 800157a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 800157c:	2302      	movs	r3, #2
 800157e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8001580:	2302      	movs	r3, #2
 8001582:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001584:	2300      	movs	r3, #0
 8001586:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001588:	463b      	mov	r3, r7
 800158a:	2200      	movs	r2, #0
 800158c:	4619      	mov	r1, r3
 800158e:	4806      	ldr	r0, [pc, #24]	@ (80015a8 <MX_DAC3_Init+0x6c>)
 8001590:	f004 fa02 	bl	8005998 <HAL_DAC_ConfigChannel>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 800159a:	f000 fa66 	bl	8001a6a <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 800159e:	bf00      	nop
 80015a0:	3730      	adds	r7, #48	@ 0x30
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	20000374 	.word	0x20000374
 80015ac:	50001000 	.word	0x50001000

080015b0 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b085      	sub	sp, #20
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]

  if(dacHandle->Instance==DAC3)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a0a      	ldr	r2, [pc, #40]	@ (80015e8 <HAL_DAC_MspInit+0x38>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d10b      	bne.n	80015da <HAL_DAC_MspInit+0x2a>
  {
  /* USER CODE BEGIN DAC3_MspInit 0 */

  /* USER CODE END DAC3_MspInit 0 */
    /* DAC3 clock enable */
    __HAL_RCC_DAC3_CLK_ENABLE();
 80015c2:	4b0a      	ldr	r3, [pc, #40]	@ (80015ec <HAL_DAC_MspInit+0x3c>)
 80015c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c6:	4a09      	ldr	r2, [pc, #36]	@ (80015ec <HAL_DAC_MspInit+0x3c>)
 80015c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ce:	4b07      	ldr	r3, [pc, #28]	@ (80015ec <HAL_DAC_MspInit+0x3c>)
 80015d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DAC3_MspInit 1 */

  /* USER CODE END DAC3_MspInit 1 */
  }
}
 80015da:	bf00      	nop
 80015dc:	3714      	adds	r7, #20
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	50001000 	.word	0x50001000
 80015ec:	40021000 	.word	0x40021000

080015f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80015f6:	4b16      	ldr	r3, [pc, #88]	@ (8001650 <MX_DMA_Init+0x60>)
 80015f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015fa:	4a15      	ldr	r2, [pc, #84]	@ (8001650 <MX_DMA_Init+0x60>)
 80015fc:	f043 0304 	orr.w	r3, r3, #4
 8001600:	6493      	str	r3, [r2, #72]	@ 0x48
 8001602:	4b13      	ldr	r3, [pc, #76]	@ (8001650 <MX_DMA_Init+0x60>)
 8001604:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001606:	f003 0304 	and.w	r3, r3, #4
 800160a:	607b      	str	r3, [r7, #4]
 800160c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800160e:	4b10      	ldr	r3, [pc, #64]	@ (8001650 <MX_DMA_Init+0x60>)
 8001610:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001612:	4a0f      	ldr	r2, [pc, #60]	@ (8001650 <MX_DMA_Init+0x60>)
 8001614:	f043 0301 	orr.w	r3, r3, #1
 8001618:	6493      	str	r3, [r2, #72]	@ 0x48
 800161a:	4b0d      	ldr	r3, [pc, #52]	@ (8001650 <MX_DMA_Init+0x60>)
 800161c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800161e:	f003 0301 	and.w	r3, r3, #1
 8001622:	603b      	str	r3, [r7, #0]
 8001624:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001626:	2200      	movs	r2, #0
 8001628:	2100      	movs	r1, #0
 800162a:	200b      	movs	r0, #11
 800162c:	f004 f8c3 	bl	80057b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001630:	200b      	movs	r0, #11
 8001632:	f004 f8da 	bl	80057ea <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001636:	2200      	movs	r2, #0
 8001638:	2100      	movs	r1, #0
 800163a:	200c      	movs	r0, #12
 800163c:	f004 f8bb 	bl	80057b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001640:	200c      	movs	r0, #12
 8001642:	f004 f8d2 	bl	80057ea <HAL_NVIC_EnableIRQ>

}
 8001646:	bf00      	nop
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40021000 	.word	0x40021000

08001654 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001658:	4b1f      	ldr	r3, [pc, #124]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 800165a:	4a20      	ldr	r2, [pc, #128]	@ (80016dc <MX_FDCAN1_Init+0x88>)
 800165c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800165e:	4b1e      	ldr	r3, [pc, #120]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 8001660:	2200      	movs	r2, #0
 8001662:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001664:	4b1c      	ldr	r3, [pc, #112]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 8001666:	2200      	movs	r2, #0
 8001668:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800166a:	4b1b      	ldr	r3, [pc, #108]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 800166c:	2200      	movs	r2, #0
 800166e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001670:	4b19      	ldr	r3, [pc, #100]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 8001672:	2200      	movs	r2, #0
 8001674:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001676:	4b18      	ldr	r3, [pc, #96]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 8001678:	2200      	movs	r2, #0
 800167a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800167c:	4b16      	ldr	r3, [pc, #88]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 800167e:	2200      	movs	r2, #0
 8001680:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 20;
 8001682:	4b15      	ldr	r3, [pc, #84]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 8001684:	2214      	movs	r2, #20
 8001686:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001688:	4b13      	ldr	r3, [pc, #76]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 800168a:	2201      	movs	r2, #1
 800168c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 10;
 800168e:	4b12      	ldr	r3, [pc, #72]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 8001690:	220a      	movs	r2, #10
 8001692:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 5;
 8001694:	4b10      	ldr	r3, [pc, #64]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 8001696:	2205      	movs	r2, #5
 8001698:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 20;
 800169a:	4b0f      	ldr	r3, [pc, #60]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 800169c:	2214      	movs	r2, #20
 800169e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80016a0:	4b0d      	ldr	r3, [pc, #52]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 80016a2:	2201      	movs	r2, #1
 80016a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 10;
 80016a6:	4b0c      	ldr	r3, [pc, #48]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 80016a8:	220a      	movs	r2, #10
 80016aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 5;
 80016ac:	4b0a      	ldr	r3, [pc, #40]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 80016ae:	2205      	movs	r2, #5
 80016b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 80016b2:	4b09      	ldr	r3, [pc, #36]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 80016b4:	2201      	movs	r2, #1
 80016b6:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 1;
 80016b8:	4b07      	ldr	r3, [pc, #28]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80016be:	4b06      	ldr	r3, [pc, #24]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80016c4:	4804      	ldr	r0, [pc, #16]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 80016c6:	f004 fe51 	bl	800636c <HAL_FDCAN_Init>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80016d0:	f000 f9cb 	bl	8001a6a <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80016d4:	bf00      	nop
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	20000388 	.word	0x20000388
 80016dc:	40006400 	.word	0x40006400

080016e0 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b09a      	sub	sp, #104	@ 0x68
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	605a      	str	r2, [r3, #4]
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	60da      	str	r2, [r3, #12]
 80016f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016f8:	f107 0310 	add.w	r3, r7, #16
 80016fc:	2244      	movs	r2, #68	@ 0x44
 80016fe:	2100      	movs	r1, #0
 8001700:	4618      	mov	r0, r3
 8001702:	f00e f8b1 	bl	800f868 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a20      	ldr	r2, [pc, #128]	@ (800178c <HAL_FDCAN_MspInit+0xac>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d139      	bne.n	8001784 <HAL_FDCAN_MspInit+0xa4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001710:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001714:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001716:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800171a:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800171c:	f107 0310 	add.w	r3, r7, #16
 8001720:	4618      	mov	r0, r3
 8001722:	f006 f869 	bl	80077f8 <HAL_RCCEx_PeriphCLKConfig>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 800172c:	f000 f99d 	bl	8001a6a <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001730:	4b17      	ldr	r3, [pc, #92]	@ (8001790 <HAL_FDCAN_MspInit+0xb0>)
 8001732:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001734:	4a16      	ldr	r2, [pc, #88]	@ (8001790 <HAL_FDCAN_MspInit+0xb0>)
 8001736:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800173a:	6593      	str	r3, [r2, #88]	@ 0x58
 800173c:	4b14      	ldr	r3, [pc, #80]	@ (8001790 <HAL_FDCAN_MspInit+0xb0>)
 800173e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001740:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001744:	60fb      	str	r3, [r7, #12]
 8001746:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001748:	4b11      	ldr	r3, [pc, #68]	@ (8001790 <HAL_FDCAN_MspInit+0xb0>)
 800174a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800174c:	4a10      	ldr	r2, [pc, #64]	@ (8001790 <HAL_FDCAN_MspInit+0xb0>)
 800174e:	f043 0301 	orr.w	r3, r3, #1
 8001752:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001754:	4b0e      	ldr	r3, [pc, #56]	@ (8001790 <HAL_FDCAN_MspInit+0xb0>)
 8001756:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001758:	f003 0301 	and.w	r3, r3, #1
 800175c:	60bb      	str	r3, [r7, #8]
 800175e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001760:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001764:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001766:	2302      	movs	r3, #2
 8001768:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176a:	2300      	movs	r3, #0
 800176c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800176e:	2300      	movs	r3, #0
 8001770:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001772:	2309      	movs	r3, #9
 8001774:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001776:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800177a:	4619      	mov	r1, r3
 800177c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001780:	f004 ffa4 	bl	80066cc <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8001784:	bf00      	nop
 8001786:	3768      	adds	r7, #104	@ 0x68
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40006400 	.word	0x40006400
 8001790:	40021000 	.word	0x40021000

08001794 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b08a      	sub	sp, #40	@ 0x28
 8001798:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800179a:	f107 0314 	add.w	r3, r7, #20
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]
 80017a2:	605a      	str	r2, [r3, #4]
 80017a4:	609a      	str	r2, [r3, #8]
 80017a6:	60da      	str	r2, [r3, #12]
 80017a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017aa:	4b38      	ldr	r3, [pc, #224]	@ (800188c <MX_GPIO_Init+0xf8>)
 80017ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ae:	4a37      	ldr	r2, [pc, #220]	@ (800188c <MX_GPIO_Init+0xf8>)
 80017b0:	f043 0304 	orr.w	r3, r3, #4
 80017b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017b6:	4b35      	ldr	r3, [pc, #212]	@ (800188c <MX_GPIO_Init+0xf8>)
 80017b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ba:	f003 0304 	and.w	r3, r3, #4
 80017be:	613b      	str	r3, [r7, #16]
 80017c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017c2:	4b32      	ldr	r3, [pc, #200]	@ (800188c <MX_GPIO_Init+0xf8>)
 80017c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017c6:	4a31      	ldr	r2, [pc, #196]	@ (800188c <MX_GPIO_Init+0xf8>)
 80017c8:	f043 0320 	orr.w	r3, r3, #32
 80017cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ce:	4b2f      	ldr	r3, [pc, #188]	@ (800188c <MX_GPIO_Init+0xf8>)
 80017d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017d2:	f003 0320 	and.w	r3, r3, #32
 80017d6:	60fb      	str	r3, [r7, #12]
 80017d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017da:	4b2c      	ldr	r3, [pc, #176]	@ (800188c <MX_GPIO_Init+0xf8>)
 80017dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017de:	4a2b      	ldr	r2, [pc, #172]	@ (800188c <MX_GPIO_Init+0xf8>)
 80017e0:	f043 0301 	orr.w	r3, r3, #1
 80017e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017e6:	4b29      	ldr	r3, [pc, #164]	@ (800188c <MX_GPIO_Init+0xf8>)
 80017e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	60bb      	str	r3, [r7, #8]
 80017f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017f2:	4b26      	ldr	r3, [pc, #152]	@ (800188c <MX_GPIO_Init+0xf8>)
 80017f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f6:	4a25      	ldr	r2, [pc, #148]	@ (800188c <MX_GPIO_Init+0xf8>)
 80017f8:	f043 0302 	orr.w	r3, r3, #2
 80017fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017fe:	4b23      	ldr	r3, [pc, #140]	@ (800188c <MX_GPIO_Init+0xf8>)
 8001800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001802:	f003 0302 	and.w	r3, r3, #2
 8001806:	607b      	str	r3, [r7, #4]
 8001808:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800180a:	2201      	movs	r2, #1
 800180c:	2110      	movs	r1, #16
 800180e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001812:	f005 f8f5 	bl	8006a00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 8001816:	2200      	movs	r2, #0
 8001818:	2150      	movs	r1, #80	@ 0x50
 800181a:	481d      	ldr	r0, [pc, #116]	@ (8001890 <MX_GPIO_Init+0xfc>)
 800181c:	f005 f8f0 	bl	8006a00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001820:	2200      	movs	r2, #0
 8001822:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001826:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800182a:	f005 f8e9 	bl	8006a00 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_10|GPIO_PIN_11;
 800182e:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8001832:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001834:	2300      	movs	r3, #0
 8001836:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001838:	2300      	movs	r3, #0
 800183a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800183c:	f107 0314 	add.w	r3, r7, #20
 8001840:	4619      	mov	r1, r3
 8001842:	4813      	ldr	r0, [pc, #76]	@ (8001890 <MX_GPIO_Init+0xfc>)
 8001844:	f004 ff42 	bl	80066cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_15;
 8001848:	f248 0310 	movw	r3, #32784	@ 0x8010
 800184c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800184e:	2301      	movs	r3, #1
 8001850:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001852:	2300      	movs	r3, #0
 8001854:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001856:	2303      	movs	r3, #3
 8001858:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800185a:	f107 0314 	add.w	r3, r7, #20
 800185e:	4619      	mov	r1, r3
 8001860:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001864:	f004 ff32 	bl	80066cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin;
 8001868:	2350      	movs	r3, #80	@ 0x50
 800186a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800186c:	2301      	movs	r3, #1
 800186e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001870:	2300      	movs	r3, #0
 8001872:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001874:	2300      	movs	r3, #0
 8001876:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001878:	f107 0314 	add.w	r3, r7, #20
 800187c:	4619      	mov	r1, r3
 800187e:	4804      	ldr	r0, [pc, #16]	@ (8001890 <MX_GPIO_Init+0xfc>)
 8001880:	f004 ff24 	bl	80066cc <HAL_GPIO_Init>

}
 8001884:	bf00      	nop
 8001886:	3728      	adds	r7, #40	@ 0x28
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	40021000 	.word	0x40021000
 8001890:	48000800 	.word	0x48000800

08001894 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001898:	f000 ff0f 	bl	80026ba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800189c:	f000 f89c 	bl	80019d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018a0:	f7ff ff78 	bl	8001794 <MX_GPIO_Init>
  MX_DMA_Init();
 80018a4:	f7ff fea4 	bl	80015f0 <MX_DMA_Init>
  MX_USART3_UART_Init();
 80018a8:	f000 fdd4 	bl	8002454 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 80018ac:	f7ff fbc2 	bl	8001034 <MX_ADC1_Init>
  MX_ADC2_Init();
 80018b0:	f7ff fc7a 	bl	80011a8 <MX_ADC2_Init>
  MX_OPAMP1_Init();
 80018b4:	f000 f8e0 	bl	8001a78 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 80018b8:	f000 f906 	bl	8001ac8 <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 80018bc:	f000 f92c 	bl	8001b18 <MX_OPAMP3_Init>
  MX_TIM1_Init();
 80018c0:	f000 fbac 	bl	800201c <MX_TIM1_Init>
  MX_COMP1_Init();
 80018c4:	f7ff fdd8 	bl	8001478 <MX_COMP1_Init>
  MX_DAC3_Init();
 80018c8:	f7ff fe38 	bl	800153c <MX_DAC3_Init>
  MX_FDCAN1_Init();
 80018cc:	f7ff fec2 	bl	8001654 <MX_FDCAN1_Init>
  MX_TIM4_Init();
 80018d0:	f000 fc98 	bl	8002204 <MX_TIM4_Init>
  MX_SPI1_Init();
 80018d4:	f000 f9be 	bl	8001c54 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  HAL_OPAMP_Start(&hopamp1);
 80018d8:	4833      	ldr	r0, [pc, #204]	@ (80019a8 <main+0x114>)
 80018da:	f005 f979 	bl	8006bd0 <HAL_OPAMP_Start>
  HAL_OPAMP_Start(&hopamp2);
 80018de:	4833      	ldr	r0, [pc, #204]	@ (80019ac <main+0x118>)
 80018e0:	f005 f976 	bl	8006bd0 <HAL_OPAMP_Start>
  HAL_OPAMP_Start(&hopamp3);
 80018e4:	4832      	ldr	r0, [pc, #200]	@ (80019b0 <main+0x11c>)
 80018e6:	f005 f973 	bl	8006bd0 <HAL_OPAMP_Start>
  //HAL_UART_Receive_IT(&huart3, (uint8_t *)&aRxBuffer, 1);
   HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rxBuffer, sizeof(rxBuffer));
 80018ea:	2232      	movs	r2, #50	@ 0x32
 80018ec:	4931      	ldr	r1, [pc, #196]	@ (80019b4 <main+0x120>)
 80018ee:	4832      	ldr	r0, [pc, #200]	@ (80019b8 <main+0x124>)
 80018f0:	f00a f895 	bl	800ba1e <HAL_UARTEx_ReceiveToIdle_DMA>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80018f4:	217f      	movs	r1, #127	@ 0x7f
 80018f6:	4831      	ldr	r0, [pc, #196]	@ (80019bc <main+0x128>)
 80018f8:	f002 fcb6 	bl	8004268 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 80018fc:	217f      	movs	r1, #127	@ 0x7f
 80018fe:	4830      	ldr	r0, [pc, #192]	@ (80019c0 <main+0x12c>)
 8001900:	f002 fcb2 	bl	8004268 <HAL_ADCEx_Calibration_Start>
  __HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_JEOC);
 8001904:	4b2d      	ldr	r3, [pc, #180]	@ (80019bc <main+0x128>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2220      	movs	r2, #32
 800190a:	601a      	str	r2, [r3, #0]
  __HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_EOC);
 800190c:	4b2b      	ldr	r3, [pc, #172]	@ (80019bc <main+0x128>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2204      	movs	r2, #4
 8001912:	601a      	str	r2, [r3, #0]
  __HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_JEOC);
 8001914:	4b2a      	ldr	r3, [pc, #168]	@ (80019c0 <main+0x12c>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2220      	movs	r2, #32
 800191a:	601a      	str	r2, [r3, #0]
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 800191c:	4827      	ldr	r0, [pc, #156]	@ (80019bc <main+0x128>)
 800191e:	f002 fdb5 	bl	800448c <HAL_ADCEx_InjectedStart_IT>
  HAL_ADCEx_InjectedStart(&hadc2);
 8001922:	4827      	ldr	r0, [pc, #156]	@ (80019c0 <main+0x12c>)
 8001924:	f002 fd02 	bl	800432c <HAL_ADCEx_InjectedStart>
  TIM1->ARR = 8000 - 1;
 8001928:	4b26      	ldr	r3, [pc, #152]	@ (80019c4 <main+0x130>)
 800192a:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800192e:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIM1->CCR4 = 8000 - 2;
 8001930:	4b24      	ldr	r3, [pc, #144]	@ (80019c4 <main+0x130>)
 8001932:	f641 723e 	movw	r2, #7998	@ 0x1f3e
 8001936:	641a      	str	r2, [r3, #64]	@ 0x40
  HAL_TIM_Base_Start(&htim1);
 8001938:	4823      	ldr	r0, [pc, #140]	@ (80019c8 <main+0x134>)
 800193a:	f006 fde5 	bl	8008508 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800193e:	210c      	movs	r1, #12
 8001940:	4821      	ldr	r0, [pc, #132]	@ (80019c8 <main+0x134>)
 8001942:	f006 fea5 	bl	8008690 <HAL_TIM_PWM_Start>

  HAL_DAC_SetValue(&hdac3, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 3000);
 8001946:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800194a:	2200      	movs	r2, #0
 800194c:	2100      	movs	r1, #0
 800194e:	481f      	ldr	r0, [pc, #124]	@ (80019cc <main+0x138>)
 8001950:	f003 fff4 	bl	800593c <HAL_DAC_SetValue>
  HAL_DAC_Start(&hdac3, DAC_CHANNEL_1);
 8001954:	2100      	movs	r1, #0
 8001956:	481d      	ldr	r0, [pc, #116]	@ (80019cc <main+0x138>)
 8001958:	f003 ff84 	bl	8005864 <HAL_DAC_Start>
  //  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
  HAL_COMP_Start(&hcomp1);
 800195c:	481c      	ldr	r0, [pc, #112]	@ (80019d0 <main+0x13c>)
 800195e:	f003 fdc1 	bl	80054e4 <HAL_COMP_Start>
  HAL_TIMEx_HallSensor_Start_IT(&htim4);
 8001962:	481c      	ldr	r0, [pc, #112]	@ (80019d4 <main+0x140>)
 8001964:	f007 ffac 	bl	80098c0 <HAL_TIMEx_HallSensor_Start_IT>
  FDCAN_Config();
 8001968:	f00b fe78 	bl	800d65c <FDCAN_Config>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800196c:	2100      	movs	r1, #0
 800196e:	4816      	ldr	r0, [pc, #88]	@ (80019c8 <main+0x134>)
 8001970:	f006 fe8e 	bl	8008690 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001974:	2104      	movs	r1, #4
 8001976:	4814      	ldr	r0, [pc, #80]	@ (80019c8 <main+0x134>)
 8001978:	f006 fe8a 	bl	8008690 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800197c:	2108      	movs	r1, #8
 800197e:	4812      	ldr	r0, [pc, #72]	@ (80019c8 <main+0x134>)
 8001980:	f006 fe86 	bl	8008690 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001984:	2100      	movs	r1, #0
 8001986:	4810      	ldr	r0, [pc, #64]	@ (80019c8 <main+0x134>)
 8001988:	f008 f82a 	bl	80099e0 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800198c:	2104      	movs	r1, #4
 800198e:	480e      	ldr	r0, [pc, #56]	@ (80019c8 <main+0x134>)
 8001990:	f008 f826 	bl	80099e0 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8001994:	2108      	movs	r1, #8
 8001996:	480c      	ldr	r0, [pc, #48]	@ (80019c8 <main+0x134>)
 8001998:	f008 f822 	bl	80099e0 <HAL_TIMEx_PWMN_Start>
  appInit();
 800199c:	f00a f9ea 	bl	800bd74 <appInit>
    //    HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData);
    //    HAL_Delay(10);
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    userMain();
 80019a0:	f00b fe48 	bl	800d634 <userMain>
 80019a4:	e7fc      	b.n	80019a0 <main+0x10c>
 80019a6:	bf00      	nop
 80019a8:	200003ec 	.word	0x200003ec
 80019ac:	20000428 	.word	0x20000428
 80019b0:	20000464 	.word	0x20000464
 80019b4:	2000087c 	.word	0x2000087c
 80019b8:	200005a0 	.word	0x200005a0
 80019bc:	20000274 	.word	0x20000274
 80019c0:	200002e0 	.word	0x200002e0
 80019c4:	40012c00 	.word	0x40012c00
 80019c8:	20000508 	.word	0x20000508
 80019cc:	20000374 	.word	0x20000374
 80019d0:	20000350 	.word	0x20000350
 80019d4:	20000554 	.word	0x20000554

080019d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b094      	sub	sp, #80	@ 0x50
 80019dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019de:	f107 0318 	add.w	r3, r7, #24
 80019e2:	2238      	movs	r2, #56	@ 0x38
 80019e4:	2100      	movs	r1, #0
 80019e6:	4618      	mov	r0, r3
 80019e8:	f00d ff3e 	bl	800f868 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019ec:	1d3b      	adds	r3, r7, #4
 80019ee:	2200      	movs	r2, #0
 80019f0:	601a      	str	r2, [r3, #0]
 80019f2:	605a      	str	r2, [r3, #4]
 80019f4:	609a      	str	r2, [r3, #8]
 80019f6:	60da      	str	r2, [r3, #12]
 80019f8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80019fa:	2000      	movs	r0, #0
 80019fc:	f005 f91a 	bl	8006c34 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a00:	2301      	movs	r3, #1
 8001a02:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a04:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a08:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV3;
 8001a12:	2303      	movs	r3, #3
 8001a14:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001a16:	2328      	movs	r3, #40	@ 0x28
 8001a18:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a1e:	2302      	movs	r3, #2
 8001a20:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001a22:	2302      	movs	r3, #2
 8001a24:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a26:	f107 0318 	add.w	r3, r7, #24
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f005 f9b6 	bl	8006d9c <HAL_RCC_OscConfig>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001a36:	f000 f818 	bl	8001a6a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a3a:	230f      	movs	r3, #15
 8001a3c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a42:	2300      	movs	r3, #0
 8001a44:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a46:	2300      	movs	r3, #0
 8001a48:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001a4e:	1d3b      	adds	r3, r7, #4
 8001a50:	2104      	movs	r1, #4
 8001a52:	4618      	mov	r0, r3
 8001a54:	f005 fcb4 	bl	80073c0 <HAL_RCC_ClockConfig>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001a5e:	f000 f804 	bl	8001a6a <Error_Handler>
  }
}
 8001a62:	bf00      	nop
 8001a64:	3750      	adds	r7, #80	@ 0x50
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a6e:	b672      	cpsid	i
}
 8001a70:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a72:	bf00      	nop
 8001a74:	e7fd      	b.n	8001a72 <Error_Handler+0x8>
	...

08001a78 <MX_OPAMP1_Init>:
OPAMP_HandleTypeDef hopamp2;
OPAMP_HandleTypeDef hopamp3;

/* OPAMP1 init function */
void MX_OPAMP1_Init(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8001a7c:	4b10      	ldr	r3, [pc, #64]	@ (8001ac0 <MX_OPAMP1_Init+0x48>)
 8001a7e:	4a11      	ldr	r2, [pc, #68]	@ (8001ac4 <MX_OPAMP1_Init+0x4c>)
 8001a80:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8001a82:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac0 <MX_OPAMP1_Init+0x48>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_STANDALONE_MODE;
 8001a88:	4b0d      	ldr	r3, [pc, #52]	@ (8001ac0 <MX_OPAMP1_Init+0x48>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	609a      	str	r2, [r3, #8]
  hopamp1.Init.InvertingInput = OPAMP_INVERTINGINPUT_IO0;
 8001a8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac0 <MX_OPAMP1_Init+0x48>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	60da      	str	r2, [r3, #12]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001a94:	4b0a      	ldr	r3, [pc, #40]	@ (8001ac0 <MX_OPAMP1_Init+0x48>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = DISABLE;
 8001a9a:	4b09      	ldr	r3, [pc, #36]	@ (8001ac0 <MX_OPAMP1_Init+0x48>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001aa0:	4b07      	ldr	r3, [pc, #28]	@ (8001ac0 <MX_OPAMP1_Init+0x48>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	619a      	str	r2, [r3, #24]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001aa6:	4b06      	ldr	r3, [pc, #24]	@ (8001ac0 <MX_OPAMP1_Init+0x48>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8001aac:	4804      	ldr	r0, [pc, #16]	@ (8001ac0 <MX_OPAMP1_Init+0x48>)
 8001aae:	f004 ffbf 	bl	8006a30 <HAL_OPAMP_Init>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d001      	beq.n	8001abc <MX_OPAMP1_Init+0x44>
  {
    Error_Handler();
 8001ab8:	f7ff ffd7 	bl	8001a6a <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 8001abc:	bf00      	nop
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	200003ec 	.word	0x200003ec
 8001ac4:	40010300 	.word	0x40010300

08001ac8 <MX_OPAMP2_Init>:
/* OPAMP2 init function */
void MX_OPAMP2_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 8001acc:	4b10      	ldr	r3, [pc, #64]	@ (8001b10 <MX_OPAMP2_Init+0x48>)
 8001ace:	4a11      	ldr	r2, [pc, #68]	@ (8001b14 <MX_OPAMP2_Init+0x4c>)
 8001ad0:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8001ad2:	4b0f      	ldr	r3, [pc, #60]	@ (8001b10 <MX_OPAMP2_Init+0x48>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	605a      	str	r2, [r3, #4]
  hopamp2.Init.Mode = OPAMP_STANDALONE_MODE;
 8001ad8:	4b0d      	ldr	r3, [pc, #52]	@ (8001b10 <MX_OPAMP2_Init+0x48>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	609a      	str	r2, [r3, #8]
  hopamp2.Init.InvertingInput = OPAMP_INVERTINGINPUT_IO0;
 8001ade:	4b0c      	ldr	r3, [pc, #48]	@ (8001b10 <MX_OPAMP2_Init+0x48>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	60da      	str	r2, [r3, #12]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8001b10 <MX_OPAMP2_Init+0x48>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	611a      	str	r2, [r3, #16]
  hopamp2.Init.InternalOutput = DISABLE;
 8001aea:	4b09      	ldr	r3, [pc, #36]	@ (8001b10 <MX_OPAMP2_Init+0x48>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	751a      	strb	r2, [r3, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001af0:	4b07      	ldr	r3, [pc, #28]	@ (8001b10 <MX_OPAMP2_Init+0x48>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	619a      	str	r2, [r3, #24]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001af6:	4b06      	ldr	r3, [pc, #24]	@ (8001b10 <MX_OPAMP2_Init+0x48>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8001afc:	4804      	ldr	r0, [pc, #16]	@ (8001b10 <MX_OPAMP2_Init+0x48>)
 8001afe:	f004 ff97 	bl	8006a30 <HAL_OPAMP_Init>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <MX_OPAMP2_Init+0x44>
  {
    Error_Handler();
 8001b08:	f7ff ffaf 	bl	8001a6a <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 8001b0c:	bf00      	nop
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	20000428 	.word	0x20000428
 8001b14:	40010304 	.word	0x40010304

08001b18 <MX_OPAMP3_Init>:
/* OPAMP3 init function */
void MX_OPAMP3_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 0 */

  /* USER CODE BEGIN OPAMP3_Init 1 */

  /* USER CODE END OPAMP3_Init 1 */
  hopamp3.Instance = OPAMP3;
 8001b1c:	4b10      	ldr	r3, [pc, #64]	@ (8001b60 <MX_OPAMP3_Init+0x48>)
 8001b1e:	4a11      	ldr	r2, [pc, #68]	@ (8001b64 <MX_OPAMP3_Init+0x4c>)
 8001b20:	601a      	str	r2, [r3, #0]
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8001b22:	4b0f      	ldr	r3, [pc, #60]	@ (8001b60 <MX_OPAMP3_Init+0x48>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	605a      	str	r2, [r3, #4]
  hopamp3.Init.Mode = OPAMP_STANDALONE_MODE;
 8001b28:	4b0d      	ldr	r3, [pc, #52]	@ (8001b60 <MX_OPAMP3_Init+0x48>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	609a      	str	r2, [r3, #8]
  hopamp3.Init.InvertingInput = OPAMP_INVERTINGINPUT_IO0;
 8001b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b60 <MX_OPAMP3_Init+0x48>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	60da      	str	r2, [r3, #12]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001b34:	4b0a      	ldr	r3, [pc, #40]	@ (8001b60 <MX_OPAMP3_Init+0x48>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	611a      	str	r2, [r3, #16]
  hopamp3.Init.InternalOutput = DISABLE;
 8001b3a:	4b09      	ldr	r3, [pc, #36]	@ (8001b60 <MX_OPAMP3_Init+0x48>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	751a      	strb	r2, [r3, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001b40:	4b07      	ldr	r3, [pc, #28]	@ (8001b60 <MX_OPAMP3_Init+0x48>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	619a      	str	r2, [r3, #24]
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001b46:	4b06      	ldr	r3, [pc, #24]	@ (8001b60 <MX_OPAMP3_Init+0x48>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8001b4c:	4804      	ldr	r0, [pc, #16]	@ (8001b60 <MX_OPAMP3_Init+0x48>)
 8001b4e:	f004 ff6f 	bl	8006a30 <HAL_OPAMP_Init>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <MX_OPAMP3_Init+0x44>
  {
    Error_Handler();
 8001b58:	f7ff ff87 	bl	8001a6a <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 8001b5c:	bf00      	nop
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	20000464 	.word	0x20000464
 8001b64:	40010308 	.word	0x40010308

08001b68 <HAL_OPAMP_MspInit>:

void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* opampHandle)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b08a      	sub	sp, #40	@ 0x28
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b70:	f107 0314 	add.w	r3, r7, #20
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	605a      	str	r2, [r3, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
 8001b7c:	60da      	str	r2, [r3, #12]
 8001b7e:	611a      	str	r2, [r3, #16]
  if(opampHandle->Instance==OPAMP1)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a2e      	ldr	r2, [pc, #184]	@ (8001c40 <HAL_OPAMP_MspInit+0xd8>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d119      	bne.n	8001bbe <HAL_OPAMP_MspInit+0x56>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b8a:	4b2e      	ldr	r3, [pc, #184]	@ (8001c44 <HAL_OPAMP_MspInit+0xdc>)
 8001b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b8e:	4a2d      	ldr	r2, [pc, #180]	@ (8001c44 <HAL_OPAMP_MspInit+0xdc>)
 8001b90:	f043 0301 	orr.w	r3, r3, #1
 8001b94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b96:	4b2b      	ldr	r3, [pc, #172]	@ (8001c44 <HAL_OPAMP_MspInit+0xdc>)
 8001b98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b9a:	f003 0301 	and.w	r3, r3, #1
 8001b9e:	613b      	str	r3, [r7, #16]
 8001ba0:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration
    PA1     ------> OPAMP1_VINP
    PA2     ------> OPAMP1_VOUT
    PA3     ------> OPAMP1_VINM
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001ba2:	230e      	movs	r3, #14
 8001ba4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001baa:	2300      	movs	r3, #0
 8001bac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bae:	f107 0314 	add.w	r3, r7, #20
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bb8:	f004 fd88 	bl	80066cc <HAL_GPIO_Init>

  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }
}
 8001bbc:	e03b      	b.n	8001c36 <HAL_OPAMP_MspInit+0xce>
  else if(opampHandle->Instance==OPAMP2)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a21      	ldr	r2, [pc, #132]	@ (8001c48 <HAL_OPAMP_MspInit+0xe0>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d119      	bne.n	8001bfc <HAL_OPAMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc8:	4b1e      	ldr	r3, [pc, #120]	@ (8001c44 <HAL_OPAMP_MspInit+0xdc>)
 8001bca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bcc:	4a1d      	ldr	r2, [pc, #116]	@ (8001c44 <HAL_OPAMP_MspInit+0xdc>)
 8001bce:	f043 0301 	orr.w	r3, r3, #1
 8001bd2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bd4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c44 <HAL_OPAMP_MspInit+0xdc>)
 8001bd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bd8:	f003 0301 	and.w	r3, r3, #1
 8001bdc:	60fb      	str	r3, [r7, #12]
 8001bde:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001be0:	23e0      	movs	r3, #224	@ 0xe0
 8001be2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001be4:	2303      	movs	r3, #3
 8001be6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be8:	2300      	movs	r3, #0
 8001bea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bec:	f107 0314 	add.w	r3, r7, #20
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bf6:	f004 fd69 	bl	80066cc <HAL_GPIO_Init>
}
 8001bfa:	e01c      	b.n	8001c36 <HAL_OPAMP_MspInit+0xce>
  else if(opampHandle->Instance==OPAMP3)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a12      	ldr	r2, [pc, #72]	@ (8001c4c <HAL_OPAMP_MspInit+0xe4>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d117      	bne.n	8001c36 <HAL_OPAMP_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c06:	4b0f      	ldr	r3, [pc, #60]	@ (8001c44 <HAL_OPAMP_MspInit+0xdc>)
 8001c08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c0a:	4a0e      	ldr	r2, [pc, #56]	@ (8001c44 <HAL_OPAMP_MspInit+0xdc>)
 8001c0c:	f043 0302 	orr.w	r3, r3, #2
 8001c10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c12:	4b0c      	ldr	r3, [pc, #48]	@ (8001c44 <HAL_OPAMP_MspInit+0xdc>)
 8001c14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c16:	f003 0302 	and.w	r3, r3, #2
 8001c1a:	60bb      	str	r3, [r7, #8]
 8001c1c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001c1e:	2307      	movs	r3, #7
 8001c20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c22:	2303      	movs	r3, #3
 8001c24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c26:	2300      	movs	r3, #0
 8001c28:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c2a:	f107 0314 	add.w	r3, r7, #20
 8001c2e:	4619      	mov	r1, r3
 8001c30:	4807      	ldr	r0, [pc, #28]	@ (8001c50 <HAL_OPAMP_MspInit+0xe8>)
 8001c32:	f004 fd4b 	bl	80066cc <HAL_GPIO_Init>
}
 8001c36:	bf00      	nop
 8001c38:	3728      	adds	r7, #40	@ 0x28
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	40010300 	.word	0x40010300
 8001c44:	40021000 	.word	0x40021000
 8001c48:	40010304 	.word	0x40010304
 8001c4c:	40010308 	.word	0x40010308
 8001c50:	48000400 	.word	0x48000400

08001c54 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001c58:	4b1b      	ldr	r3, [pc, #108]	@ (8001cc8 <MX_SPI1_Init+0x74>)
 8001c5a:	4a1c      	ldr	r2, [pc, #112]	@ (8001ccc <MX_SPI1_Init+0x78>)
 8001c5c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c5e:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc8 <MX_SPI1_Init+0x74>)
 8001c60:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c64:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c66:	4b18      	ldr	r3, [pc, #96]	@ (8001cc8 <MX_SPI1_Init+0x74>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001c6c:	4b16      	ldr	r3, [pc, #88]	@ (8001cc8 <MX_SPI1_Init+0x74>)
 8001c6e:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8001c72:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c74:	4b14      	ldr	r3, [pc, #80]	@ (8001cc8 <MX_SPI1_Init+0x74>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001c7a:	4b13      	ldr	r3, [pc, #76]	@ (8001cc8 <MX_SPI1_Init+0x74>)
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c80:	4b11      	ldr	r3, [pc, #68]	@ (8001cc8 <MX_SPI1_Init+0x74>)
 8001c82:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c86:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001c88:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc8 <MX_SPI1_Init+0x74>)
 8001c8a:	2218      	movs	r2, #24
 8001c8c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001cc8 <MX_SPI1_Init+0x74>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c94:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc8 <MX_SPI1_Init+0x74>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c9a:	4b0b      	ldr	r3, [pc, #44]	@ (8001cc8 <MX_SPI1_Init+0x74>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001ca0:	4b09      	ldr	r3, [pc, #36]	@ (8001cc8 <MX_SPI1_Init+0x74>)
 8001ca2:	2207      	movs	r2, #7
 8001ca4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001ca6:	4b08      	ldr	r3, [pc, #32]	@ (8001cc8 <MX_SPI1_Init+0x74>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001cac:	4b06      	ldr	r3, [pc, #24]	@ (8001cc8 <MX_SPI1_Init+0x74>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001cb2:	4805      	ldr	r0, [pc, #20]	@ (8001cc8 <MX_SPI1_Init+0x74>)
 8001cb4:	f005 ff90 	bl	8007bd8 <HAL_SPI_Init>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001cbe:	f7ff fed4 	bl	8001a6a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001cc2:	bf00      	nop
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	200004a0 	.word	0x200004a0
 8001ccc:	40013000 	.word	0x40013000

08001cd0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b08a      	sub	sp, #40	@ 0x28
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd8:	f107 0314 	add.w	r3, r7, #20
 8001cdc:	2200      	movs	r2, #0
 8001cde:	601a      	str	r2, [r3, #0]
 8001ce0:	605a      	str	r2, [r3, #4]
 8001ce2:	609a      	str	r2, [r3, #8]
 8001ce4:	60da      	str	r2, [r3, #12]
 8001ce6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a17      	ldr	r2, [pc, #92]	@ (8001d4c <HAL_SPI_MspInit+0x7c>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d127      	bne.n	8001d42 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001cf2:	4b17      	ldr	r3, [pc, #92]	@ (8001d50 <HAL_SPI_MspInit+0x80>)
 8001cf4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cf6:	4a16      	ldr	r2, [pc, #88]	@ (8001d50 <HAL_SPI_MspInit+0x80>)
 8001cf8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001cfc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001cfe:	4b14      	ldr	r3, [pc, #80]	@ (8001d50 <HAL_SPI_MspInit+0x80>)
 8001d00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d06:	613b      	str	r3, [r7, #16]
 8001d08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d0a:	4b11      	ldr	r3, [pc, #68]	@ (8001d50 <HAL_SPI_MspInit+0x80>)
 8001d0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d0e:	4a10      	ldr	r2, [pc, #64]	@ (8001d50 <HAL_SPI_MspInit+0x80>)
 8001d10:	f043 0302 	orr.w	r3, r3, #2
 8001d14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d16:	4b0e      	ldr	r3, [pc, #56]	@ (8001d50 <HAL_SPI_MspInit+0x80>)
 8001d18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d1a:	f003 0302 	and.w	r3, r3, #2
 8001d1e:	60fb      	str	r3, [r7, #12]
 8001d20:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001d22:	2338      	movs	r3, #56	@ 0x38
 8001d24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d26:	2302      	movs	r3, #2
 8001d28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d32:	2305      	movs	r3, #5
 8001d34:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d36:	f107 0314 	add.w	r3, r7, #20
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	4805      	ldr	r0, [pc, #20]	@ (8001d54 <HAL_SPI_MspInit+0x84>)
 8001d3e:	f004 fcc5 	bl	80066cc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001d42:	bf00      	nop
 8001d44:	3728      	adds	r7, #40	@ 0x28
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	40013000 	.word	0x40013000
 8001d50:	40021000 	.word	0x40021000
 8001d54:	48000400 	.word	0x48000400

08001d58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d5e:	4b0f      	ldr	r3, [pc, #60]	@ (8001d9c <HAL_MspInit+0x44>)
 8001d60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d62:	4a0e      	ldr	r2, [pc, #56]	@ (8001d9c <HAL_MspInit+0x44>)
 8001d64:	f043 0301 	orr.w	r3, r3, #1
 8001d68:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d6a:	4b0c      	ldr	r3, [pc, #48]	@ (8001d9c <HAL_MspInit+0x44>)
 8001d6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	607b      	str	r3, [r7, #4]
 8001d74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d76:	4b09      	ldr	r3, [pc, #36]	@ (8001d9c <HAL_MspInit+0x44>)
 8001d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d7a:	4a08      	ldr	r2, [pc, #32]	@ (8001d9c <HAL_MspInit+0x44>)
 8001d7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d80:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d82:	4b06      	ldr	r3, [pc, #24]	@ (8001d9c <HAL_MspInit+0x44>)
 8001d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d8a:	603b      	str	r3, [r7, #0]
 8001d8c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001d8e:	f004 fff5 	bl	8006d7c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d92:	bf00      	nop
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40021000 	.word	0x40021000

08001da0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001da4:	bf00      	nop
 8001da6:	e7fd      	b.n	8001da4 <NMI_Handler+0x4>

08001da8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dac:	bf00      	nop
 8001dae:	e7fd      	b.n	8001dac <HardFault_Handler+0x4>

08001db0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001db4:	bf00      	nop
 8001db6:	e7fd      	b.n	8001db4 <MemManage_Handler+0x4>

08001db8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dbc:	bf00      	nop
 8001dbe:	e7fd      	b.n	8001dbc <BusFault_Handler+0x4>

08001dc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dc4:	bf00      	nop
 8001dc6:	e7fd      	b.n	8001dc4 <UsageFault_Handler+0x4>

08001dc8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dcc:	bf00      	nop
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr

08001dd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dda:	bf00      	nop
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr

08001de4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001de8:	bf00      	nop
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr

08001df2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001df6:	f000 fcb3 	bl	8002760 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}
	...

08001e00 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001e04:	4802      	ldr	r0, [pc, #8]	@ (8001e10 <DMA1_Channel1_IRQHandler+0x10>)
 8001e06:	f004 f962 	bl	80060ce <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001e0a:	bf00      	nop
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	20000634 	.word	0x20000634

08001e14 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001e18:	4802      	ldr	r0, [pc, #8]	@ (8001e24 <DMA1_Channel2_IRQHandler+0x10>)
 8001e1a:	f004 f958 	bl	80060ce <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001e1e:	bf00      	nop
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	20000694 	.word	0x20000694

08001e28 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001e2c:	4803      	ldr	r0, [pc, #12]	@ (8001e3c <ADC1_2_IRQHandler+0x14>)
 8001e2e:	f001 f969 	bl	8003104 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001e32:	4803      	ldr	r0, [pc, #12]	@ (8001e40 <ADC1_2_IRQHandler+0x18>)
 8001e34:	f001 f966 	bl	8003104 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001e38:	bf00      	nop
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	20000274 	.word	0x20000274
 8001e40:	200002e0 	.word	0x200002e0

08001e44 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001e48:	4802      	ldr	r0, [pc, #8]	@ (8001e54 <USART3_IRQHandler+0x10>)
 8001e4a:	f008 fa45 	bl	800a2d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001e4e:	bf00      	nop
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	200005a0 	.word	0x200005a0

08001e58 <COMP1_2_3_IRQHandler>:

/**
  * @brief This function handles COMP1, COMP2 and COMP3 interrupts through EXTI lines 21, 22 and 29.
  */
void COMP1_2_3_IRQHandler(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN COMP1_2_3_IRQn 0 */

  /* USER CODE END COMP1_2_3_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp1);
 8001e5c:	4802      	ldr	r0, [pc, #8]	@ (8001e68 <COMP1_2_3_IRQHandler+0x10>)
 8001e5e:	f003 fb89 	bl	8005574 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN COMP1_2_3_IRQn 1 */

  /* USER CODE END COMP1_2_3_IRQn 1 */
}
 8001e62:	bf00      	nop
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	20000350 	.word	0x20000350

08001e6c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  return 1;
 8001e70:	2301      	movs	r3, #1
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr

08001e7c <_kill>:

int _kill(int pid, int sig)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
 8001e84:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e86:	f00d fd53 	bl	800f930 <__errno>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2216      	movs	r2, #22
 8001e8e:	601a      	str	r2, [r3, #0]
  return -1;
 8001e90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3708      	adds	r7, #8
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}

08001e9c <_exit>:

void _exit (int status)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ea4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ea8:	6878      	ldr	r0, [r7, #4]
 8001eaa:	f7ff ffe7 	bl	8001e7c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001eae:	bf00      	nop
 8001eb0:	e7fd      	b.n	8001eae <_exit+0x12>

08001eb2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001eb2:	b580      	push	{r7, lr}
 8001eb4:	b086      	sub	sp, #24
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	60f8      	str	r0, [r7, #12]
 8001eba:	60b9      	str	r1, [r7, #8]
 8001ebc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	617b      	str	r3, [r7, #20]
 8001ec2:	e00a      	b.n	8001eda <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ec4:	f3af 8000 	nop.w
 8001ec8:	4601      	mov	r1, r0
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	1c5a      	adds	r2, r3, #1
 8001ece:	60ba      	str	r2, [r7, #8]
 8001ed0:	b2ca      	uxtb	r2, r1
 8001ed2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	617b      	str	r3, [r7, #20]
 8001eda:	697a      	ldr	r2, [r7, #20]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	429a      	cmp	r2, r3
 8001ee0:	dbf0      	blt.n	8001ec4 <_read+0x12>
  }

  return len;
 8001ee2:	687b      	ldr	r3, [r7, #4]
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3718      	adds	r7, #24
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}

08001eec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b086      	sub	sp, #24
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	60f8      	str	r0, [r7, #12]
 8001ef4:	60b9      	str	r1, [r7, #8]
 8001ef6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ef8:	2300      	movs	r3, #0
 8001efa:	617b      	str	r3, [r7, #20]
 8001efc:	e009      	b.n	8001f12 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	1c5a      	adds	r2, r3, #1
 8001f02:	60ba      	str	r2, [r7, #8]
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	4618      	mov	r0, r3
 8001f08:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	3301      	adds	r3, #1
 8001f10:	617b      	str	r3, [r7, #20]
 8001f12:	697a      	ldr	r2, [r7, #20]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	429a      	cmp	r2, r3
 8001f18:	dbf1      	blt.n	8001efe <_write+0x12>
  }
  return len;
 8001f1a:	687b      	ldr	r3, [r7, #4]
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3718      	adds	r7, #24
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <_close>:

int _close(int file)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	370c      	adds	r7, #12
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f4c:	605a      	str	r2, [r3, #4]
  return 0;
 8001f4e:	2300      	movs	r3, #0
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <_isatty>:

int _isatty(int file)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b083      	sub	sp, #12
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f64:	2301      	movs	r3, #1
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr

08001f72 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f72:	b480      	push	{r7}
 8001f74:	b085      	sub	sp, #20
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	60f8      	str	r0, [r7, #12]
 8001f7a:	60b9      	str	r1, [r7, #8]
 8001f7c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f7e:	2300      	movs	r3, #0
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3714      	adds	r7, #20
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b086      	sub	sp, #24
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f94:	4a14      	ldr	r2, [pc, #80]	@ (8001fe8 <_sbrk+0x5c>)
 8001f96:	4b15      	ldr	r3, [pc, #84]	@ (8001fec <_sbrk+0x60>)
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fa0:	4b13      	ldr	r3, [pc, #76]	@ (8001ff0 <_sbrk+0x64>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d102      	bne.n	8001fae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fa8:	4b11      	ldr	r3, [pc, #68]	@ (8001ff0 <_sbrk+0x64>)
 8001faa:	4a12      	ldr	r2, [pc, #72]	@ (8001ff4 <_sbrk+0x68>)
 8001fac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fae:	4b10      	ldr	r3, [pc, #64]	@ (8001ff0 <_sbrk+0x64>)
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	693a      	ldr	r2, [r7, #16]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d207      	bcs.n	8001fcc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fbc:	f00d fcb8 	bl	800f930 <__errno>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	220c      	movs	r2, #12
 8001fc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001fca:	e009      	b.n	8001fe0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fcc:	4b08      	ldr	r3, [pc, #32]	@ (8001ff0 <_sbrk+0x64>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fd2:	4b07      	ldr	r3, [pc, #28]	@ (8001ff0 <_sbrk+0x64>)
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4413      	add	r3, r2
 8001fda:	4a05      	ldr	r2, [pc, #20]	@ (8001ff0 <_sbrk+0x64>)
 8001fdc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fde:	68fb      	ldr	r3, [r7, #12]
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3718      	adds	r7, #24
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	20008000 	.word	0x20008000
 8001fec:	00000400 	.word	0x00000400
 8001ff0:	20000504 	.word	0x20000504
 8001ff4:	20000a88 	.word	0x20000a88

08001ff8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001ffc:	4b06      	ldr	r3, [pc, #24]	@ (8002018 <SystemInit+0x20>)
 8001ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002002:	4a05      	ldr	r2, [pc, #20]	@ (8002018 <SystemInit+0x20>)
 8002004:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002008:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800200c:	bf00      	nop
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	e000ed00 	.word	0xe000ed00

0800201c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b09e      	sub	sp, #120	@ 0x78
 8002020:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002022:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002026:	2200      	movs	r2, #0
 8002028:	601a      	str	r2, [r3, #0]
 800202a:	605a      	str	r2, [r3, #4]
 800202c:	609a      	str	r2, [r3, #8]
 800202e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002030:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	605a      	str	r2, [r3, #4]
 800203a:	609a      	str	r2, [r3, #8]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 800203c:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	605a      	str	r2, [r3, #4]
 8002046:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002048:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800204c:	2200      	movs	r2, #0
 800204e:	601a      	str	r2, [r3, #0]
 8002050:	605a      	str	r2, [r3, #4]
 8002052:	609a      	str	r2, [r3, #8]
 8002054:	60da      	str	r2, [r3, #12]
 8002056:	611a      	str	r2, [r3, #16]
 8002058:	615a      	str	r2, [r3, #20]
 800205a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800205c:	463b      	mov	r3, r7
 800205e:	2234      	movs	r2, #52	@ 0x34
 8002060:	2100      	movs	r1, #0
 8002062:	4618      	mov	r0, r3
 8002064:	f00d fc00 	bl	800f868 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002068:	4b64      	ldr	r3, [pc, #400]	@ (80021fc <MX_TIM1_Init+0x1e0>)
 800206a:	4a65      	ldr	r2, [pc, #404]	@ (8002200 <MX_TIM1_Init+0x1e4>)
 800206c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1-1;
 800206e:	4b63      	ldr	r3, [pc, #396]	@ (80021fc <MX_TIM1_Init+0x1e0>)
 8002070:	2200      	movs	r2, #0
 8002072:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002074:	4b61      	ldr	r3, [pc, #388]	@ (80021fc <MX_TIM1_Init+0x1e0>)
 8002076:	2220      	movs	r2, #32
 8002078:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7999;
 800207a:	4b60      	ldr	r3, [pc, #384]	@ (80021fc <MX_TIM1_Init+0x1e0>)
 800207c:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8002080:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8002082:	4b5e      	ldr	r3, [pc, #376]	@ (80021fc <MX_TIM1_Init+0x1e0>)
 8002084:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002088:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 800208a:	4b5c      	ldr	r3, [pc, #368]	@ (80021fc <MX_TIM1_Init+0x1e0>)
 800208c:	2201      	movs	r2, #1
 800208e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002090:	4b5a      	ldr	r3, [pc, #360]	@ (80021fc <MX_TIM1_Init+0x1e0>)
 8002092:	2200      	movs	r2, #0
 8002094:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002096:	4859      	ldr	r0, [pc, #356]	@ (80021fc <MX_TIM1_Init+0x1e0>)
 8002098:	f006 f9de 	bl	8008458 <HAL_TIM_Base_Init>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80020a2:	f7ff fce2 	bl	8001a6a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020aa:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80020ac:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80020b0:	4619      	mov	r1, r3
 80020b2:	4852      	ldr	r0, [pc, #328]	@ (80021fc <MX_TIM1_Init+0x1e0>)
 80020b4:	f006 fd96 	bl	8008be4 <HAL_TIM_ConfigClockSource>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80020be:	f7ff fcd4 	bl	8001a6a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80020c2:	484e      	ldr	r0, [pc, #312]	@ (80021fc <MX_TIM1_Init+0x1e0>)
 80020c4:	f006 fa82 	bl	80085cc <HAL_TIM_PWM_Init>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 80020ce:	f7ff fccc 	bl	8001a6a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80020d2:	2370      	movs	r3, #112	@ 0x70
 80020d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80020d6:	2300      	movs	r3, #0
 80020d8:	663b      	str	r3, [r7, #96]	@ 0x60
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020da:	2300      	movs	r3, #0
 80020dc:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80020de:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80020e2:	4619      	mov	r1, r3
 80020e4:	4845      	ldr	r0, [pc, #276]	@ (80021fc <MX_TIM1_Init+0x1e0>)
 80020e6:	f007 fd8d 	bl	8009c04 <HAL_TIMEx_MasterConfigSynchronization>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <MX_TIM1_Init+0xd8>
  {
    Error_Handler();
 80020f0:	f7ff fcbb 	bl	8001a6a <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 80020f4:	2302      	movs	r3, #2
 80020f6:	653b      	str	r3, [r7, #80]	@ 0x50
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 80020f8:	2301      	movs	r3, #1
 80020fa:	657b      	str	r3, [r7, #84]	@ 0x54
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 80020fc:	2300      	movs	r3, #0
 80020fe:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8002100:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002104:	461a      	mov	r2, r3
 8002106:	2101      	movs	r1, #1
 8002108:	483c      	ldr	r0, [pc, #240]	@ (80021fc <MX_TIM1_Init+0x1e0>)
 800210a:	f007 fe89 	bl	8009e20 <HAL_TIMEx_ConfigBreakInput>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8002114:	f7ff fca9 	bl	8001a6a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002118:	2360      	movs	r3, #96	@ 0x60
 800211a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 800211c:	2300      	movs	r3, #0
 800211e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002120:	2300      	movs	r3, #0
 8002122:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002124:	2300      	movs	r3, #0
 8002126:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002128:	2300      	movs	r3, #0
 800212a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800212c:	2300      	movs	r3, #0
 800212e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002130:	2300      	movs	r3, #0
 8002132:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002134:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002138:	2200      	movs	r2, #0
 800213a:	4619      	mov	r1, r3
 800213c:	482f      	ldr	r0, [pc, #188]	@ (80021fc <MX_TIM1_Init+0x1e0>)
 800213e:	f006 fc3d 	bl	80089bc <HAL_TIM_PWM_ConfigChannel>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d001      	beq.n	800214c <MX_TIM1_Init+0x130>
  {
    Error_Handler();
 8002148:	f7ff fc8f 	bl	8001a6a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800214c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002150:	2204      	movs	r2, #4
 8002152:	4619      	mov	r1, r3
 8002154:	4829      	ldr	r0, [pc, #164]	@ (80021fc <MX_TIM1_Init+0x1e0>)
 8002156:	f006 fc31 	bl	80089bc <HAL_TIM_PWM_ConfigChannel>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d001      	beq.n	8002164 <MX_TIM1_Init+0x148>
  {
    Error_Handler();
 8002160:	f7ff fc83 	bl	8001a6a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002164:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002168:	2208      	movs	r2, #8
 800216a:	4619      	mov	r1, r3
 800216c:	4823      	ldr	r0, [pc, #140]	@ (80021fc <MX_TIM1_Init+0x1e0>)
 800216e:	f006 fc25 	bl	80089bc <HAL_TIM_PWM_ConfigChannel>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <MX_TIM1_Init+0x160>
  {
    Error_Handler();
 8002178:	f7ff fc77 	bl	8001a6a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 800217c:	2370      	movs	r3, #112	@ 0x70
 800217e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 7998;
 8002180:	f641 733e 	movw	r3, #7998	@ 0x1f3e
 8002184:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002186:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800218a:	220c      	movs	r2, #12
 800218c:	4619      	mov	r1, r3
 800218e:	481b      	ldr	r0, [pc, #108]	@ (80021fc <MX_TIM1_Init+0x1e0>)
 8002190:	f006 fc14 	bl	80089bc <HAL_TIM_PWM_ConfigChannel>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <MX_TIM1_Init+0x182>
  {
    Error_Handler();
 800219a:	f7ff fc66 	bl	8001a6a <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800219e:	2300      	movs	r3, #0
 80021a0:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80021a2:	2300      	movs	r3, #0
 80021a4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80021a6:	2300      	movs	r3, #0
 80021a8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 120;
 80021aa:	2378      	movs	r3, #120	@ 0x78
 80021ac:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 80021ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021b2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80021b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021b8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 2;
 80021ba:	2302      	movs	r3, #2
 80021bc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80021be:	2300      	movs	r3, #0
 80021c0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80021c2:	2300      	movs	r3, #0
 80021c4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80021c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021ca:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80021cc:	2300      	movs	r3, #0
 80021ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80021d0:	2300      	movs	r3, #0
 80021d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80021d4:	2300      	movs	r3, #0
 80021d6:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80021d8:	463b      	mov	r3, r7
 80021da:	4619      	mov	r1, r3
 80021dc:	4807      	ldr	r0, [pc, #28]	@ (80021fc <MX_TIM1_Init+0x1e0>)
 80021de:	f007 fd93 	bl	8009d08 <HAL_TIMEx_ConfigBreakDeadTime>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d001      	beq.n	80021ec <MX_TIM1_Init+0x1d0>
  {
    Error_Handler();
 80021e8:	f7ff fc3f 	bl	8001a6a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80021ec:	4803      	ldr	r0, [pc, #12]	@ (80021fc <MX_TIM1_Init+0x1e0>)
 80021ee:	f000 f8c9 	bl	8002384 <HAL_TIM_MspPostInit>

}
 80021f2:	bf00      	nop
 80021f4:	3778      	adds	r7, #120	@ 0x78
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	20000508 	.word	0x20000508
 8002200:	40012c00 	.word	0x40012c00

08002204 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b08c      	sub	sp, #48	@ 0x30
 8002208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800220a:	f107 0320 	add.w	r3, r7, #32
 800220e:	2200      	movs	r2, #0
 8002210:	601a      	str	r2, [r3, #0]
 8002212:	605a      	str	r2, [r3, #4]
 8002214:	609a      	str	r2, [r3, #8]
 8002216:	60da      	str	r2, [r3, #12]
  TIM_HallSensor_InitTypeDef sConfig = {0};
 8002218:	f107 0310 	add.w	r3, r7, #16
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	605a      	str	r2, [r3, #4]
 8002222:	609a      	str	r2, [r3, #8]
 8002224:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002226:	1d3b      	adds	r3, r7, #4
 8002228:	2200      	movs	r2, #0
 800222a:	601a      	str	r2, [r3, #0]
 800222c:	605a      	str	r2, [r3, #4]
 800222e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002230:	4b26      	ldr	r3, [pc, #152]	@ (80022cc <MX_TIM4_Init+0xc8>)
 8002232:	4a27      	ldr	r2, [pc, #156]	@ (80022d0 <MX_TIM4_Init+0xcc>)
 8002234:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16-1;
 8002236:	4b25      	ldr	r3, [pc, #148]	@ (80022cc <MX_TIM4_Init+0xc8>)
 8002238:	220f      	movs	r2, #15
 800223a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800223c:	4b23      	ldr	r3, [pc, #140]	@ (80022cc <MX_TIM4_Init+0xc8>)
 800223e:	2200      	movs	r2, #0
 8002240:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002242:	4b22      	ldr	r3, [pc, #136]	@ (80022cc <MX_TIM4_Init+0xc8>)
 8002244:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002248:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800224a:	4b20      	ldr	r3, [pc, #128]	@ (80022cc <MX_TIM4_Init+0xc8>)
 800224c:	2200      	movs	r2, #0
 800224e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002250:	4b1e      	ldr	r3, [pc, #120]	@ (80022cc <MX_TIM4_Init+0xc8>)
 8002252:	2200      	movs	r2, #0
 8002254:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002256:	481d      	ldr	r0, [pc, #116]	@ (80022cc <MX_TIM4_Init+0xc8>)
 8002258:	f006 f8fe 	bl	8008458 <HAL_TIM_Base_Init>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <MX_TIM4_Init+0x62>
  {
    Error_Handler();
 8002262:	f7ff fc02 	bl	8001a6a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002266:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800226a:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800226c:	f107 0320 	add.w	r3, r7, #32
 8002270:	4619      	mov	r1, r3
 8002272:	4816      	ldr	r0, [pc, #88]	@ (80022cc <MX_TIM4_Init+0xc8>)
 8002274:	f006 fcb6 	bl	8008be4 <HAL_TIM_ConfigClockSource>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800227e:	f7ff fbf4 	bl	8001a6a <Error_Handler>
  }
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002282:	2300      	movs	r3, #0
 8002284:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002286:	2300      	movs	r3, #0
 8002288:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 10;
 800228a:	230a      	movs	r3, #10
 800228c:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 5;
 800228e:	2305      	movs	r3, #5
 8002290:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim4, &sConfig) != HAL_OK)
 8002292:	f107 0310 	add.w	r3, r7, #16
 8002296:	4619      	mov	r1, r3
 8002298:	480c      	ldr	r0, [pc, #48]	@ (80022cc <MX_TIM4_Init+0xc8>)
 800229a:	f007 fa58 	bl	800974e <HAL_TIMEx_HallSensor_Init>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <MX_TIM4_Init+0xa4>
  {
    Error_Handler();
 80022a4:	f7ff fbe1 	bl	8001a6a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80022a8:	2350      	movs	r3, #80	@ 0x50
 80022aa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022ac:	2300      	movs	r3, #0
 80022ae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80022b0:	1d3b      	adds	r3, r7, #4
 80022b2:	4619      	mov	r1, r3
 80022b4:	4805      	ldr	r0, [pc, #20]	@ (80022cc <MX_TIM4_Init+0xc8>)
 80022b6:	f007 fca5 	bl	8009c04 <HAL_TIMEx_MasterConfigSynchronization>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <MX_TIM4_Init+0xc0>
  {
    Error_Handler();
 80022c0:	f7ff fbd3 	bl	8001a6a <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80022c4:	bf00      	nop
 80022c6:	3730      	adds	r7, #48	@ 0x30
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	20000554 	.word	0x20000554
 80022d0:	40000800 	.word	0x40000800

080022d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b08a      	sub	sp, #40	@ 0x28
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022dc:	f107 0314 	add.w	r3, r7, #20
 80022e0:	2200      	movs	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]
 80022e4:	605a      	str	r2, [r3, #4]
 80022e6:	609a      	str	r2, [r3, #8]
 80022e8:	60da      	str	r2, [r3, #12]
 80022ea:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a20      	ldr	r2, [pc, #128]	@ (8002374 <HAL_TIM_Base_MspInit+0xa0>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d10c      	bne.n	8002310 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80022f6:	4b20      	ldr	r3, [pc, #128]	@ (8002378 <HAL_TIM_Base_MspInit+0xa4>)
 80022f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022fa:	4a1f      	ldr	r2, [pc, #124]	@ (8002378 <HAL_TIM_Base_MspInit+0xa4>)
 80022fc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002300:	6613      	str	r3, [r2, #96]	@ 0x60
 8002302:	4b1d      	ldr	r3, [pc, #116]	@ (8002378 <HAL_TIM_Base_MspInit+0xa4>)
 8002304:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002306:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800230a:	613b      	str	r3, [r7, #16]
 800230c:	693b      	ldr	r3, [r7, #16]

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800230e:	e02d      	b.n	800236c <HAL_TIM_Base_MspInit+0x98>
  else if(tim_baseHandle->Instance==TIM4)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a19      	ldr	r2, [pc, #100]	@ (800237c <HAL_TIM_Base_MspInit+0xa8>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d128      	bne.n	800236c <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800231a:	4b17      	ldr	r3, [pc, #92]	@ (8002378 <HAL_TIM_Base_MspInit+0xa4>)
 800231c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800231e:	4a16      	ldr	r2, [pc, #88]	@ (8002378 <HAL_TIM_Base_MspInit+0xa4>)
 8002320:	f043 0304 	orr.w	r3, r3, #4
 8002324:	6593      	str	r3, [r2, #88]	@ 0x58
 8002326:	4b14      	ldr	r3, [pc, #80]	@ (8002378 <HAL_TIM_Base_MspInit+0xa4>)
 8002328:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800232a:	f003 0304 	and.w	r3, r3, #4
 800232e:	60fb      	str	r3, [r7, #12]
 8002330:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002332:	4b11      	ldr	r3, [pc, #68]	@ (8002378 <HAL_TIM_Base_MspInit+0xa4>)
 8002334:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002336:	4a10      	ldr	r2, [pc, #64]	@ (8002378 <HAL_TIM_Base_MspInit+0xa4>)
 8002338:	f043 0302 	orr.w	r3, r3, #2
 800233c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800233e:	4b0e      	ldr	r3, [pc, #56]	@ (8002378 <HAL_TIM_Base_MspInit+0xa4>)
 8002340:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002342:	f003 0302 	and.w	r3, r3, #2
 8002346:	60bb      	str	r3, [r7, #8]
 8002348:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 800234a:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 800234e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002350:	2302      	movs	r3, #2
 8002352:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002354:	2300      	movs	r3, #0
 8002356:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002358:	2300      	movs	r3, #0
 800235a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800235c:	2302      	movs	r3, #2
 800235e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002360:	f107 0314 	add.w	r3, r7, #20
 8002364:	4619      	mov	r1, r3
 8002366:	4806      	ldr	r0, [pc, #24]	@ (8002380 <HAL_TIM_Base_MspInit+0xac>)
 8002368:	f004 f9b0 	bl	80066cc <HAL_GPIO_Init>
}
 800236c:	bf00      	nop
 800236e:	3728      	adds	r7, #40	@ 0x28
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	40012c00 	.word	0x40012c00
 8002378:	40021000 	.word	0x40021000
 800237c:	40000800 	.word	0x40000800
 8002380:	48000400 	.word	0x48000400

08002384 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b08a      	sub	sp, #40	@ 0x28
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800238c:	f107 0314 	add.w	r3, r7, #20
 8002390:	2200      	movs	r2, #0
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	605a      	str	r2, [r3, #4]
 8002396:	609a      	str	r2, [r3, #8]
 8002398:	60da      	str	r2, [r3, #12]
 800239a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a29      	ldr	r2, [pc, #164]	@ (8002448 <HAL_TIM_MspPostInit+0xc4>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d14b      	bne.n	800243e <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023a6:	4b29      	ldr	r3, [pc, #164]	@ (800244c <HAL_TIM_MspPostInit+0xc8>)
 80023a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023aa:	4a28      	ldr	r2, [pc, #160]	@ (800244c <HAL_TIM_MspPostInit+0xc8>)
 80023ac:	f043 0302 	orr.w	r3, r3, #2
 80023b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023b2:	4b26      	ldr	r3, [pc, #152]	@ (800244c <HAL_TIM_MspPostInit+0xc8>)
 80023b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023b6:	f003 0302 	and.w	r3, r3, #2
 80023ba:	613b      	str	r3, [r7, #16]
 80023bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023be:	4b23      	ldr	r3, [pc, #140]	@ (800244c <HAL_TIM_MspPostInit+0xc8>)
 80023c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023c2:	4a22      	ldr	r2, [pc, #136]	@ (800244c <HAL_TIM_MspPostInit+0xc8>)
 80023c4:	f043 0301 	orr.w	r3, r3, #1
 80023c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023ca:	4b20      	ldr	r3, [pc, #128]	@ (800244c <HAL_TIM_MspPostInit+0xc8>)
 80023cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ce:	f003 0301 	and.w	r3, r3, #1
 80023d2:	60fb      	str	r3, [r7, #12]
 80023d4:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80023d6:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80023da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023dc:	2302      	movs	r3, #2
 80023de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e0:	2300      	movs	r3, #0
 80023e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e4:	2300      	movs	r3, #0
 80023e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80023e8:	2306      	movs	r3, #6
 80023ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ec:	f107 0314 	add.w	r3, r7, #20
 80023f0:	4619      	mov	r1, r3
 80023f2:	4817      	ldr	r0, [pc, #92]	@ (8002450 <HAL_TIM_MspPostInit+0xcc>)
 80023f4:	f004 f96a 	bl	80066cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80023f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80023fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fe:	2302      	movs	r3, #2
 8002400:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002402:	2300      	movs	r3, #0
 8002404:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002406:	2300      	movs	r3, #0
 8002408:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800240a:	2304      	movs	r3, #4
 800240c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800240e:	f107 0314 	add.w	r3, r7, #20
 8002412:	4619      	mov	r1, r3
 8002414:	480e      	ldr	r0, [pc, #56]	@ (8002450 <HAL_TIM_MspPostInit+0xcc>)
 8002416:	f004 f959 	bl	80066cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800241a:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800241e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002420:	2302      	movs	r3, #2
 8002422:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002424:	2300      	movs	r3, #0
 8002426:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002428:	2300      	movs	r3, #0
 800242a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800242c:	2306      	movs	r3, #6
 800242e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002430:	f107 0314 	add.w	r3, r7, #20
 8002434:	4619      	mov	r1, r3
 8002436:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800243a:	f004 f947 	bl	80066cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800243e:	bf00      	nop
 8002440:	3728      	adds	r7, #40	@ 0x28
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	40012c00 	.word	0x40012c00
 800244c:	40021000 	.word	0x40021000
 8002450:	48000400 	.word	0x48000400

08002454 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002458:	4b22      	ldr	r3, [pc, #136]	@ (80024e4 <MX_USART3_UART_Init+0x90>)
 800245a:	4a23      	ldr	r2, [pc, #140]	@ (80024e8 <MX_USART3_UART_Init+0x94>)
 800245c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 800245e:	4b21      	ldr	r3, [pc, #132]	@ (80024e4 <MX_USART3_UART_Init+0x90>)
 8002460:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8002464:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002466:	4b1f      	ldr	r3, [pc, #124]	@ (80024e4 <MX_USART3_UART_Init+0x90>)
 8002468:	2200      	movs	r2, #0
 800246a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800246c:	4b1d      	ldr	r3, [pc, #116]	@ (80024e4 <MX_USART3_UART_Init+0x90>)
 800246e:	2200      	movs	r2, #0
 8002470:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002472:	4b1c      	ldr	r3, [pc, #112]	@ (80024e4 <MX_USART3_UART_Init+0x90>)
 8002474:	2200      	movs	r2, #0
 8002476:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002478:	4b1a      	ldr	r3, [pc, #104]	@ (80024e4 <MX_USART3_UART_Init+0x90>)
 800247a:	220c      	movs	r2, #12
 800247c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800247e:	4b19      	ldr	r3, [pc, #100]	@ (80024e4 <MX_USART3_UART_Init+0x90>)
 8002480:	2200      	movs	r2, #0
 8002482:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002484:	4b17      	ldr	r3, [pc, #92]	@ (80024e4 <MX_USART3_UART_Init+0x90>)
 8002486:	2200      	movs	r2, #0
 8002488:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800248a:	4b16      	ldr	r3, [pc, #88]	@ (80024e4 <MX_USART3_UART_Init+0x90>)
 800248c:	2200      	movs	r2, #0
 800248e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002490:	4b14      	ldr	r3, [pc, #80]	@ (80024e4 <MX_USART3_UART_Init+0x90>)
 8002492:	2200      	movs	r2, #0
 8002494:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002496:	4b13      	ldr	r3, [pc, #76]	@ (80024e4 <MX_USART3_UART_Init+0x90>)
 8002498:	2200      	movs	r2, #0
 800249a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800249c:	4811      	ldr	r0, [pc, #68]	@ (80024e4 <MX_USART3_UART_Init+0x90>)
 800249e:	f007 fdbc 	bl	800a01a <HAL_UART_Init>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80024a8:	f7ff fadf 	bl	8001a6a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024ac:	2100      	movs	r1, #0
 80024ae:	480d      	ldr	r0, [pc, #52]	@ (80024e4 <MX_USART3_UART_Init+0x90>)
 80024b0:	f009 fa39 	bl	800b926 <HAL_UARTEx_SetTxFifoThreshold>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d001      	beq.n	80024be <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80024ba:	f7ff fad6 	bl	8001a6a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024be:	2100      	movs	r1, #0
 80024c0:	4808      	ldr	r0, [pc, #32]	@ (80024e4 <MX_USART3_UART_Init+0x90>)
 80024c2:	f009 fa6e 	bl	800b9a2 <HAL_UARTEx_SetRxFifoThreshold>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d001      	beq.n	80024d0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80024cc:	f7ff facd 	bl	8001a6a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80024d0:	4804      	ldr	r0, [pc, #16]	@ (80024e4 <MX_USART3_UART_Init+0x90>)
 80024d2:	f009 f9ef 	bl	800b8b4 <HAL_UARTEx_DisableFifoMode>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d001      	beq.n	80024e0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80024dc:	f7ff fac5 	bl	8001a6a <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80024e0:	bf00      	nop
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	200005a0 	.word	0x200005a0
 80024e8:	40004800 	.word	0x40004800

080024ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b09a      	sub	sp, #104	@ 0x68
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024f4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80024f8:	2200      	movs	r2, #0
 80024fa:	601a      	str	r2, [r3, #0]
 80024fc:	605a      	str	r2, [r3, #4]
 80024fe:	609a      	str	r2, [r3, #8]
 8002500:	60da      	str	r2, [r3, #12]
 8002502:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002504:	f107 0310 	add.w	r3, r7, #16
 8002508:	2244      	movs	r2, #68	@ 0x44
 800250a:	2100      	movs	r1, #0
 800250c:	4618      	mov	r0, r3
 800250e:	f00d f9ab 	bl	800f868 <memset>
  if(uartHandle->Instance==USART3)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a4d      	ldr	r2, [pc, #308]	@ (800264c <HAL_UART_MspInit+0x160>)
 8002518:	4293      	cmp	r3, r2
 800251a:	f040 8092 	bne.w	8002642 <HAL_UART_MspInit+0x156>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800251e:	2304      	movs	r3, #4
 8002520:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002522:	2300      	movs	r3, #0
 8002524:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002526:	f107 0310 	add.w	r3, r7, #16
 800252a:	4618      	mov	r0, r3
 800252c:	f005 f964 	bl	80077f8 <HAL_RCCEx_PeriphCLKConfig>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d001      	beq.n	800253a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002536:	f7ff fa98 	bl	8001a6a <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800253a:	4b45      	ldr	r3, [pc, #276]	@ (8002650 <HAL_UART_MspInit+0x164>)
 800253c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800253e:	4a44      	ldr	r2, [pc, #272]	@ (8002650 <HAL_UART_MspInit+0x164>)
 8002540:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002544:	6593      	str	r3, [r2, #88]	@ 0x58
 8002546:	4b42      	ldr	r3, [pc, #264]	@ (8002650 <HAL_UART_MspInit+0x164>)
 8002548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800254a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800254e:	60fb      	str	r3, [r7, #12]
 8002550:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002552:	4b3f      	ldr	r3, [pc, #252]	@ (8002650 <HAL_UART_MspInit+0x164>)
 8002554:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002556:	4a3e      	ldr	r2, [pc, #248]	@ (8002650 <HAL_UART_MspInit+0x164>)
 8002558:	f043 0302 	orr.w	r3, r3, #2
 800255c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800255e:	4b3c      	ldr	r3, [pc, #240]	@ (8002650 <HAL_UART_MspInit+0x164>)
 8002560:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002562:	f003 0302 	and.w	r3, r3, #2
 8002566:	60bb      	str	r3, [r7, #8]
 8002568:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800256a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800256e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002570:	2302      	movs	r3, #2
 8002572:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002574:	2300      	movs	r3, #0
 8002576:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002578:	2300      	movs	r3, #0
 800257a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800257c:	2307      	movs	r3, #7
 800257e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002580:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002584:	4619      	mov	r1, r3
 8002586:	4833      	ldr	r0, [pc, #204]	@ (8002654 <HAL_UART_MspInit+0x168>)
 8002588:	f004 f8a0 	bl	80066cc <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel1;
 800258c:	4b32      	ldr	r3, [pc, #200]	@ (8002658 <HAL_UART_MspInit+0x16c>)
 800258e:	4a33      	ldr	r2, [pc, #204]	@ (800265c <HAL_UART_MspInit+0x170>)
 8002590:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8002592:	4b31      	ldr	r3, [pc, #196]	@ (8002658 <HAL_UART_MspInit+0x16c>)
 8002594:	221d      	movs	r2, #29
 8002596:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002598:	4b2f      	ldr	r3, [pc, #188]	@ (8002658 <HAL_UART_MspInit+0x16c>)
 800259a:	2210      	movs	r2, #16
 800259c:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800259e:	4b2e      	ldr	r3, [pc, #184]	@ (8002658 <HAL_UART_MspInit+0x16c>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80025a4:	4b2c      	ldr	r3, [pc, #176]	@ (8002658 <HAL_UART_MspInit+0x16c>)
 80025a6:	2280      	movs	r2, #128	@ 0x80
 80025a8:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025aa:	4b2b      	ldr	r3, [pc, #172]	@ (8002658 <HAL_UART_MspInit+0x16c>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025b0:	4b29      	ldr	r3, [pc, #164]	@ (8002658 <HAL_UART_MspInit+0x16c>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80025b6:	4b28      	ldr	r3, [pc, #160]	@ (8002658 <HAL_UART_MspInit+0x16c>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80025bc:	4b26      	ldr	r3, [pc, #152]	@ (8002658 <HAL_UART_MspInit+0x16c>)
 80025be:	2200      	movs	r2, #0
 80025c0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80025c2:	4825      	ldr	r0, [pc, #148]	@ (8002658 <HAL_UART_MspInit+0x16c>)
 80025c4:	f003 fba0 	bl	8005d08 <HAL_DMA_Init>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d001      	beq.n	80025d2 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 80025ce:	f7ff fa4c 	bl	8001a6a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4a20      	ldr	r2, [pc, #128]	@ (8002658 <HAL_UART_MspInit+0x16c>)
 80025d6:	67da      	str	r2, [r3, #124]	@ 0x7c
 80025d8:	4a1f      	ldr	r2, [pc, #124]	@ (8002658 <HAL_UART_MspInit+0x16c>)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel2;
 80025de:	4b20      	ldr	r3, [pc, #128]	@ (8002660 <HAL_UART_MspInit+0x174>)
 80025e0:	4a20      	ldr	r2, [pc, #128]	@ (8002664 <HAL_UART_MspInit+0x178>)
 80025e2:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80025e4:	4b1e      	ldr	r3, [pc, #120]	@ (8002660 <HAL_UART_MspInit+0x174>)
 80025e6:	221c      	movs	r2, #28
 80025e8:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025ea:	4b1d      	ldr	r3, [pc, #116]	@ (8002660 <HAL_UART_MspInit+0x174>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002660 <HAL_UART_MspInit+0x174>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80025f6:	4b1a      	ldr	r3, [pc, #104]	@ (8002660 <HAL_UART_MspInit+0x174>)
 80025f8:	2280      	movs	r2, #128	@ 0x80
 80025fa:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025fc:	4b18      	ldr	r3, [pc, #96]	@ (8002660 <HAL_UART_MspInit+0x174>)
 80025fe:	2200      	movs	r2, #0
 8002600:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002602:	4b17      	ldr	r3, [pc, #92]	@ (8002660 <HAL_UART_MspInit+0x174>)
 8002604:	2200      	movs	r2, #0
 8002606:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002608:	4b15      	ldr	r3, [pc, #84]	@ (8002660 <HAL_UART_MspInit+0x174>)
 800260a:	2200      	movs	r2, #0
 800260c:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800260e:	4b14      	ldr	r3, [pc, #80]	@ (8002660 <HAL_UART_MspInit+0x174>)
 8002610:	2200      	movs	r2, #0
 8002612:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002614:	4812      	ldr	r0, [pc, #72]	@ (8002660 <HAL_UART_MspInit+0x174>)
 8002616:	f003 fb77 	bl	8005d08 <HAL_DMA_Init>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d001      	beq.n	8002624 <HAL_UART_MspInit+0x138>
    {
      Error_Handler();
 8002620:	f7ff fa23 	bl	8001a6a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	4a0e      	ldr	r2, [pc, #56]	@ (8002660 <HAL_UART_MspInit+0x174>)
 8002628:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800262c:	4a0c      	ldr	r2, [pc, #48]	@ (8002660 <HAL_UART_MspInit+0x174>)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8002632:	2200      	movs	r2, #0
 8002634:	2101      	movs	r1, #1
 8002636:	2027      	movs	r0, #39	@ 0x27
 8002638:	f003 f8bd 	bl	80057b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800263c:	2027      	movs	r0, #39	@ 0x27
 800263e:	f003 f8d4 	bl	80057ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002642:	bf00      	nop
 8002644:	3768      	adds	r7, #104	@ 0x68
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	40004800 	.word	0x40004800
 8002650:	40021000 	.word	0x40021000
 8002654:	48000400 	.word	0x48000400
 8002658:	20000634 	.word	0x20000634
 800265c:	40020008 	.word	0x40020008
 8002660:	20000694 	.word	0x20000694
 8002664:	4002001c 	.word	0x4002001c

08002668 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002668:	480d      	ldr	r0, [pc, #52]	@ (80026a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800266a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800266c:	f7ff fcc4 	bl	8001ff8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002670:	480c      	ldr	r0, [pc, #48]	@ (80026a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002672:	490d      	ldr	r1, [pc, #52]	@ (80026a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002674:	4a0d      	ldr	r2, [pc, #52]	@ (80026ac <LoopForever+0xe>)
  movs r3, #0
 8002676:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002678:	e002      	b.n	8002680 <LoopCopyDataInit>

0800267a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800267a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800267c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800267e:	3304      	adds	r3, #4

08002680 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002680:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002682:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002684:	d3f9      	bcc.n	800267a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002686:	4a0a      	ldr	r2, [pc, #40]	@ (80026b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002688:	4c0a      	ldr	r4, [pc, #40]	@ (80026b4 <LoopForever+0x16>)
  movs r3, #0
 800268a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800268c:	e001      	b.n	8002692 <LoopFillZerobss>

0800268e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800268e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002690:	3204      	adds	r2, #4

08002692 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002692:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002694:	d3fb      	bcc.n	800268e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002696:	f00d f951 	bl	800f93c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800269a:	f7ff f8fb 	bl	8001894 <main>

0800269e <LoopForever>:

LoopForever:
    b LoopForever
 800269e:	e7fe      	b.n	800269e <LoopForever>
  ldr   r0, =_estack
 80026a0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80026a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026a8:	20000258 	.word	0x20000258
  ldr r2, =_sidata
 80026ac:	08012c20 	.word	0x08012c20
  ldr r2, =_sbss
 80026b0:	20000258 	.word	0x20000258
  ldr r4, =_ebss
 80026b4:	20000a84 	.word	0x20000a84

080026b8 <COMP4_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80026b8:	e7fe      	b.n	80026b8 <COMP4_IRQHandler>

080026ba <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026ba:	b580      	push	{r7, lr}
 80026bc:	b082      	sub	sp, #8
 80026be:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80026c0:	2300      	movs	r3, #0
 80026c2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026c4:	2003      	movs	r0, #3
 80026c6:	f003 f86b 	bl	80057a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80026ca:	200f      	movs	r0, #15
 80026cc:	f000 f80e 	bl	80026ec <HAL_InitTick>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d002      	beq.n	80026dc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	71fb      	strb	r3, [r7, #7]
 80026da:	e001      	b.n	80026e0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80026dc:	f7ff fb3c 	bl	8001d58 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80026e0:	79fb      	ldrb	r3, [r7, #7]

}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
	...

080026ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80026f4:	2300      	movs	r3, #0
 80026f6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80026f8:	4b16      	ldr	r3, [pc, #88]	@ (8002754 <HAL_InitTick+0x68>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d022      	beq.n	8002746 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002700:	4b15      	ldr	r3, [pc, #84]	@ (8002758 <HAL_InitTick+0x6c>)
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	4b13      	ldr	r3, [pc, #76]	@ (8002754 <HAL_InitTick+0x68>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800270c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002710:	fbb2 f3f3 	udiv	r3, r2, r3
 8002714:	4618      	mov	r0, r3
 8002716:	f003 f876 	bl	8005806 <HAL_SYSTICK_Config>
 800271a:	4603      	mov	r3, r0
 800271c:	2b00      	cmp	r3, #0
 800271e:	d10f      	bne.n	8002740 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2b0f      	cmp	r3, #15
 8002724:	d809      	bhi.n	800273a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002726:	2200      	movs	r2, #0
 8002728:	6879      	ldr	r1, [r7, #4]
 800272a:	f04f 30ff 	mov.w	r0, #4294967295
 800272e:	f003 f842 	bl	80057b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002732:	4a0a      	ldr	r2, [pc, #40]	@ (800275c <HAL_InitTick+0x70>)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6013      	str	r3, [r2, #0]
 8002738:	e007      	b.n	800274a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	73fb      	strb	r3, [r7, #15]
 800273e:	e004      	b.n	800274a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	73fb      	strb	r3, [r7, #15]
 8002744:	e001      	b.n	800274a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800274a:	7bfb      	ldrb	r3, [r7, #15]
}
 800274c:	4618      	mov	r0, r3
 800274e:	3710      	adds	r7, #16
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}
 8002754:	20000008 	.word	0x20000008
 8002758:	20000000 	.word	0x20000000
 800275c:	20000004 	.word	0x20000004

08002760 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002764:	4b05      	ldr	r3, [pc, #20]	@ (800277c <HAL_IncTick+0x1c>)
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	4b05      	ldr	r3, [pc, #20]	@ (8002780 <HAL_IncTick+0x20>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4413      	add	r3, r2
 800276e:	4a03      	ldr	r2, [pc, #12]	@ (800277c <HAL_IncTick+0x1c>)
 8002770:	6013      	str	r3, [r2, #0]
}
 8002772:	bf00      	nop
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr
 800277c:	200006f4 	.word	0x200006f4
 8002780:	20000008 	.word	0x20000008

08002784 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002784:	b480      	push	{r7}
 8002786:	af00      	add	r7, sp, #0
  return uwTick;
 8002788:	4b03      	ldr	r3, [pc, #12]	@ (8002798 <HAL_GetTick+0x14>)
 800278a:	681b      	ldr	r3, [r3, #0]
}
 800278c:	4618      	mov	r0, r3
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr
 8002796:	bf00      	nop
 8002798:	200006f4 	.word	0x200006f4

0800279c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800279c:	b480      	push	{r7}
 800279e:	b083      	sub	sp, #12
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
 80027a4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	431a      	orrs	r2, r3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	609a      	str	r2, [r3, #8]
}
 80027b6:	bf00      	nop
 80027b8:	370c      	adds	r7, #12
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr

080027c2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80027c2:	b480      	push	{r7}
 80027c4:	b083      	sub	sp, #12
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
 80027ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	431a      	orrs	r2, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	609a      	str	r2, [r3, #8]
}
 80027dc:	bf00      	nop
 80027de:	370c      	adds	r7, #12
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr

080027e8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002804:	b480      	push	{r7}
 8002806:	b087      	sub	sp, #28
 8002808:	af00      	add	r7, sp, #0
 800280a:	60f8      	str	r0, [r7, #12]
 800280c:	60b9      	str	r1, [r7, #8]
 800280e:	607a      	str	r2, [r7, #4]
 8002810:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	3360      	adds	r3, #96	@ 0x60
 8002816:	461a      	mov	r2, r3
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	4413      	add	r3, r2
 800281e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	4b08      	ldr	r3, [pc, #32]	@ (8002848 <LL_ADC_SetOffset+0x44>)
 8002826:	4013      	ands	r3, r2
 8002828:	687a      	ldr	r2, [r7, #4]
 800282a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800282e:	683a      	ldr	r2, [r7, #0]
 8002830:	430a      	orrs	r2, r1
 8002832:	4313      	orrs	r3, r2
 8002834:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800283c:	bf00      	nop
 800283e:	371c      	adds	r7, #28
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr
 8002848:	03fff000 	.word	0x03fff000

0800284c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800284c:	b480      	push	{r7}
 800284e:	b085      	sub	sp, #20
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	3360      	adds	r3, #96	@ 0x60
 800285a:	461a      	mov	r2, r3
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	4413      	add	r3, r2
 8002862:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800286c:	4618      	mov	r0, r3
 800286e:	3714      	adds	r7, #20
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr

08002878 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002878:	b480      	push	{r7}
 800287a:	b087      	sub	sp, #28
 800287c:	af00      	add	r7, sp, #0
 800287e:	60f8      	str	r0, [r7, #12]
 8002880:	60b9      	str	r1, [r7, #8]
 8002882:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	3360      	adds	r3, #96	@ 0x60
 8002888:	461a      	mov	r2, r3
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	009b      	lsls	r3, r3, #2
 800288e:	4413      	add	r3, r2
 8002890:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	431a      	orrs	r2, r3
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80028a2:	bf00      	nop
 80028a4:	371c      	adds	r7, #28
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr

080028ae <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80028ae:	b480      	push	{r7}
 80028b0:	b087      	sub	sp, #28
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	60f8      	str	r0, [r7, #12]
 80028b6:	60b9      	str	r1, [r7, #8]
 80028b8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	3360      	adds	r3, #96	@ 0x60
 80028be:	461a      	mov	r2, r3
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	4413      	add	r3, r2
 80028c6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	431a      	orrs	r2, r3
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80028d8:	bf00      	nop
 80028da:	371c      	adds	r7, #28
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr

080028e4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b087      	sub	sp, #28
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	60f8      	str	r0, [r7, #12]
 80028ec:	60b9      	str	r1, [r7, #8]
 80028ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	3360      	adds	r3, #96	@ 0x60
 80028f4:	461a      	mov	r2, r3
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	009b      	lsls	r3, r3, #2
 80028fa:	4413      	add	r3, r2
 80028fc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	431a      	orrs	r2, r3
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800290e:	bf00      	nop
 8002910:	371c      	adds	r7, #28
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr

0800291a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800291a:	b480      	push	{r7}
 800291c:	b083      	sub	sp, #12
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
 8002922:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	695b      	ldr	r3, [r3, #20]
 8002928:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	431a      	orrs	r2, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	615a      	str	r2, [r3, #20]
}
 8002934:	bf00      	nop
 8002936:	370c      	adds	r7, #12
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr

08002940 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	68db      	ldr	r3, [r3, #12]
 800294c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002950:	2b00      	cmp	r3, #0
 8002952:	d101      	bne.n	8002958 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002954:	2301      	movs	r3, #1
 8002956:	e000      	b.n	800295a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002958:	2300      	movs	r3, #0
}
 800295a:	4618      	mov	r0, r3
 800295c:	370c      	adds	r7, #12
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr

08002966 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002966:	b480      	push	{r7}
 8002968:	b087      	sub	sp, #28
 800296a:	af00      	add	r7, sp, #0
 800296c:	60f8      	str	r0, [r7, #12]
 800296e:	60b9      	str	r1, [r7, #8]
 8002970:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	3330      	adds	r3, #48	@ 0x30
 8002976:	461a      	mov	r2, r3
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	0a1b      	lsrs	r3, r3, #8
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	f003 030c 	and.w	r3, r3, #12
 8002982:	4413      	add	r3, r2
 8002984:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	f003 031f 	and.w	r3, r3, #31
 8002990:	211f      	movs	r1, #31
 8002992:	fa01 f303 	lsl.w	r3, r1, r3
 8002996:	43db      	mvns	r3, r3
 8002998:	401a      	ands	r2, r3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	0e9b      	lsrs	r3, r3, #26
 800299e:	f003 011f 	and.w	r1, r3, #31
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	f003 031f 	and.w	r3, r3, #31
 80029a8:	fa01 f303 	lsl.w	r3, r1, r3
 80029ac:	431a      	orrs	r2, r3
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80029b2:	bf00      	nop
 80029b4:	371c      	adds	r7, #28
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr

080029be <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80029be:	b480      	push	{r7}
 80029c0:	b083      	sub	sp, #12
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029ca:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d101      	bne.n	80029d6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80029d2:	2301      	movs	r3, #1
 80029d4:	e000      	b.n	80029d8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b087      	sub	sp, #28
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	60f8      	str	r0, [r7, #12]
 80029ec:	60b9      	str	r1, [r7, #8]
 80029ee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	3314      	adds	r3, #20
 80029f4:	461a      	mov	r2, r3
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	0e5b      	lsrs	r3, r3, #25
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	f003 0304 	and.w	r3, r3, #4
 8002a00:	4413      	add	r3, r2
 8002a02:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	0d1b      	lsrs	r3, r3, #20
 8002a0c:	f003 031f 	and.w	r3, r3, #31
 8002a10:	2107      	movs	r1, #7
 8002a12:	fa01 f303 	lsl.w	r3, r1, r3
 8002a16:	43db      	mvns	r3, r3
 8002a18:	401a      	ands	r2, r3
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	0d1b      	lsrs	r3, r3, #20
 8002a1e:	f003 031f 	and.w	r3, r3, #31
 8002a22:	6879      	ldr	r1, [r7, #4]
 8002a24:	fa01 f303 	lsl.w	r3, r1, r3
 8002a28:	431a      	orrs	r2, r3
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002a2e:	bf00      	nop
 8002a30:	371c      	adds	r7, #28
 8002a32:	46bd      	mov	sp, r7
 8002a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a38:	4770      	bx	lr
	...

08002a3c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b085      	sub	sp, #20
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a54:	43db      	mvns	r3, r3
 8002a56:	401a      	ands	r2, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	f003 0318 	and.w	r3, r3, #24
 8002a5e:	4908      	ldr	r1, [pc, #32]	@ (8002a80 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002a60:	40d9      	lsrs	r1, r3
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	400b      	ands	r3, r1
 8002a66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a6a:	431a      	orrs	r2, r3
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002a72:	bf00      	nop
 8002a74:	3714      	adds	r7, #20
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop
 8002a80:	0007ffff 	.word	0x0007ffff

08002a84 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f003 031f 	and.w	r3, r3, #31
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr

08002aa0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b083      	sub	sp, #12
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002acc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002ad0:	687a      	ldr	r2, [r7, #4]
 8002ad2:	6093      	str	r3, [r2, #8]
}
 8002ad4:	bf00      	nop
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr

08002ae0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002af0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002af4:	d101      	bne.n	8002afa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002af6:	2301      	movs	r3, #1
 8002af8:	e000      	b.n	8002afc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002afa:	2300      	movs	r3, #0
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	370c      	adds	r7, #12
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002b18:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b1c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002b24:	bf00      	nop
 8002b26:	370c      	adds	r7, #12
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr

08002b30 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b40:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002b44:	d101      	bne.n	8002b4a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002b46:	2301      	movs	r3, #1
 8002b48:	e000      	b.n	8002b4c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002b4a:	2300      	movs	r3, #0
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	370c      	adds	r7, #12
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b68:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b6c:	f043 0201 	orr.w	r2, r3, #1
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002b74:	bf00      	nop
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr

08002b80 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b90:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b94:	f043 0202 	orr.w	r2, r3, #2
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002b9c:	bf00      	nop
 8002b9e:	370c      	adds	r7, #12
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr

08002ba8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b083      	sub	sp, #12
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	f003 0301 	and.w	r3, r3, #1
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d101      	bne.n	8002bc0 <LL_ADC_IsEnabled+0x18>
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e000      	b.n	8002bc2 <LL_ADC_IsEnabled+0x1a>
 8002bc0:	2300      	movs	r3, #0
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	370c      	adds	r7, #12
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr

08002bce <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002bce:	b480      	push	{r7}
 8002bd0:	b083      	sub	sp, #12
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	f003 0302 	and.w	r3, r3, #2
 8002bde:	2b02      	cmp	r3, #2
 8002be0:	d101      	bne.n	8002be6 <LL_ADC_IsDisableOngoing+0x18>
 8002be2:	2301      	movs	r3, #1
 8002be4:	e000      	b.n	8002be8 <LL_ADC_IsDisableOngoing+0x1a>
 8002be6:	2300      	movs	r3, #0
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr

08002bf4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002c04:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c08:	f043 0204 	orr.w	r2, r3, #4
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002c10:	bf00      	nop
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr

08002c1c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f003 0304 	and.w	r3, r3, #4
 8002c2c:	2b04      	cmp	r3, #4
 8002c2e:	d101      	bne.n	8002c34 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002c30:	2301      	movs	r3, #1
 8002c32:	e000      	b.n	8002c36 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002c34:	2300      	movs	r3, #0
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr

08002c42 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002c42:	b480      	push	{r7}
 8002c44:	b083      	sub	sp, #12
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	f003 0308 	and.w	r3, r3, #8
 8002c52:	2b08      	cmp	r3, #8
 8002c54:	d101      	bne.n	8002c5a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002c56:	2301      	movs	r3, #1
 8002c58:	e000      	b.n	8002c5c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002c5a:	2300      	movs	r3, #0
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr

08002c68 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c68:	b590      	push	{r4, r7, lr}
 8002c6a:	b089      	sub	sp, #36	@ 0x24
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c70:	2300      	movs	r3, #0
 8002c72:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002c74:	2300      	movs	r3, #0
 8002c76:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d101      	bne.n	8002c82 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e167      	b.n	8002f52 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d109      	bne.n	8002ca4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	f7fe fb21 	bl	80012d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f7ff ff19 	bl	8002ae0 <LL_ADC_IsDeepPowerDownEnabled>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d004      	beq.n	8002cbe <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7ff feff 	bl	8002abc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f7ff ff34 	bl	8002b30 <LL_ADC_IsInternalRegulatorEnabled>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d115      	bne.n	8002cfa <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f7ff ff18 	bl	8002b08 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002cd8:	4ba0      	ldr	r3, [pc, #640]	@ (8002f5c <HAL_ADC_Init+0x2f4>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	099b      	lsrs	r3, r3, #6
 8002cde:	4aa0      	ldr	r2, [pc, #640]	@ (8002f60 <HAL_ADC_Init+0x2f8>)
 8002ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce4:	099b      	lsrs	r3, r3, #6
 8002ce6:	3301      	adds	r3, #1
 8002ce8:	005b      	lsls	r3, r3, #1
 8002cea:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002cec:	e002      	b.n	8002cf4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	3b01      	subs	r3, #1
 8002cf2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d1f9      	bne.n	8002cee <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f7ff ff16 	bl	8002b30 <LL_ADC_IsInternalRegulatorEnabled>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d10d      	bne.n	8002d26 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d0e:	f043 0210 	orr.w	r2, r3, #16
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d1a:	f043 0201 	orr.w	r2, r3, #1
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f7ff ff76 	bl	8002c1c <LL_ADC_REG_IsConversionOngoing>
 8002d30:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d36:	f003 0310 	and.w	r3, r3, #16
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	f040 8100 	bne.w	8002f40 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	f040 80fc 	bne.w	8002f40 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d4c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002d50:	f043 0202 	orr.w	r2, r3, #2
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff ff23 	bl	8002ba8 <LL_ADC_IsEnabled>
 8002d62:	4603      	mov	r3, r0
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d111      	bne.n	8002d8c <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d68:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002d6c:	f7ff ff1c 	bl	8002ba8 <LL_ADC_IsEnabled>
 8002d70:	4604      	mov	r4, r0
 8002d72:	487c      	ldr	r0, [pc, #496]	@ (8002f64 <HAL_ADC_Init+0x2fc>)
 8002d74:	f7ff ff18 	bl	8002ba8 <LL_ADC_IsEnabled>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	4323      	orrs	r3, r4
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d105      	bne.n	8002d8c <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	4619      	mov	r1, r3
 8002d86:	4878      	ldr	r0, [pc, #480]	@ (8002f68 <HAL_ADC_Init+0x300>)
 8002d88:	f7ff fd08 	bl	800279c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	7f5b      	ldrb	r3, [r3, #29]
 8002d90:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d96:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002d9c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002da2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002daa:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002dac:	4313      	orrs	r3, r2
 8002dae:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d106      	bne.n	8002dc8 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dbe:	3b01      	subs	r3, #1
 8002dc0:	045b      	lsls	r3, r3, #17
 8002dc2:	69ba      	ldr	r2, [r7, #24]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d009      	beq.n	8002de4 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ddc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002dde:	69ba      	ldr	r2, [r7, #24]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68da      	ldr	r2, [r3, #12]
 8002dea:	4b60      	ldr	r3, [pc, #384]	@ (8002f6c <HAL_ADC_Init+0x304>)
 8002dec:	4013      	ands	r3, r2
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	6812      	ldr	r2, [r2, #0]
 8002df2:	69b9      	ldr	r1, [r7, #24]
 8002df4:	430b      	orrs	r3, r1
 8002df6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	691b      	ldr	r3, [r3, #16]
 8002dfe:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	430a      	orrs	r2, r1
 8002e0c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4618      	mov	r0, r3
 8002e14:	f7ff ff15 	bl	8002c42 <LL_ADC_INJ_IsConversionOngoing>
 8002e18:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d16d      	bne.n	8002efc <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d16a      	bne.n	8002efc <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002e2a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002e32:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002e34:	4313      	orrs	r3, r2
 8002e36:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002e42:	f023 0302 	bic.w	r3, r3, #2
 8002e46:	687a      	ldr	r2, [r7, #4]
 8002e48:	6812      	ldr	r2, [r2, #0]
 8002e4a:	69b9      	ldr	r1, [r7, #24]
 8002e4c:	430b      	orrs	r3, r1
 8002e4e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	691b      	ldr	r3, [r3, #16]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d017      	beq.n	8002e88 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	691a      	ldr	r2, [r3, #16]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002e66:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002e70:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002e74:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	6911      	ldr	r1, [r2, #16]
 8002e7c:	687a      	ldr	r2, [r7, #4]
 8002e7e:	6812      	ldr	r2, [r2, #0]
 8002e80:	430b      	orrs	r3, r1
 8002e82:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002e86:	e013      	b.n	8002eb0 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	691a      	ldr	r2, [r3, #16]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002e96:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	6812      	ldr	r2, [r2, #0]
 8002ea4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002ea8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002eac:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d118      	bne.n	8002eec <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	691b      	ldr	r3, [r3, #16]
 8002ec0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002ec4:	f023 0304 	bic.w	r3, r3, #4
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002ed0:	4311      	orrs	r1, r2
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002ed6:	4311      	orrs	r1, r2
 8002ed8:	687a      	ldr	r2, [r7, #4]
 8002eda:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002edc:	430a      	orrs	r2, r1
 8002ede:	431a      	orrs	r2, r3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f042 0201 	orr.w	r2, r2, #1
 8002ee8:	611a      	str	r2, [r3, #16]
 8002eea:	e007      	b.n	8002efc <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	691a      	ldr	r2, [r3, #16]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f022 0201 	bic.w	r2, r2, #1
 8002efa:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	695b      	ldr	r3, [r3, #20]
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d10c      	bne.n	8002f1e <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f0a:	f023 010f 	bic.w	r1, r3, #15
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6a1b      	ldr	r3, [r3, #32]
 8002f12:	1e5a      	subs	r2, r3, #1
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	430a      	orrs	r2, r1
 8002f1a:	631a      	str	r2, [r3, #48]	@ 0x30
 8002f1c:	e007      	b.n	8002f2e <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f022 020f 	bic.w	r2, r2, #15
 8002f2c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f32:	f023 0303 	bic.w	r3, r3, #3
 8002f36:	f043 0201 	orr.w	r2, r3, #1
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002f3e:	e007      	b.n	8002f50 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f44:	f043 0210 	orr.w	r2, r3, #16
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002f50:	7ffb      	ldrb	r3, [r7, #31]
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3724      	adds	r7, #36	@ 0x24
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd90      	pop	{r4, r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	20000000 	.word	0x20000000
 8002f60:	053e2d63 	.word	0x053e2d63
 8002f64:	50000100 	.word	0x50000100
 8002f68:	50000300 	.word	0x50000300
 8002f6c:	fff04007 	.word	0xfff04007

08002f70 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b086      	sub	sp, #24
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f78:	4859      	ldr	r0, [pc, #356]	@ (80030e0 <HAL_ADC_Start+0x170>)
 8002f7a:	f7ff fd83 	bl	8002a84 <LL_ADC_GetMultimode>
 8002f7e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f7ff fe49 	bl	8002c1c <LL_ADC_REG_IsConversionOngoing>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	f040 809f 	bne.w	80030d0 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d101      	bne.n	8002fa0 <HAL_ADC_Start+0x30>
 8002f9c:	2302      	movs	r3, #2
 8002f9e:	e09a      	b.n	80030d6 <HAL_ADC_Start+0x166>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	f000 fed3 	bl	8003d54 <ADC_Enable>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002fb2:	7dfb      	ldrb	r3, [r7, #23]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	f040 8086 	bne.w	80030c6 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fbe:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002fc2:	f023 0301 	bic.w	r3, r3, #1
 8002fc6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a44      	ldr	r2, [pc, #272]	@ (80030e4 <HAL_ADC_Start+0x174>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d002      	beq.n	8002fde <HAL_ADC_Start+0x6e>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	e001      	b.n	8002fe2 <HAL_ADC_Start+0x72>
 8002fde:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	6812      	ldr	r2, [r2, #0]
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d002      	beq.n	8002ff0 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d105      	bne.n	8002ffc <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003000:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003004:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003008:	d106      	bne.n	8003018 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800300e:	f023 0206 	bic.w	r2, r3, #6
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	661a      	str	r2, [r3, #96]	@ 0x60
 8003016:	e002      	b.n	800301e <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	221c      	movs	r2, #28
 8003024:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2200      	movs	r2, #0
 800302a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a2c      	ldr	r2, [pc, #176]	@ (80030e4 <HAL_ADC_Start+0x174>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d002      	beq.n	800303e <HAL_ADC_Start+0xce>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	e001      	b.n	8003042 <HAL_ADC_Start+0xd2>
 800303e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003042:	687a      	ldr	r2, [r7, #4]
 8003044:	6812      	ldr	r2, [r2, #0]
 8003046:	4293      	cmp	r3, r2
 8003048:	d008      	beq.n	800305c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d005      	beq.n	800305c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	2b05      	cmp	r3, #5
 8003054:	d002      	beq.n	800305c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	2b09      	cmp	r3, #9
 800305a:	d114      	bne.n	8003086 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d007      	beq.n	800307a <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800306e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003072:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4618      	mov	r0, r3
 8003080:	f7ff fdb8 	bl	8002bf4 <LL_ADC_REG_StartConversion>
 8003084:	e026      	b.n	80030d4 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800308a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a13      	ldr	r2, [pc, #76]	@ (80030e4 <HAL_ADC_Start+0x174>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d002      	beq.n	80030a2 <HAL_ADC_Start+0x132>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	e001      	b.n	80030a6 <HAL_ADC_Start+0x136>
 80030a2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80030a6:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	68db      	ldr	r3, [r3, #12]
 80030ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d00f      	beq.n	80030d4 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030b8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80030bc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80030c4:	e006      	b.n	80030d4 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80030ce:	e001      	b.n	80030d4 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80030d0:	2302      	movs	r3, #2
 80030d2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80030d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3718      	adds	r7, #24
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	50000300 	.word	0x50000300
 80030e4:	50000100 	.word	0x50000100

080030e8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b083      	sub	sp, #12
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	370c      	adds	r7, #12
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr
	...

08003104 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b08a      	sub	sp, #40	@ 0x28
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800310c:	2300      	movs	r3, #0
 800310e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003120:	4883      	ldr	r0, [pc, #524]	@ (8003330 <HAL_ADC_IRQHandler+0x22c>)
 8003122:	f7ff fcaf 	bl	8002a84 <LL_ADC_GetMultimode>
 8003126:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	f003 0302 	and.w	r3, r3, #2
 800312e:	2b00      	cmp	r3, #0
 8003130:	d017      	beq.n	8003162 <HAL_ADC_IRQHandler+0x5e>
 8003132:	69bb      	ldr	r3, [r7, #24]
 8003134:	f003 0302 	and.w	r3, r3, #2
 8003138:	2b00      	cmp	r3, #0
 800313a:	d012      	beq.n	8003162 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003140:	f003 0310 	and.w	r3, r3, #16
 8003144:	2b00      	cmp	r3, #0
 8003146:	d105      	bne.n	8003154 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800314c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003154:	6878      	ldr	r0, [r7, #4]
 8003156:	f001 fa9d 	bl	8004694 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	2202      	movs	r2, #2
 8003160:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	f003 0304 	and.w	r3, r3, #4
 8003168:	2b00      	cmp	r3, #0
 800316a:	d004      	beq.n	8003176 <HAL_ADC_IRQHandler+0x72>
 800316c:	69bb      	ldr	r3, [r7, #24]
 800316e:	f003 0304 	and.w	r3, r3, #4
 8003172:	2b00      	cmp	r3, #0
 8003174:	d10a      	bne.n	800318c <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003176:	69fb      	ldr	r3, [r7, #28]
 8003178:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800317c:	2b00      	cmp	r3, #0
 800317e:	f000 8085 	beq.w	800328c <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003182:	69bb      	ldr	r3, [r7, #24]
 8003184:	f003 0308 	and.w	r3, r3, #8
 8003188:	2b00      	cmp	r3, #0
 800318a:	d07f      	beq.n	800328c <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003190:	f003 0310 	and.w	r3, r3, #16
 8003194:	2b00      	cmp	r3, #0
 8003196:	d105      	bne.n	80031a4 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800319c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7ff fbc9 	bl	8002940 <LL_ADC_REG_IsTriggerSourceSWStart>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d064      	beq.n	800327e <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a5e      	ldr	r2, [pc, #376]	@ (8003334 <HAL_ADC_IRQHandler+0x230>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d002      	beq.n	80031c4 <HAL_ADC_IRQHandler+0xc0>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	e001      	b.n	80031c8 <HAL_ADC_IRQHandler+0xc4>
 80031c4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80031c8:	687a      	ldr	r2, [r7, #4]
 80031ca:	6812      	ldr	r2, [r2, #0]
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d008      	beq.n	80031e2 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d005      	beq.n	80031e2 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	2b05      	cmp	r3, #5
 80031da:	d002      	beq.n	80031e2 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	2b09      	cmp	r3, #9
 80031e0:	d104      	bne.n	80031ec <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	623b      	str	r3, [r7, #32]
 80031ea:	e00d      	b.n	8003208 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a50      	ldr	r2, [pc, #320]	@ (8003334 <HAL_ADC_IRQHandler+0x230>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d002      	beq.n	80031fc <HAL_ADC_IRQHandler+0xf8>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	e001      	b.n	8003200 <HAL_ADC_IRQHandler+0xfc>
 80031fc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003200:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	68db      	ldr	r3, [r3, #12]
 8003206:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003208:	6a3b      	ldr	r3, [r7, #32]
 800320a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800320e:	2b00      	cmp	r3, #0
 8003210:	d135      	bne.n	800327e <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f003 0308 	and.w	r3, r3, #8
 800321c:	2b08      	cmp	r3, #8
 800321e:	d12e      	bne.n	800327e <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4618      	mov	r0, r3
 8003226:	f7ff fcf9 	bl	8002c1c <LL_ADC_REG_IsConversionOngoing>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d11a      	bne.n	8003266 <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	685a      	ldr	r2, [r3, #4]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f022 020c 	bic.w	r2, r2, #12
 800323e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003244:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003250:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d112      	bne.n	800327e <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800325c:	f043 0201 	orr.w	r2, r3, #1
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003264:	e00b      	b.n	800327e <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800326a:	f043 0210 	orr.w	r2, r3, #16
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003276:	f043 0201 	orr.w	r2, r3, #1
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f000 f95a 	bl	8003538 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	220c      	movs	r2, #12
 800328a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	f003 0320 	and.w	r3, r3, #32
 8003292:	2b00      	cmp	r3, #0
 8003294:	d004      	beq.n	80032a0 <HAL_ADC_IRQHandler+0x19c>
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	f003 0320 	and.w	r3, r3, #32
 800329c:	2b00      	cmp	r3, #0
 800329e:	d10b      	bne.n	80032b8 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	f000 809e 	beq.w	80033e8 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80032ac:	69bb      	ldr	r3, [r7, #24]
 80032ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	f000 8098 	beq.w	80033e8 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032bc:	f003 0310 	and.w	r3, r3, #16
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d105      	bne.n	80032d0 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032c8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7ff fb72 	bl	80029be <LL_ADC_INJ_IsTriggerSourceSWStart>
 80032da:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4618      	mov	r0, r3
 80032e2:	f7ff fb2d 	bl	8002940 <LL_ADC_REG_IsTriggerSourceSWStart>
 80032e6:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a11      	ldr	r2, [pc, #68]	@ (8003334 <HAL_ADC_IRQHandler+0x230>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d002      	beq.n	80032f8 <HAL_ADC_IRQHandler+0x1f4>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	e001      	b.n	80032fc <HAL_ADC_IRQHandler+0x1f8>
 80032f8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80032fc:	687a      	ldr	r2, [r7, #4]
 80032fe:	6812      	ldr	r2, [r2, #0]
 8003300:	4293      	cmp	r3, r2
 8003302:	d008      	beq.n	8003316 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d005      	beq.n	8003316 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	2b06      	cmp	r3, #6
 800330e:	d002      	beq.n	8003316 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	2b07      	cmp	r3, #7
 8003314:	d104      	bne.n	8003320 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	623b      	str	r3, [r7, #32]
 800331e:	e011      	b.n	8003344 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a03      	ldr	r2, [pc, #12]	@ (8003334 <HAL_ADC_IRQHandler+0x230>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d006      	beq.n	8003338 <HAL_ADC_IRQHandler+0x234>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	e005      	b.n	800333c <HAL_ADC_IRQHandler+0x238>
 8003330:	50000300 	.word	0x50000300
 8003334:	50000100 	.word	0x50000100
 8003338:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800333c:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d047      	beq.n	80033da <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800334a:	6a3b      	ldr	r3, [r7, #32]
 800334c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003350:	2b00      	cmp	r3, #0
 8003352:	d007      	beq.n	8003364 <HAL_ADC_IRQHandler+0x260>
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d03f      	beq.n	80033da <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800335a:	6a3b      	ldr	r3, [r7, #32]
 800335c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003360:	2b00      	cmp	r3, #0
 8003362:	d13a      	bne.n	80033da <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800336e:	2b40      	cmp	r3, #64	@ 0x40
 8003370:	d133      	bne.n	80033da <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003372:	6a3b      	ldr	r3, [r7, #32]
 8003374:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d12e      	bne.n	80033da <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4618      	mov	r0, r3
 8003382:	f7ff fc5e 	bl	8002c42 <LL_ADC_INJ_IsConversionOngoing>
 8003386:	4603      	mov	r3, r0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d11a      	bne.n	80033c2 <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	685a      	ldr	r2, [r3, #4]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800339a:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033a0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d112      	bne.n	80033da <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033b8:	f043 0201 	orr.w	r2, r3, #1
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	65da      	str	r2, [r3, #92]	@ 0x5c
 80033c0:	e00b      	b.n	80033da <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033c6:	f043 0210 	orr.w	r2, r3, #16
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033d2:	f043 0201 	orr.w	r2, r3, #1
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f008 fe8c 	bl	800c0f8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	2260      	movs	r2, #96	@ 0x60
 80033e6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d011      	beq.n	8003416 <HAL_ADC_IRQHandler+0x312>
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d00c      	beq.n	8003416 <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003400:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f000 f89f 	bl	800354c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	2280      	movs	r2, #128	@ 0x80
 8003414:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003416:	69fb      	ldr	r3, [r7, #28]
 8003418:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800341c:	2b00      	cmp	r3, #0
 800341e:	d012      	beq.n	8003446 <HAL_ADC_IRQHandler+0x342>
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003426:	2b00      	cmp	r3, #0
 8003428:	d00d      	beq.n	8003446 <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800342e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	f001 f918 	bl	800466c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003444:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003446:	69fb      	ldr	r3, [r7, #28]
 8003448:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800344c:	2b00      	cmp	r3, #0
 800344e:	d012      	beq.n	8003476 <HAL_ADC_IRQHandler+0x372>
 8003450:	69bb      	ldr	r3, [r7, #24]
 8003452:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003456:	2b00      	cmp	r3, #0
 8003458:	d00d      	beq.n	8003476 <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800345e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f001 f90a 	bl	8004680 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003474:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	f003 0310 	and.w	r3, r3, #16
 800347c:	2b00      	cmp	r3, #0
 800347e:	d036      	beq.n	80034ee <HAL_ADC_IRQHandler+0x3ea>
 8003480:	69bb      	ldr	r3, [r7, #24]
 8003482:	f003 0310 	and.w	r3, r3, #16
 8003486:	2b00      	cmp	r3, #0
 8003488:	d031      	beq.n	80034ee <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800348e:	2b00      	cmp	r3, #0
 8003490:	d102      	bne.n	8003498 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8003492:	2301      	movs	r3, #1
 8003494:	627b      	str	r3, [r7, #36]	@ 0x24
 8003496:	e014      	b.n	80034c2 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d008      	beq.n	80034b0 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800349e:	4825      	ldr	r0, [pc, #148]	@ (8003534 <HAL_ADC_IRQHandler+0x430>)
 80034a0:	f7ff fafe 	bl	8002aa0 <LL_ADC_GetMultiDMATransfer>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d00b      	beq.n	80034c2 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80034aa:	2301      	movs	r3, #1
 80034ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80034ae:	e008      	b.n	80034c2 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	f003 0301 	and.w	r3, r3, #1
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d001      	beq.n	80034c2 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80034be:	2301      	movs	r3, #1
 80034c0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80034c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d10e      	bne.n	80034e6 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034cc:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034d8:	f043 0202 	orr.w	r2, r3, #2
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f000 f83d 	bl	8003560 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	2210      	movs	r2, #16
 80034ec:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d018      	beq.n	800352a <HAL_ADC_IRQHandler+0x426>
 80034f8:	69bb      	ldr	r3, [r7, #24]
 80034fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d013      	beq.n	800352a <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003506:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003512:	f043 0208 	orr.w	r2, r3, #8
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003522:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f001 f897 	bl	8004658 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800352a:	bf00      	nop
 800352c:	3728      	adds	r7, #40	@ 0x28
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	50000300 	.word	0x50000300

08003538 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003540:	bf00      	nop
 8003542:	370c      	adds	r7, #12
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr

0800354c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003554:	bf00      	nop
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr

08003560 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003568:	bf00      	nop
 800356a:	370c      	adds	r7, #12
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b0b6      	sub	sp, #216	@ 0xd8
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800357e:	2300      	movs	r3, #0
 8003580:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003584:	2300      	movs	r3, #0
 8003586:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800358e:	2b01      	cmp	r3, #1
 8003590:	d101      	bne.n	8003596 <HAL_ADC_ConfigChannel+0x22>
 8003592:	2302      	movs	r3, #2
 8003594:	e3c8      	b.n	8003d28 <HAL_ADC_ConfigChannel+0x7b4>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2201      	movs	r2, #1
 800359a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4618      	mov	r0, r3
 80035a4:	f7ff fb3a 	bl	8002c1c <LL_ADC_REG_IsConversionOngoing>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	f040 83ad 	bne.w	8003d0a <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6818      	ldr	r0, [r3, #0]
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	6859      	ldr	r1, [r3, #4]
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	461a      	mov	r2, r3
 80035be:	f7ff f9d2 	bl	8002966 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7ff fb28 	bl	8002c1c <LL_ADC_REG_IsConversionOngoing>
 80035cc:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4618      	mov	r0, r3
 80035d6:	f7ff fb34 	bl	8002c42 <LL_ADC_INJ_IsConversionOngoing>
 80035da:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80035de:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	f040 81d9 	bne.w	800399a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80035e8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	f040 81d4 	bne.w	800399a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80035fa:	d10f      	bne.n	800361c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6818      	ldr	r0, [r3, #0]
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	2200      	movs	r2, #0
 8003606:	4619      	mov	r1, r3
 8003608:	f7ff f9ec 	bl	80029e4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003614:	4618      	mov	r0, r3
 8003616:	f7ff f980 	bl	800291a <LL_ADC_SetSamplingTimeCommonConfig>
 800361a:	e00e      	b.n	800363a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6818      	ldr	r0, [r3, #0]
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	6819      	ldr	r1, [r3, #0]
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	461a      	mov	r2, r3
 800362a:	f7ff f9db 	bl	80029e4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2100      	movs	r1, #0
 8003634:	4618      	mov	r0, r3
 8003636:	f7ff f970 	bl	800291a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	695a      	ldr	r2, [r3, #20]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	68db      	ldr	r3, [r3, #12]
 8003644:	08db      	lsrs	r3, r3, #3
 8003646:	f003 0303 	and.w	r3, r3, #3
 800364a:	005b      	lsls	r3, r3, #1
 800364c:	fa02 f303 	lsl.w	r3, r2, r3
 8003650:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	691b      	ldr	r3, [r3, #16]
 8003658:	2b04      	cmp	r3, #4
 800365a:	d022      	beq.n	80036a2 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6818      	ldr	r0, [r3, #0]
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	6919      	ldr	r1, [r3, #16]
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800366c:	f7ff f8ca 	bl	8002804 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6818      	ldr	r0, [r3, #0]
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	6919      	ldr	r1, [r3, #16]
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	699b      	ldr	r3, [r3, #24]
 800367c:	461a      	mov	r2, r3
 800367e:	f7ff f916 	bl	80028ae <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6818      	ldr	r0, [r3, #0]
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800368e:	2b01      	cmp	r3, #1
 8003690:	d102      	bne.n	8003698 <HAL_ADC_ConfigChannel+0x124>
 8003692:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003696:	e000      	b.n	800369a <HAL_ADC_ConfigChannel+0x126>
 8003698:	2300      	movs	r3, #0
 800369a:	461a      	mov	r2, r3
 800369c:	f7ff f922 	bl	80028e4 <LL_ADC_SetOffsetSaturation>
 80036a0:	e17b      	b.n	800399a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	2100      	movs	r1, #0
 80036a8:	4618      	mov	r0, r3
 80036aa:	f7ff f8cf 	bl	800284c <LL_ADC_GetOffsetChannel>
 80036ae:	4603      	mov	r3, r0
 80036b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d10a      	bne.n	80036ce <HAL_ADC_ConfigChannel+0x15a>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2100      	movs	r1, #0
 80036be:	4618      	mov	r0, r3
 80036c0:	f7ff f8c4 	bl	800284c <LL_ADC_GetOffsetChannel>
 80036c4:	4603      	mov	r3, r0
 80036c6:	0e9b      	lsrs	r3, r3, #26
 80036c8:	f003 021f 	and.w	r2, r3, #31
 80036cc:	e01e      	b.n	800370c <HAL_ADC_ConfigChannel+0x198>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2100      	movs	r1, #0
 80036d4:	4618      	mov	r0, r3
 80036d6:	f7ff f8b9 	bl	800284c <LL_ADC_GetOffsetChannel>
 80036da:	4603      	mov	r3, r0
 80036dc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036e0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80036e4:	fa93 f3a3 	rbit	r3, r3
 80036e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80036ec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80036f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80036f4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d101      	bne.n	8003700 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80036fc:	2320      	movs	r3, #32
 80036fe:	e004      	b.n	800370a <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8003700:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003704:	fab3 f383 	clz	r3, r3
 8003708:	b2db      	uxtb	r3, r3
 800370a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003714:	2b00      	cmp	r3, #0
 8003716:	d105      	bne.n	8003724 <HAL_ADC_ConfigChannel+0x1b0>
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	0e9b      	lsrs	r3, r3, #26
 800371e:	f003 031f 	and.w	r3, r3, #31
 8003722:	e018      	b.n	8003756 <HAL_ADC_ConfigChannel+0x1e2>
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800372c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003730:	fa93 f3a3 	rbit	r3, r3
 8003734:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003738:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800373c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003740:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003744:	2b00      	cmp	r3, #0
 8003746:	d101      	bne.n	800374c <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8003748:	2320      	movs	r3, #32
 800374a:	e004      	b.n	8003756 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 800374c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003750:	fab3 f383 	clz	r3, r3
 8003754:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003756:	429a      	cmp	r2, r3
 8003758:	d106      	bne.n	8003768 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	2200      	movs	r2, #0
 8003760:	2100      	movs	r1, #0
 8003762:	4618      	mov	r0, r3
 8003764:	f7ff f888 	bl	8002878 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	2101      	movs	r1, #1
 800376e:	4618      	mov	r0, r3
 8003770:	f7ff f86c 	bl	800284c <LL_ADC_GetOffsetChannel>
 8003774:	4603      	mov	r3, r0
 8003776:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800377a:	2b00      	cmp	r3, #0
 800377c:	d10a      	bne.n	8003794 <HAL_ADC_ConfigChannel+0x220>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2101      	movs	r1, #1
 8003784:	4618      	mov	r0, r3
 8003786:	f7ff f861 	bl	800284c <LL_ADC_GetOffsetChannel>
 800378a:	4603      	mov	r3, r0
 800378c:	0e9b      	lsrs	r3, r3, #26
 800378e:	f003 021f 	and.w	r2, r3, #31
 8003792:	e01e      	b.n	80037d2 <HAL_ADC_ConfigChannel+0x25e>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2101      	movs	r1, #1
 800379a:	4618      	mov	r0, r3
 800379c:	f7ff f856 	bl	800284c <LL_ADC_GetOffsetChannel>
 80037a0:	4603      	mov	r3, r0
 80037a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80037aa:	fa93 f3a3 	rbit	r3, r3
 80037ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80037b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80037b6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80037ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d101      	bne.n	80037c6 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80037c2:	2320      	movs	r3, #32
 80037c4:	e004      	b.n	80037d0 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80037c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80037ca:	fab3 f383 	clz	r3, r3
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d105      	bne.n	80037ea <HAL_ADC_ConfigChannel+0x276>
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	0e9b      	lsrs	r3, r3, #26
 80037e4:	f003 031f 	and.w	r3, r3, #31
 80037e8:	e018      	b.n	800381c <HAL_ADC_ConfigChannel+0x2a8>
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80037f6:	fa93 f3a3 	rbit	r3, r3
 80037fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80037fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003802:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003806:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800380a:	2b00      	cmp	r3, #0
 800380c:	d101      	bne.n	8003812 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800380e:	2320      	movs	r3, #32
 8003810:	e004      	b.n	800381c <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8003812:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003816:	fab3 f383 	clz	r3, r3
 800381a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800381c:	429a      	cmp	r2, r3
 800381e:	d106      	bne.n	800382e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	2200      	movs	r2, #0
 8003826:	2101      	movs	r1, #1
 8003828:	4618      	mov	r0, r3
 800382a:	f7ff f825 	bl	8002878 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	2102      	movs	r1, #2
 8003834:	4618      	mov	r0, r3
 8003836:	f7ff f809 	bl	800284c <LL_ADC_GetOffsetChannel>
 800383a:	4603      	mov	r3, r0
 800383c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003840:	2b00      	cmp	r3, #0
 8003842:	d10a      	bne.n	800385a <HAL_ADC_ConfigChannel+0x2e6>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	2102      	movs	r1, #2
 800384a:	4618      	mov	r0, r3
 800384c:	f7fe fffe 	bl	800284c <LL_ADC_GetOffsetChannel>
 8003850:	4603      	mov	r3, r0
 8003852:	0e9b      	lsrs	r3, r3, #26
 8003854:	f003 021f 	and.w	r2, r3, #31
 8003858:	e01e      	b.n	8003898 <HAL_ADC_ConfigChannel+0x324>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	2102      	movs	r1, #2
 8003860:	4618      	mov	r0, r3
 8003862:	f7fe fff3 	bl	800284c <LL_ADC_GetOffsetChannel>
 8003866:	4603      	mov	r3, r0
 8003868:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800386c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003870:	fa93 f3a3 	rbit	r3, r3
 8003874:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003878:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800387c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003880:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003884:	2b00      	cmp	r3, #0
 8003886:	d101      	bne.n	800388c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8003888:	2320      	movs	r3, #32
 800388a:	e004      	b.n	8003896 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 800388c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003890:	fab3 f383 	clz	r3, r3
 8003894:	b2db      	uxtb	r3, r3
 8003896:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d105      	bne.n	80038b0 <HAL_ADC_ConfigChannel+0x33c>
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	0e9b      	lsrs	r3, r3, #26
 80038aa:	f003 031f 	and.w	r3, r3, #31
 80038ae:	e016      	b.n	80038de <HAL_ADC_ConfigChannel+0x36a>
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80038bc:	fa93 f3a3 	rbit	r3, r3
 80038c0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80038c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80038c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80038c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d101      	bne.n	80038d4 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80038d0:	2320      	movs	r3, #32
 80038d2:	e004      	b.n	80038de <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80038d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80038d8:	fab3 f383 	clz	r3, r3
 80038dc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80038de:	429a      	cmp	r2, r3
 80038e0:	d106      	bne.n	80038f0 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	2200      	movs	r2, #0
 80038e8:	2102      	movs	r1, #2
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7fe ffc4 	bl	8002878 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	2103      	movs	r1, #3
 80038f6:	4618      	mov	r0, r3
 80038f8:	f7fe ffa8 	bl	800284c <LL_ADC_GetOffsetChannel>
 80038fc:	4603      	mov	r3, r0
 80038fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003902:	2b00      	cmp	r3, #0
 8003904:	d10a      	bne.n	800391c <HAL_ADC_ConfigChannel+0x3a8>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	2103      	movs	r1, #3
 800390c:	4618      	mov	r0, r3
 800390e:	f7fe ff9d 	bl	800284c <LL_ADC_GetOffsetChannel>
 8003912:	4603      	mov	r3, r0
 8003914:	0e9b      	lsrs	r3, r3, #26
 8003916:	f003 021f 	and.w	r2, r3, #31
 800391a:	e017      	b.n	800394c <HAL_ADC_ConfigChannel+0x3d8>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	2103      	movs	r1, #3
 8003922:	4618      	mov	r0, r3
 8003924:	f7fe ff92 	bl	800284c <LL_ADC_GetOffsetChannel>
 8003928:	4603      	mov	r3, r0
 800392a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800392c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800392e:	fa93 f3a3 	rbit	r3, r3
 8003932:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003934:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003936:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003938:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800393a:	2b00      	cmp	r3, #0
 800393c:	d101      	bne.n	8003942 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800393e:	2320      	movs	r3, #32
 8003940:	e003      	b.n	800394a <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8003942:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003944:	fab3 f383 	clz	r3, r3
 8003948:	b2db      	uxtb	r3, r3
 800394a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003954:	2b00      	cmp	r3, #0
 8003956:	d105      	bne.n	8003964 <HAL_ADC_ConfigChannel+0x3f0>
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	0e9b      	lsrs	r3, r3, #26
 800395e:	f003 031f 	and.w	r3, r3, #31
 8003962:	e011      	b.n	8003988 <HAL_ADC_ConfigChannel+0x414>
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800396a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800396c:	fa93 f3a3 	rbit	r3, r3
 8003970:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003972:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003974:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003976:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003978:	2b00      	cmp	r3, #0
 800397a:	d101      	bne.n	8003980 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 800397c:	2320      	movs	r3, #32
 800397e:	e003      	b.n	8003988 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8003980:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003982:	fab3 f383 	clz	r3, r3
 8003986:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003988:	429a      	cmp	r2, r3
 800398a:	d106      	bne.n	800399a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	2200      	movs	r2, #0
 8003992:	2103      	movs	r1, #3
 8003994:	4618      	mov	r0, r3
 8003996:	f7fe ff6f 	bl	8002878 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4618      	mov	r0, r3
 80039a0:	f7ff f902 	bl	8002ba8 <LL_ADC_IsEnabled>
 80039a4:	4603      	mov	r3, r0
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	f040 8140 	bne.w	8003c2c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6818      	ldr	r0, [r3, #0]
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	6819      	ldr	r1, [r3, #0]
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	461a      	mov	r2, r3
 80039ba:	f7ff f83f 	bl	8002a3c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	4a8f      	ldr	r2, [pc, #572]	@ (8003c00 <HAL_ADC_ConfigChannel+0x68c>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	f040 8131 	bne.w	8003c2c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d10b      	bne.n	80039f2 <HAL_ADC_ConfigChannel+0x47e>
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	0e9b      	lsrs	r3, r3, #26
 80039e0:	3301      	adds	r3, #1
 80039e2:	f003 031f 	and.w	r3, r3, #31
 80039e6:	2b09      	cmp	r3, #9
 80039e8:	bf94      	ite	ls
 80039ea:	2301      	movls	r3, #1
 80039ec:	2300      	movhi	r3, #0
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	e019      	b.n	8003a26 <HAL_ADC_ConfigChannel+0x4b2>
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80039fa:	fa93 f3a3 	rbit	r3, r3
 80039fe:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003a00:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a02:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003a04:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d101      	bne.n	8003a0e <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8003a0a:	2320      	movs	r3, #32
 8003a0c:	e003      	b.n	8003a16 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8003a0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a10:	fab3 f383 	clz	r3, r3
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	3301      	adds	r3, #1
 8003a18:	f003 031f 	and.w	r3, r3, #31
 8003a1c:	2b09      	cmp	r3, #9
 8003a1e:	bf94      	ite	ls
 8003a20:	2301      	movls	r3, #1
 8003a22:	2300      	movhi	r3, #0
 8003a24:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d079      	beq.n	8003b1e <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d107      	bne.n	8003a46 <HAL_ADC_ConfigChannel+0x4d2>
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	0e9b      	lsrs	r3, r3, #26
 8003a3c:	3301      	adds	r3, #1
 8003a3e:	069b      	lsls	r3, r3, #26
 8003a40:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003a44:	e015      	b.n	8003a72 <HAL_ADC_ConfigChannel+0x4fe>
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a4e:	fa93 f3a3 	rbit	r3, r3
 8003a52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003a54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a56:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003a58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d101      	bne.n	8003a62 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003a5e:	2320      	movs	r3, #32
 8003a60:	e003      	b.n	8003a6a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8003a62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a64:	fab3 f383 	clz	r3, r3
 8003a68:	b2db      	uxtb	r3, r3
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	069b      	lsls	r3, r3, #26
 8003a6e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d109      	bne.n	8003a92 <HAL_ADC_ConfigChannel+0x51e>
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	0e9b      	lsrs	r3, r3, #26
 8003a84:	3301      	adds	r3, #1
 8003a86:	f003 031f 	and.w	r3, r3, #31
 8003a8a:	2101      	movs	r1, #1
 8003a8c:	fa01 f303 	lsl.w	r3, r1, r3
 8003a90:	e017      	b.n	8003ac2 <HAL_ADC_ConfigChannel+0x54e>
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a9a:	fa93 f3a3 	rbit	r3, r3
 8003a9e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003aa0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003aa2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003aa4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d101      	bne.n	8003aae <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8003aaa:	2320      	movs	r3, #32
 8003aac:	e003      	b.n	8003ab6 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8003aae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ab0:	fab3 f383 	clz	r3, r3
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	3301      	adds	r3, #1
 8003ab8:	f003 031f 	and.w	r3, r3, #31
 8003abc:	2101      	movs	r1, #1
 8003abe:	fa01 f303 	lsl.w	r3, r1, r3
 8003ac2:	ea42 0103 	orr.w	r1, r2, r3
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d10a      	bne.n	8003ae8 <HAL_ADC_ConfigChannel+0x574>
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	0e9b      	lsrs	r3, r3, #26
 8003ad8:	3301      	adds	r3, #1
 8003ada:	f003 021f 	and.w	r2, r3, #31
 8003ade:	4613      	mov	r3, r2
 8003ae0:	005b      	lsls	r3, r3, #1
 8003ae2:	4413      	add	r3, r2
 8003ae4:	051b      	lsls	r3, r3, #20
 8003ae6:	e018      	b.n	8003b1a <HAL_ADC_ConfigChannel+0x5a6>
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003af0:	fa93 f3a3 	rbit	r3, r3
 8003af4:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003af6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003af8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003afa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d101      	bne.n	8003b04 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8003b00:	2320      	movs	r3, #32
 8003b02:	e003      	b.n	8003b0c <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003b04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b06:	fab3 f383 	clz	r3, r3
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	3301      	adds	r3, #1
 8003b0e:	f003 021f 	and.w	r2, r3, #31
 8003b12:	4613      	mov	r3, r2
 8003b14:	005b      	lsls	r3, r3, #1
 8003b16:	4413      	add	r3, r2
 8003b18:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b1a:	430b      	orrs	r3, r1
 8003b1c:	e081      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d107      	bne.n	8003b3a <HAL_ADC_ConfigChannel+0x5c6>
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	0e9b      	lsrs	r3, r3, #26
 8003b30:	3301      	adds	r3, #1
 8003b32:	069b      	lsls	r3, r3, #26
 8003b34:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003b38:	e015      	b.n	8003b66 <HAL_ADC_ConfigChannel+0x5f2>
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b42:	fa93 f3a3 	rbit	r3, r3
 8003b46:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b4a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d101      	bne.n	8003b56 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8003b52:	2320      	movs	r3, #32
 8003b54:	e003      	b.n	8003b5e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8003b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b58:	fab3 f383 	clz	r3, r3
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	3301      	adds	r3, #1
 8003b60:	069b      	lsls	r3, r3, #26
 8003b62:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d109      	bne.n	8003b86 <HAL_ADC_ConfigChannel+0x612>
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	0e9b      	lsrs	r3, r3, #26
 8003b78:	3301      	adds	r3, #1
 8003b7a:	f003 031f 	and.w	r3, r3, #31
 8003b7e:	2101      	movs	r1, #1
 8003b80:	fa01 f303 	lsl.w	r3, r1, r3
 8003b84:	e017      	b.n	8003bb6 <HAL_ADC_ConfigChannel+0x642>
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b8c:	6a3b      	ldr	r3, [r7, #32]
 8003b8e:	fa93 f3a3 	rbit	r3, r3
 8003b92:	61fb      	str	r3, [r7, #28]
  return result;
 8003b94:	69fb      	ldr	r3, [r7, #28]
 8003b96:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d101      	bne.n	8003ba2 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8003b9e:	2320      	movs	r3, #32
 8003ba0:	e003      	b.n	8003baa <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8003ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba4:	fab3 f383 	clz	r3, r3
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	3301      	adds	r3, #1
 8003bac:	f003 031f 	and.w	r3, r3, #31
 8003bb0:	2101      	movs	r1, #1
 8003bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8003bb6:	ea42 0103 	orr.w	r1, r2, r3
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d10d      	bne.n	8003be2 <HAL_ADC_ConfigChannel+0x66e>
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	0e9b      	lsrs	r3, r3, #26
 8003bcc:	3301      	adds	r3, #1
 8003bce:	f003 021f 	and.w	r2, r3, #31
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	005b      	lsls	r3, r3, #1
 8003bd6:	4413      	add	r3, r2
 8003bd8:	3b1e      	subs	r3, #30
 8003bda:	051b      	lsls	r3, r3, #20
 8003bdc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003be0:	e01e      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x6ac>
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	fa93 f3a3 	rbit	r3, r3
 8003bee:	613b      	str	r3, [r7, #16]
  return result;
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d104      	bne.n	8003c04 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003bfa:	2320      	movs	r3, #32
 8003bfc:	e006      	b.n	8003c0c <HAL_ADC_ConfigChannel+0x698>
 8003bfe:	bf00      	nop
 8003c00:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003c04:	69bb      	ldr	r3, [r7, #24]
 8003c06:	fab3 f383 	clz	r3, r3
 8003c0a:	b2db      	uxtb	r3, r3
 8003c0c:	3301      	adds	r3, #1
 8003c0e:	f003 021f 	and.w	r2, r3, #31
 8003c12:	4613      	mov	r3, r2
 8003c14:	005b      	lsls	r3, r3, #1
 8003c16:	4413      	add	r3, r2
 8003c18:	3b1e      	subs	r3, #30
 8003c1a:	051b      	lsls	r3, r3, #20
 8003c1c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c20:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003c22:	683a      	ldr	r2, [r7, #0]
 8003c24:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c26:	4619      	mov	r1, r3
 8003c28:	f7fe fedc 	bl	80029e4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	4b3f      	ldr	r3, [pc, #252]	@ (8003d30 <HAL_ADC_ConfigChannel+0x7bc>)
 8003c32:	4013      	ands	r3, r2
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d071      	beq.n	8003d1c <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c38:	483e      	ldr	r0, [pc, #248]	@ (8003d34 <HAL_ADC_ConfigChannel+0x7c0>)
 8003c3a:	f7fe fdd5 	bl	80027e8 <LL_ADC_GetCommonPathInternalCh>
 8003c3e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a3c      	ldr	r2, [pc, #240]	@ (8003d38 <HAL_ADC_ConfigChannel+0x7c4>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d004      	beq.n	8003c56 <HAL_ADC_ConfigChannel+0x6e2>
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a3a      	ldr	r2, [pc, #232]	@ (8003d3c <HAL_ADC_ConfigChannel+0x7c8>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d127      	bne.n	8003ca6 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003c56:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d121      	bne.n	8003ca6 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c6a:	d157      	bne.n	8003d1c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c6c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c70:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003c74:	4619      	mov	r1, r3
 8003c76:	482f      	ldr	r0, [pc, #188]	@ (8003d34 <HAL_ADC_ConfigChannel+0x7c0>)
 8003c78:	f7fe fda3 	bl	80027c2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003c7c:	4b30      	ldr	r3, [pc, #192]	@ (8003d40 <HAL_ADC_ConfigChannel+0x7cc>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	099b      	lsrs	r3, r3, #6
 8003c82:	4a30      	ldr	r2, [pc, #192]	@ (8003d44 <HAL_ADC_ConfigChannel+0x7d0>)
 8003c84:	fba2 2303 	umull	r2, r3, r2, r3
 8003c88:	099b      	lsrs	r3, r3, #6
 8003c8a:	1c5a      	adds	r2, r3, #1
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	005b      	lsls	r3, r3, #1
 8003c90:	4413      	add	r3, r2
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003c96:	e002      	b.n	8003c9e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	3b01      	subs	r3, #1
 8003c9c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d1f9      	bne.n	8003c98 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003ca4:	e03a      	b.n	8003d1c <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a27      	ldr	r2, [pc, #156]	@ (8003d48 <HAL_ADC_ConfigChannel+0x7d4>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d113      	bne.n	8003cd8 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003cb0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cb4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d10d      	bne.n	8003cd8 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a22      	ldr	r2, [pc, #136]	@ (8003d4c <HAL_ADC_ConfigChannel+0x7d8>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d02a      	beq.n	8003d1c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003cc6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cce:	4619      	mov	r1, r3
 8003cd0:	4818      	ldr	r0, [pc, #96]	@ (8003d34 <HAL_ADC_ConfigChannel+0x7c0>)
 8003cd2:	f7fe fd76 	bl	80027c2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003cd6:	e021      	b.n	8003d1c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a1c      	ldr	r2, [pc, #112]	@ (8003d50 <HAL_ADC_ConfigChannel+0x7dc>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d11c      	bne.n	8003d1c <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003ce2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ce6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d116      	bne.n	8003d1c <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a16      	ldr	r2, [pc, #88]	@ (8003d4c <HAL_ADC_ConfigChannel+0x7d8>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d011      	beq.n	8003d1c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003cf8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cfc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003d00:	4619      	mov	r1, r3
 8003d02:	480c      	ldr	r0, [pc, #48]	@ (8003d34 <HAL_ADC_ConfigChannel+0x7c0>)
 8003d04:	f7fe fd5d 	bl	80027c2 <LL_ADC_SetCommonPathInternalCh>
 8003d08:	e008      	b.n	8003d1c <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d0e:	f043 0220 	orr.w	r2, r3, #32
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003d24:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	37d8      	adds	r7, #216	@ 0xd8
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	80080000 	.word	0x80080000
 8003d34:	50000300 	.word	0x50000300
 8003d38:	c3210000 	.word	0xc3210000
 8003d3c:	90c00010 	.word	0x90c00010
 8003d40:	20000000 	.word	0x20000000
 8003d44:	053e2d63 	.word	0x053e2d63
 8003d48:	c7520000 	.word	0xc7520000
 8003d4c:	50000100 	.word	0x50000100
 8003d50:	cb840000 	.word	0xcb840000

08003d54 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b084      	sub	sp, #16
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4618      	mov	r0, r3
 8003d66:	f7fe ff1f 	bl	8002ba8 <LL_ADC_IsEnabled>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d169      	bne.n	8003e44 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	689a      	ldr	r2, [r3, #8]
 8003d76:	4b36      	ldr	r3, [pc, #216]	@ (8003e50 <ADC_Enable+0xfc>)
 8003d78:	4013      	ands	r3, r2
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d00d      	beq.n	8003d9a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d82:	f043 0210 	orr.w	r2, r3, #16
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d8e:	f043 0201 	orr.w	r2, r3, #1
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e055      	b.n	8003e46 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f7fe feda 	bl	8002b58 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003da4:	482b      	ldr	r0, [pc, #172]	@ (8003e54 <ADC_Enable+0x100>)
 8003da6:	f7fe fd1f 	bl	80027e8 <LL_ADC_GetCommonPathInternalCh>
 8003daa:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003dac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d013      	beq.n	8003ddc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003db4:	4b28      	ldr	r3, [pc, #160]	@ (8003e58 <ADC_Enable+0x104>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	099b      	lsrs	r3, r3, #6
 8003dba:	4a28      	ldr	r2, [pc, #160]	@ (8003e5c <ADC_Enable+0x108>)
 8003dbc:	fba2 2303 	umull	r2, r3, r2, r3
 8003dc0:	099b      	lsrs	r3, r3, #6
 8003dc2:	1c5a      	adds	r2, r3, #1
 8003dc4:	4613      	mov	r3, r2
 8003dc6:	005b      	lsls	r3, r3, #1
 8003dc8:	4413      	add	r3, r2
 8003dca:	009b      	lsls	r3, r3, #2
 8003dcc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003dce:	e002      	b.n	8003dd6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	3b01      	subs	r3, #1
 8003dd4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d1f9      	bne.n	8003dd0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003ddc:	f7fe fcd2 	bl	8002784 <HAL_GetTick>
 8003de0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003de2:	e028      	b.n	8003e36 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4618      	mov	r0, r3
 8003dea:	f7fe fedd 	bl	8002ba8 <LL_ADC_IsEnabled>
 8003dee:	4603      	mov	r3, r0
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d104      	bne.n	8003dfe <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f7fe fead 	bl	8002b58 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003dfe:	f7fe fcc1 	bl	8002784 <HAL_GetTick>
 8003e02:	4602      	mov	r2, r0
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d914      	bls.n	8003e36 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 0301 	and.w	r3, r3, #1
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d00d      	beq.n	8003e36 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e1e:	f043 0210 	orr.w	r2, r3, #16
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e2a:	f043 0201 	orr.w	r2, r3, #1
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e007      	b.n	8003e46 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 0301 	and.w	r3, r3, #1
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d1cf      	bne.n	8003de4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003e44:	2300      	movs	r3, #0
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3710      	adds	r7, #16
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	bf00      	nop
 8003e50:	8000003f 	.word	0x8000003f
 8003e54:	50000300 	.word	0x50000300
 8003e58:	20000000 	.word	0x20000000
 8003e5c:	053e2d63 	.word	0x053e2d63

08003e60 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f7fe feae 	bl	8002bce <LL_ADC_IsDisableOngoing>
 8003e72:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f7fe fe95 	bl	8002ba8 <LL_ADC_IsEnabled>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d047      	beq.n	8003f14 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d144      	bne.n	8003f14 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	f003 030d 	and.w	r3, r3, #13
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d10c      	bne.n	8003eb2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f7fe fe6f 	bl	8002b80 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	2203      	movs	r2, #3
 8003ea8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003eaa:	f7fe fc6b 	bl	8002784 <HAL_GetTick>
 8003eae:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003eb0:	e029      	b.n	8003f06 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eb6:	f043 0210 	orr.w	r2, r3, #16
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ec2:	f043 0201 	orr.w	r2, r3, #1
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e023      	b.n	8003f16 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003ece:	f7fe fc59 	bl	8002784 <HAL_GetTick>
 8003ed2:	4602      	mov	r2, r0
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	1ad3      	subs	r3, r2, r3
 8003ed8:	2b02      	cmp	r3, #2
 8003eda:	d914      	bls.n	8003f06 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	f003 0301 	and.w	r3, r3, #1
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d00d      	beq.n	8003f06 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eee:	f043 0210 	orr.w	r2, r3, #16
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003efa:	f043 0201 	orr.w	r2, r3, #1
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e007      	b.n	8003f16 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	f003 0301 	and.w	r3, r3, #1
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d1dc      	bne.n	8003ece <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003f14:	2300      	movs	r3, #0
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3710      	adds	r7, #16
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}

08003f1e <LL_ADC_SetCommonPathInternalCh>:
{
 8003f1e:	b480      	push	{r7}
 8003f20:	b083      	sub	sp, #12
 8003f22:	af00      	add	r7, sp, #0
 8003f24:	6078      	str	r0, [r7, #4]
 8003f26:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	689b      	ldr	r3, [r3, #8]
 8003f2c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	431a      	orrs	r2, r3
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	609a      	str	r2, [r3, #8]
}
 8003f38:	bf00      	nop
 8003f3a:	370c      	adds	r7, #12
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr

08003f44 <LL_ADC_GetCommonPathInternalCh>:
{
 8003f44:	b480      	push	{r7}
 8003f46:	b083      	sub	sp, #12
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	370c      	adds	r7, #12
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5e:	4770      	bx	lr

08003f60 <LL_ADC_SetOffset>:
{
 8003f60:	b480      	push	{r7}
 8003f62:	b087      	sub	sp, #28
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	60b9      	str	r1, [r7, #8]
 8003f6a:	607a      	str	r2, [r7, #4]
 8003f6c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	3360      	adds	r3, #96	@ 0x60
 8003f72:	461a      	mov	r2, r3
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	009b      	lsls	r3, r3, #2
 8003f78:	4413      	add	r3, r2
 8003f7a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	4b08      	ldr	r3, [pc, #32]	@ (8003fa4 <LL_ADC_SetOffset+0x44>)
 8003f82:	4013      	ands	r3, r2
 8003f84:	687a      	ldr	r2, [r7, #4]
 8003f86:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003f8a:	683a      	ldr	r2, [r7, #0]
 8003f8c:	430a      	orrs	r2, r1
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	601a      	str	r2, [r3, #0]
}
 8003f98:	bf00      	nop
 8003f9a:	371c      	adds	r7, #28
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr
 8003fa4:	03fff000 	.word	0x03fff000

08003fa8 <LL_ADC_GetOffsetChannel>:
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b085      	sub	sp, #20
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	3360      	adds	r3, #96	@ 0x60
 8003fb6:	461a      	mov	r2, r3
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	4413      	add	r3, r2
 8003fbe:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3714      	adds	r7, #20
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr

08003fd4 <LL_ADC_SetOffsetState>:
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b087      	sub	sp, #28
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	60f8      	str	r0, [r7, #12]
 8003fdc:	60b9      	str	r1, [r7, #8]
 8003fde:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	3360      	adds	r3, #96	@ 0x60
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	009b      	lsls	r3, r3, #2
 8003fea:	4413      	add	r3, r2
 8003fec:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	431a      	orrs	r2, r3
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	601a      	str	r2, [r3, #0]
}
 8003ffe:	bf00      	nop
 8004000:	371c      	adds	r7, #28
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr

0800400a <LL_ADC_SetOffsetSign>:
{
 800400a:	b480      	push	{r7}
 800400c:	b087      	sub	sp, #28
 800400e:	af00      	add	r7, sp, #0
 8004010:	60f8      	str	r0, [r7, #12]
 8004012:	60b9      	str	r1, [r7, #8]
 8004014:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	3360      	adds	r3, #96	@ 0x60
 800401a:	461a      	mov	r2, r3
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	4413      	add	r3, r2
 8004022:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	431a      	orrs	r2, r3
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	601a      	str	r2, [r3, #0]
}
 8004034:	bf00      	nop
 8004036:	371c      	adds	r7, #28
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr

08004040 <LL_ADC_SetOffsetSaturation>:
{
 8004040:	b480      	push	{r7}
 8004042:	b087      	sub	sp, #28
 8004044:	af00      	add	r7, sp, #0
 8004046:	60f8      	str	r0, [r7, #12]
 8004048:	60b9      	str	r1, [r7, #8]
 800404a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	3360      	adds	r3, #96	@ 0x60
 8004050:	461a      	mov	r2, r3
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	4413      	add	r3, r2
 8004058:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	431a      	orrs	r2, r3
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	601a      	str	r2, [r3, #0]
}
 800406a:	bf00      	nop
 800406c:	371c      	adds	r7, #28
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr

08004076 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 8004076:	b480      	push	{r7}
 8004078:	b083      	sub	sp, #12
 800407a:	af00      	add	r7, sp, #0
 800407c:	6078      	str	r0, [r7, #4]
 800407e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	695b      	ldr	r3, [r3, #20]
 8004084:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	431a      	orrs	r2, r3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	615a      	str	r2, [r3, #20]
}
 8004090:	bf00      	nop
 8004092:	370c      	adds	r7, #12
 8004094:	46bd      	mov	sp, r7
 8004096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409a:	4770      	bx	lr

0800409c <LL_ADC_INJ_GetTrigAuto>:
{
 800409c:	b480      	push	{r7}
 800409e:	b083      	sub	sp, #12
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	68db      	ldr	r3, [r3, #12]
 80040a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr

080040b8 <LL_ADC_SetChannelSamplingTime>:
{
 80040b8:	b480      	push	{r7}
 80040ba:	b087      	sub	sp, #28
 80040bc:	af00      	add	r7, sp, #0
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	3314      	adds	r3, #20
 80040c8:	461a      	mov	r2, r3
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	0e5b      	lsrs	r3, r3, #25
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	f003 0304 	and.w	r3, r3, #4
 80040d4:	4413      	add	r3, r2
 80040d6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	0d1b      	lsrs	r3, r3, #20
 80040e0:	f003 031f 	and.w	r3, r3, #31
 80040e4:	2107      	movs	r1, #7
 80040e6:	fa01 f303 	lsl.w	r3, r1, r3
 80040ea:	43db      	mvns	r3, r3
 80040ec:	401a      	ands	r2, r3
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	0d1b      	lsrs	r3, r3, #20
 80040f2:	f003 031f 	and.w	r3, r3, #31
 80040f6:	6879      	ldr	r1, [r7, #4]
 80040f8:	fa01 f303 	lsl.w	r3, r1, r3
 80040fc:	431a      	orrs	r2, r3
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	601a      	str	r2, [r3, #0]
}
 8004102:	bf00      	nop
 8004104:	371c      	adds	r7, #28
 8004106:	46bd      	mov	sp, r7
 8004108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410c:	4770      	bx	lr
	...

08004110 <LL_ADC_SetChannelSingleDiff>:
{
 8004110:	b480      	push	{r7}
 8004112:	b085      	sub	sp, #20
 8004114:	af00      	add	r7, sp, #0
 8004116:	60f8      	str	r0, [r7, #12]
 8004118:	60b9      	str	r1, [r7, #8]
 800411a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004128:	43db      	mvns	r3, r3
 800412a:	401a      	ands	r2, r3
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	f003 0318 	and.w	r3, r3, #24
 8004132:	4908      	ldr	r1, [pc, #32]	@ (8004154 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004134:	40d9      	lsrs	r1, r3
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	400b      	ands	r3, r1
 800413a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800413e:	431a      	orrs	r2, r3
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8004146:	bf00      	nop
 8004148:	3714      	adds	r7, #20
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr
 8004152:	bf00      	nop
 8004154:	0007ffff 	.word	0x0007ffff

08004158 <LL_ADC_GetMultimode>:
{
 8004158:	b480      	push	{r7}
 800415a:	b083      	sub	sp, #12
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	f003 031f 	and.w	r3, r3, #31
}
 8004168:	4618      	mov	r0, r3
 800416a:	370c      	adds	r7, #12
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr

08004174 <LL_ADC_IsEnabled>:
{
 8004174:	b480      	push	{r7}
 8004176:	b083      	sub	sp, #12
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	f003 0301 	and.w	r3, r3, #1
 8004184:	2b01      	cmp	r3, #1
 8004186:	d101      	bne.n	800418c <LL_ADC_IsEnabled+0x18>
 8004188:	2301      	movs	r3, #1
 800418a:	e000      	b.n	800418e <LL_ADC_IsEnabled+0x1a>
 800418c:	2300      	movs	r3, #0
}
 800418e:	4618      	mov	r0, r3
 8004190:	370c      	adds	r7, #12
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr

0800419a <LL_ADC_StartCalibration>:
{
 800419a:	b480      	push	{r7}
 800419c:	b083      	sub	sp, #12
 800419e:	af00      	add	r7, sp, #0
 80041a0:	6078      	str	r0, [r7, #4]
 80041a2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80041ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80041b0:	683a      	ldr	r2, [r7, #0]
 80041b2:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80041b6:	4313      	orrs	r3, r2
 80041b8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	609a      	str	r2, [r3, #8]
}
 80041c0:	bf00      	nop
 80041c2:	370c      	adds	r7, #12
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr

080041cc <LL_ADC_IsCalibrationOnGoing>:
{
 80041cc:	b480      	push	{r7}
 80041ce:	b083      	sub	sp, #12
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80041dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80041e0:	d101      	bne.n	80041e6 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80041e2:	2301      	movs	r3, #1
 80041e4:	e000      	b.n	80041e8 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80041e6:	2300      	movs	r3, #0
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	370c      	adds	r7, #12
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr

080041f4 <LL_ADC_REG_IsConversionOngoing>:
{
 80041f4:	b480      	push	{r7}
 80041f6:	b083      	sub	sp, #12
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	f003 0304 	and.w	r3, r3, #4
 8004204:	2b04      	cmp	r3, #4
 8004206:	d101      	bne.n	800420c <LL_ADC_REG_IsConversionOngoing+0x18>
 8004208:	2301      	movs	r3, #1
 800420a:	e000      	b.n	800420e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800420c:	2300      	movs	r3, #0
}
 800420e:	4618      	mov	r0, r3
 8004210:	370c      	adds	r7, #12
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr

0800421a <LL_ADC_INJ_StartConversion>:
{
 800421a:	b480      	push	{r7}
 800421c:	b083      	sub	sp, #12
 800421e:	af00      	add	r7, sp, #0
 8004220:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800422a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800422e:	f043 0208 	orr.w	r2, r3, #8
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	609a      	str	r2, [r3, #8]
}
 8004236:	bf00      	nop
 8004238:	370c      	adds	r7, #12
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr

08004242 <LL_ADC_INJ_IsConversionOngoing>:
{
 8004242:	b480      	push	{r7}
 8004244:	b083      	sub	sp, #12
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	f003 0308 	and.w	r3, r3, #8
 8004252:	2b08      	cmp	r3, #8
 8004254:	d101      	bne.n	800425a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004256:	2301      	movs	r3, #1
 8004258:	e000      	b.n	800425c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800425a:	2300      	movs	r3, #0
}
 800425c:	4618      	mov	r0, r3
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr

08004268 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004272:	2300      	movs	r3, #0
 8004274:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800427c:	2b01      	cmp	r3, #1
 800427e:	d101      	bne.n	8004284 <HAL_ADCEx_Calibration_Start+0x1c>
 8004280:	2302      	movs	r3, #2
 8004282:	e04d      	b.n	8004320 <HAL_ADCEx_Calibration_Start+0xb8>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800428c:	6878      	ldr	r0, [r7, #4]
 800428e:	f7ff fde7 	bl	8003e60 <ADC_Disable>
 8004292:	4603      	mov	r3, r0
 8004294:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004296:	7bfb      	ldrb	r3, [r7, #15]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d136      	bne.n	800430a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042a0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80042a4:	f023 0302 	bic.w	r3, r3, #2
 80042a8:	f043 0202 	orr.w	r2, r3, #2
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	6839      	ldr	r1, [r7, #0]
 80042b6:	4618      	mov	r0, r3
 80042b8:	f7ff ff6f 	bl	800419a <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80042bc:	e014      	b.n	80042e8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	3301      	adds	r3, #1
 80042c2:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	4a18      	ldr	r2, [pc, #96]	@ (8004328 <HAL_ADCEx_Calibration_Start+0xc0>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d90d      	bls.n	80042e8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042d0:	f023 0312 	bic.w	r3, r3, #18
 80042d4:	f043 0210 	orr.w	r2, r3, #16
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e01b      	b.n	8004320 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4618      	mov	r0, r3
 80042ee:	f7ff ff6d 	bl	80041cc <LL_ADC_IsCalibrationOnGoing>
 80042f2:	4603      	mov	r3, r0
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d1e2      	bne.n	80042be <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042fc:	f023 0303 	bic.w	r3, r3, #3
 8004300:	f043 0201 	orr.w	r2, r3, #1
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004308:	e005      	b.n	8004316 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800430e:	f043 0210 	orr.w	r2, r3, #16
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800431e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004320:	4618      	mov	r0, r3
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	0004de01 	.word	0x0004de01

0800432c <HAL_ADCEx_InjectedStart>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b086      	sub	sp, #24
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004334:	4853      	ldr	r0, [pc, #332]	@ (8004484 <HAL_ADCEx_InjectedStart+0x158>)
 8004336:	f7ff ff0f 	bl	8004158 <LL_ADC_GetMultimode>
 800433a:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4618      	mov	r0, r3
 8004342:	f7ff ff7e 	bl	8004242 <LL_ADC_INJ_IsConversionOngoing>
 8004346:	4603      	mov	r3, r0
 8004348:	2b00      	cmp	r3, #0
 800434a:	d001      	beq.n	8004350 <HAL_ADCEx_InjectedStart+0x24>
  {
    return HAL_BUSY;
 800434c:	2302      	movs	r3, #2
 800434e:	e094      	b.n	800447a <HAL_ADCEx_InjectedStart+0x14e>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800435a:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004362:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004366:	2b00      	cmp	r3, #0
 8004368:	d10a      	bne.n	8004380 <HAL_ADCEx_InjectedStart+0x54>
        && (tmp_config_injected_queue == 0UL)
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d107      	bne.n	8004380 <HAL_ADCEx_InjectedStart+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004374:	f043 0220 	orr.w	r2, r3, #32
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	e07c      	b.n	800447a <HAL_ADCEx_InjectedStart+0x14e>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004386:	2b01      	cmp	r3, #1
 8004388:	d101      	bne.n	800438e <HAL_ADCEx_InjectedStart+0x62>
 800438a:	2302      	movs	r3, #2
 800438c:	e075      	b.n	800447a <HAL_ADCEx_InjectedStart+0x14e>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2201      	movs	r2, #1
 8004392:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f7ff fcdc 	bl	8003d54 <ADC_Enable>
 800439c:	4603      	mov	r3, r0
 800439e:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80043a0:	7bfb      	ldrb	r3, [r7, #15]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d164      	bne.n	8004470 <HAL_ADCEx_InjectedStart+0x144>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d006      	beq.n	80043c0 <HAL_ADCEx_InjectedStart+0x94>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043b6:	f023 0208 	bic.w	r2, r3, #8
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	661a      	str	r2, [r3, #96]	@ 0x60
 80043be:	e002      	b.n	80043c6 <HAL_ADCEx_InjectedStart+0x9a>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043ca:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80043ce:	f023 0301 	bic.w	r3, r3, #1
 80043d2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a2a      	ldr	r2, [pc, #168]	@ (8004488 <HAL_ADCEx_InjectedStart+0x15c>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d002      	beq.n	80043ea <HAL_ADCEx_InjectedStart+0xbe>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	e001      	b.n	80043ee <HAL_ADCEx_InjectedStart+0xc2>
 80043ea:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	6812      	ldr	r2, [r2, #0]
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d002      	beq.n	80043fc <HAL_ADCEx_InjectedStart+0xd0>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d105      	bne.n	8004408 <HAL_ADCEx_InjectedStart+0xdc>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004400:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	2260      	movs	r2, #96	@ 0x60
 800440e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2200      	movs	r2, #0
 8004414:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a1a      	ldr	r2, [pc, #104]	@ (8004488 <HAL_ADCEx_InjectedStart+0x15c>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d002      	beq.n	8004428 <HAL_ADCEx_InjectedStart+0xfc>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	e001      	b.n	800442c <HAL_ADCEx_InjectedStart+0x100>
 8004428:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800442c:	687a      	ldr	r2, [r7, #4]
 800442e:	6812      	ldr	r2, [r2, #0]
 8004430:	4293      	cmp	r3, r2
 8004432:	d008      	beq.n	8004446 <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d005      	beq.n	8004446 <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	2b06      	cmp	r3, #6
 800443e:	d002      	beq.n	8004446 <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	2b07      	cmp	r3, #7
 8004444:	d10d      	bne.n	8004462 <HAL_ADCEx_InjectedStart+0x136>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4618      	mov	r0, r3
 800444c:	f7ff fe26 	bl	800409c <LL_ADC_INJ_GetTrigAuto>
 8004450:	4603      	mov	r3, r0
 8004452:	2b00      	cmp	r3, #0
 8004454:	d110      	bne.n	8004478 <HAL_ADCEx_InjectedStart+0x14c>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4618      	mov	r0, r3
 800445c:	f7ff fedd 	bl	800421a <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8004460:	e00a      	b.n	8004478 <HAL_ADCEx_InjectedStart+0x14c>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004466:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800446e:	e003      	b.n	8004478 <HAL_ADCEx_InjectedStart+0x14c>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2200      	movs	r2, #0
 8004474:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8004478:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800447a:	4618      	mov	r0, r3
 800447c:	3718      	adds	r7, #24
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}
 8004482:	bf00      	nop
 8004484:	50000300 	.word	0x50000300
 8004488:	50000100 	.word	0x50000100

0800448c <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b086      	sub	sp, #24
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004494:	486e      	ldr	r0, [pc, #440]	@ (8004650 <HAL_ADCEx_InjectedStart_IT+0x1c4>)
 8004496:	f7ff fe5f 	bl	8004158 <LL_ADC_GetMultimode>
 800449a:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4618      	mov	r0, r3
 80044a2:	f7ff fece 	bl	8004242 <LL_ADC_INJ_IsConversionOngoing>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d001      	beq.n	80044b0 <HAL_ADCEx_InjectedStart_IT+0x24>
  {
    return HAL_BUSY;
 80044ac:	2302      	movs	r3, #2
 80044ae:	e0ca      	b.n	8004646 <HAL_ADCEx_InjectedStart_IT+0x1ba>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	68db      	ldr	r3, [r3, #12]
 80044b6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80044ba:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044c2:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d10a      	bne.n	80044e0 <HAL_ADCEx_InjectedStart_IT+0x54>
        && (tmp_config_injected_queue == 0UL)
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d107      	bne.n	80044e0 <HAL_ADCEx_InjectedStart_IT+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044d4:	f043 0220 	orr.w	r2, r3, #32
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e0b2      	b.n	8004646 <HAL_ADCEx_InjectedStart_IT+0x1ba>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d101      	bne.n	80044ee <HAL_ADCEx_InjectedStart_IT+0x62>
 80044ea:	2302      	movs	r3, #2
 80044ec:	e0ab      	b.n	8004646 <HAL_ADCEx_InjectedStart_IT+0x1ba>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2201      	movs	r2, #1
 80044f2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f7ff fc2c 	bl	8003d54 <ADC_Enable>
 80044fc:	4603      	mov	r3, r0
 80044fe:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004500:	7bfb      	ldrb	r3, [r7, #15]
 8004502:	2b00      	cmp	r3, #0
 8004504:	f040 809a 	bne.w	800463c <HAL_ADCEx_InjectedStart_IT+0x1b0>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800450c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004510:	2b00      	cmp	r3, #0
 8004512:	d006      	beq.n	8004522 <HAL_ADCEx_InjectedStart_IT+0x96>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004518:	f023 0208 	bic.w	r2, r3, #8
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	661a      	str	r2, [r3, #96]	@ 0x60
 8004520:	e002      	b.n	8004528 <HAL_ADCEx_InjectedStart_IT+0x9c>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2200      	movs	r2, #0
 8004526:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800452c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004530:	f023 0301 	bic.w	r3, r3, #1
 8004534:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a44      	ldr	r2, [pc, #272]	@ (8004654 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d002      	beq.n	800454c <HAL_ADCEx_InjectedStart_IT+0xc0>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	e001      	b.n	8004550 <HAL_ADCEx_InjectedStart_IT+0xc4>
 800454c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	6812      	ldr	r2, [r2, #0]
 8004554:	4293      	cmp	r3, r2
 8004556:	d002      	beq.n	800455e <HAL_ADCEx_InjectedStart_IT+0xd2>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d105      	bne.n	800456a <HAL_ADCEx_InjectedStart_IT+0xde>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004562:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	2260      	movs	r2, #96	@ 0x60
 8004570:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004584:	2b00      	cmp	r3, #0
 8004586:	d007      	beq.n	8004598 <HAL_ADCEx_InjectedStart_IT+0x10c>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	685a      	ldr	r2, [r3, #4]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004596:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	699b      	ldr	r3, [r3, #24]
 800459c:	2b08      	cmp	r3, #8
 800459e:	d110      	bne.n	80045c2 <HAL_ADCEx_InjectedStart_IT+0x136>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	685a      	ldr	r2, [r3, #4]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f022 0220 	bic.w	r2, r2, #32
 80045ae:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	685a      	ldr	r2, [r3, #4]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80045be:	605a      	str	r2, [r3, #4]
          break;
 80045c0:	e010      	b.n	80045e4 <HAL_ADCEx_InjectedStart_IT+0x158>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	685a      	ldr	r2, [r3, #4]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045d0:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	685a      	ldr	r2, [r3, #4]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f042 0220 	orr.w	r2, r2, #32
 80045e0:	605a      	str	r2, [r3, #4]
          break;
 80045e2:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a1a      	ldr	r2, [pc, #104]	@ (8004654 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d002      	beq.n	80045f4 <HAL_ADCEx_InjectedStart_IT+0x168>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	e001      	b.n	80045f8 <HAL_ADCEx_InjectedStart_IT+0x16c>
 80045f4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	6812      	ldr	r2, [r2, #0]
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d008      	beq.n	8004612 <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d005      	beq.n	8004612 <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	2b06      	cmp	r3, #6
 800460a:	d002      	beq.n	8004612 <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	2b07      	cmp	r3, #7
 8004610:	d10d      	bne.n	800462e <HAL_ADCEx_InjectedStart_IT+0x1a2>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4618      	mov	r0, r3
 8004618:	f7ff fd40 	bl	800409c <LL_ADC_INJ_GetTrigAuto>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d110      	bne.n	8004644 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4618      	mov	r0, r3
 8004628:	f7ff fdf7 	bl	800421a <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 800462c:	e00a      	b.n	8004644 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004632:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	65da      	str	r2, [r3, #92]	@ 0x5c
 800463a:	e003      	b.n	8004644 <HAL_ADCEx_InjectedStart_IT+0x1b8>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8004644:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004646:	4618      	mov	r0, r3
 8004648:	3718      	adds	r7, #24
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	50000300 	.word	0x50000300
 8004654:	50000100 	.word	0x50000100

08004658 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004658:	b480      	push	{r7}
 800465a:	b083      	sub	sp, #12
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004660:	bf00      	nop
 8004662:	370c      	adds	r7, #12
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr

0800466c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800466c:	b480      	push	{r7}
 800466e:	b083      	sub	sp, #12
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004674:	bf00      	nop
 8004676:	370c      	adds	r7, #12
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004688:	bf00      	nop
 800468a:	370c      	adds	r7, #12
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800469c:	bf00      	nop
 800469e:	370c      	adds	r7, #12
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr

080046a8 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b0b6      	sub	sp, #216	@ 0xd8
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80046b2:	2300      	movs	r3, #0
 80046b4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 80046b8:	2300      	movs	r3, #0
 80046ba:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 80046bc:	2300      	movs	r3, #0
 80046be:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d102      	bne.n	80046d2 <HAL_ADCEx_InjectedConfigChannel+0x2a>
 80046cc:	2302      	movs	r3, #2
 80046ce:	f000 bcb5 	b.w	800503c <HAL_ADCEx_InjectedConfigChannel+0x994>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2201      	movs	r2, #1
 80046d6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	695b      	ldr	r3, [r3, #20]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d003      	beq.n	80046ea <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	d130      	bne.n	800474c <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	2b09      	cmp	r3, #9
 80046f0:	d179      	bne.n	80047e6 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d010      	beq.n	800471c <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	0e9b      	lsrs	r3, r3, #26
 8004700:	025b      	lsls	r3, r3, #9
 8004702:	f403 5278 	and.w	r2, r3, #15872	@ 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800470a:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 800470e:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004714:	4313      	orrs	r3, r2
 8004716:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800471a:	e007      	b.n	800472c <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	0e9b      	lsrs	r3, r3, #26
 8004722:	025b      	lsls	r3, r3, #9
 8004724:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8004728:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004732:	4b84      	ldr	r3, [pc, #528]	@ (8004944 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8004734:	4013      	ands	r3, r2
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	6812      	ldr	r2, [r2, #0]
 800473a:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800473e:	430b      	orrs	r3, r1
 8004740:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004748:	665a      	str	r2, [r3, #100]	@ 0x64
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800474a:	e04c      	b.n	80047e6 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004750:	2b00      	cmp	r3, #0
 8004752:	d11d      	bne.n	8004790 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	6a1a      	ldr	r2, [r3, #32]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	669a      	str	r2, [r3, #104]	@ 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2200      	movs	r2, #0
 8004760:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004766:	2b00      	cmp	r3, #0
 8004768:	d00d      	beq.n	8004786 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	6a1b      	ldr	r3, [r3, #32]
 800476e:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004774:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8004778:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 800477e:	4313      	orrs	r3, r2
 8004780:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004784:	e004      	b.n	8004790 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	6a1b      	ldr	r3, [r3, #32]
 800478a:	3b01      	subs	r3, #1
 800478c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	0e9b      	lsrs	r3, r3, #26
 8004796:	f003 021f 	and.w	r2, r3, #31
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	f003 031f 	and.w	r3, r3, #31
 80047a2:	fa02 f303 	lsl.w	r3, r2, r3
 80047a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80047aa:	4313      	orrs	r3, r2
 80047ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80047b4:	1e5a      	subs	r2, r3, #1
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	669a      	str	r2, [r3, #104]	@ 0x68

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80047be:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80047c2:	431a      	orrs	r2, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d10a      	bne.n	80047e6 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80047d6:	4b5b      	ldr	r3, [pc, #364]	@ (8004944 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 80047d8:	4013      	ands	r3, r2
 80047da:	687a      	ldr	r2, [r7, #4]
 80047dc:	6e51      	ldr	r1, [r2, #100]	@ 0x64
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	6812      	ldr	r2, [r2, #0]
 80047e2:	430b      	orrs	r3, r1
 80047e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4618      	mov	r0, r3
 80047ec:	f7ff fd29 	bl	8004242 <LL_ADC_INJ_IsConversionOngoing>
 80047f0:	4603      	mov	r3, r0
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d124      	bne.n	8004840 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d112      	bne.n	8004826 <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8004810:	055a      	lsls	r2, r3, #21
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004818:	051b      	lsls	r3, r3, #20
 800481a:	431a      	orrs	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	430a      	orrs	r2, r1
 8004822:	60da      	str	r2, [r3, #12]
 8004824:	e00c      	b.n	8004840 <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68db      	ldr	r3, [r3, #12]
 800482c:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8004836:	055a      	lsls	r2, r3, #21
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	430a      	orrs	r2, r1
 800483e:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4618      	mov	r0, r3
 8004846:	f7ff fcd5 	bl	80041f4 <LL_ADC_REG_IsConversionOngoing>
 800484a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4618      	mov	r0, r3
 8004854:	f7ff fcf5 	bl	8004242 <LL_ADC_INJ_IsConversionOngoing>
 8004858:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800485c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004860:	2b00      	cmp	r3, #0
 8004862:	f040 822e 	bne.w	8004cc2 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004866:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800486a:	2b00      	cmp	r3, #0
 800486c:	f040 8229 	bne.w	8004cc2 <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004874:	2b00      	cmp	r3, #0
 8004876:	d003      	beq.n	8004880 <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800487c:	2b00      	cmp	r3, #0
 800487e:	d116      	bne.n	80048ae <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004886:	2b01      	cmp	r3, #1
 8004888:	d108      	bne.n	800489c <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	68da      	ldr	r2, [r3, #12]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8004898:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800489a:	e01f      	b.n	80048dc <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	68da      	ldr	r2, [r3, #12]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80048aa:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80048ac:	e016      	b.n	80048dc <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d109      	bne.n	80048cc <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048bc:	f043 0220 	orr.w	r2, r3, #32
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	65da      	str	r2, [r3, #92]	@ 0x5c

        tmp_hal_status = HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80048ca:	e007      	b.n	80048dc <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	68da      	ldr	r2, [r3, #12]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80048da:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d110      	bne.n	8004908 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	691b      	ldr	r3, [r3, #16]
 80048ec:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048f8:	430b      	orrs	r3, r1
 80048fa:	431a      	orrs	r2, r3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f042 0202 	orr.w	r2, r2, #2
 8004904:	611a      	str	r2, [r3, #16]
 8004906:	e007      	b.n	8004918 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	691a      	ldr	r2, [r3, #16]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f022 0202 	bic.w	r2, r2, #2
 8004916:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004920:	d112      	bne.n	8004948 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6818      	ldr	r0, [r3, #0]
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	2200      	movs	r2, #0
 800492c:	4619      	mov	r1, r3
 800492e:	f7ff fbc3 	bl	80040b8 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800493a:	4618      	mov	r0, r3
 800493c:	f7ff fb9b 	bl	8004076 <LL_ADC_SetSamplingTimeCommonConfig>
 8004940:	e011      	b.n	8004966 <HAL_ADCEx_InjectedConfigChannel+0x2be>
 8004942:	bf00      	nop
 8004944:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6818      	ldr	r0, [r3, #0]
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8004954:	461a      	mov	r2, r3
 8004956:	f7ff fbaf 	bl	80040b8 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	2100      	movs	r1, #0
 8004960:	4618      	mov	r0, r3
 8004962:	f7ff fb88 	bl	8004076 <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	695a      	ldr	r2, [r3, #20]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	68db      	ldr	r3, [r3, #12]
 8004970:	08db      	lsrs	r3, r3, #3
 8004972:	f003 0303 	and.w	r3, r3, #3
 8004976:	005b      	lsls	r3, r3, #1
 8004978:	fa02 f303 	lsl.w	r3, r2, r3
 800497c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	691b      	ldr	r3, [r3, #16]
 8004984:	2b04      	cmp	r3, #4
 8004986:	d022      	beq.n	80049ce <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6818      	ldr	r0, [r3, #0]
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	6919      	ldr	r1, [r3, #16]
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004998:	f7ff fae2 	bl	8003f60 <LL_ADC_SetOffset>
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6818      	ldr	r0, [r3, #0]
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	6919      	ldr	r1, [r3, #16]
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	699b      	ldr	r3, [r3, #24]
 80049a8:	461a      	mov	r2, r3
 80049aa:	f7ff fb2e 	bl	800400a <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6818      	ldr	r0, [r3, #0]
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	6919      	ldr	r1, [r3, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d102      	bne.n	80049c4 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 80049be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80049c2:	e000      	b.n	80049c6 <HAL_ADCEx_InjectedConfigChannel+0x31e>
 80049c4:	2300      	movs	r3, #0
 80049c6:	461a      	mov	r2, r3
 80049c8:	f7ff fb3a 	bl	8004040 <LL_ADC_SetOffsetSaturation>
 80049cc:	e179      	b.n	8004cc2 <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	2100      	movs	r1, #0
 80049d4:	4618      	mov	r0, r3
 80049d6:	f7ff fae7 	bl	8003fa8 <LL_ADC_GetOffsetChannel>
 80049da:	4603      	mov	r3, r0
 80049dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d10a      	bne.n	80049fa <HAL_ADCEx_InjectedConfigChannel+0x352>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2100      	movs	r1, #0
 80049ea:	4618      	mov	r0, r3
 80049ec:	f7ff fadc 	bl	8003fa8 <LL_ADC_GetOffsetChannel>
 80049f0:	4603      	mov	r3, r0
 80049f2:	0e9b      	lsrs	r3, r3, #26
 80049f4:	f003 021f 	and.w	r2, r3, #31
 80049f8:	e01e      	b.n	8004a38 <HAL_ADCEx_InjectedConfigChannel+0x390>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2100      	movs	r1, #0
 8004a00:	4618      	mov	r0, r3
 8004a02:	f7ff fad1 	bl	8003fa8 <LL_ADC_GetOffsetChannel>
 8004a06:	4603      	mov	r3, r0
 8004a08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a0c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004a10:	fa93 f3a3 	rbit	r3, r3
 8004a14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8004a18:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004a1c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8004a20:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d101      	bne.n	8004a2c <HAL_ADCEx_InjectedConfigChannel+0x384>
    return 32U;
 8004a28:	2320      	movs	r3, #32
 8004a2a:	e004      	b.n	8004a36 <HAL_ADCEx_InjectedConfigChannel+0x38e>
  return __builtin_clz(value);
 8004a2c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004a30:	fab3 f383 	clz	r3, r3
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d105      	bne.n	8004a50 <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	0e9b      	lsrs	r3, r3, #26
 8004a4a:	f003 031f 	and.w	r3, r3, #31
 8004a4e:	e018      	b.n	8004a82 <HAL_ADCEx_InjectedConfigChannel+0x3da>
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a5c:	fa93 f3a3 	rbit	r3, r3
 8004a60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8004a64:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004a68:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8004a6c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d101      	bne.n	8004a78 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 8004a74:	2320      	movs	r3, #32
 8004a76:	e004      	b.n	8004a82 <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 8004a78:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004a7c:	fab3 f383 	clz	r3, r3
 8004a80:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d106      	bne.n	8004a94 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	2100      	movs	r1, #0
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f7ff faa0 	bl	8003fd4 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	2101      	movs	r1, #1
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f7ff fa84 	bl	8003fa8 <LL_ADC_GetOffsetChannel>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d10a      	bne.n	8004ac0 <HAL_ADCEx_InjectedConfigChannel+0x418>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	2101      	movs	r1, #1
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	f7ff fa79 	bl	8003fa8 <LL_ADC_GetOffsetChannel>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	0e9b      	lsrs	r3, r3, #26
 8004aba:	f003 021f 	and.w	r2, r3, #31
 8004abe:	e01e      	b.n	8004afe <HAL_ADCEx_InjectedConfigChannel+0x456>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	2101      	movs	r1, #1
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f7ff fa6e 	bl	8003fa8 <LL_ADC_GetOffsetChannel>
 8004acc:	4603      	mov	r3, r0
 8004ace:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ad2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004ad6:	fa93 f3a3 	rbit	r3, r3
 8004ada:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8004ade:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004ae2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8004ae6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d101      	bne.n	8004af2 <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 8004aee:	2320      	movs	r3, #32
 8004af0:	e004      	b.n	8004afc <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 8004af2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004af6:	fab3 f383 	clz	r3, r3
 8004afa:	b2db      	uxtb	r3, r3
 8004afc:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d105      	bne.n	8004b16 <HAL_ADCEx_InjectedConfigChannel+0x46e>
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	0e9b      	lsrs	r3, r3, #26
 8004b10:	f003 031f 	and.w	r3, r3, #31
 8004b14:	e018      	b.n	8004b48 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b1e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004b22:	fa93 f3a3 	rbit	r3, r3
 8004b26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8004b2a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004b2e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8004b32:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d101      	bne.n	8004b3e <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 8004b3a:	2320      	movs	r3, #32
 8004b3c:	e004      	b.n	8004b48 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 8004b3e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b42:	fab3 f383 	clz	r3, r3
 8004b46:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d106      	bne.n	8004b5a <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2200      	movs	r2, #0
 8004b52:	2101      	movs	r1, #1
 8004b54:	4618      	mov	r0, r3
 8004b56:	f7ff fa3d 	bl	8003fd4 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	2102      	movs	r1, #2
 8004b60:	4618      	mov	r0, r3
 8004b62:	f7ff fa21 	bl	8003fa8 <LL_ADC_GetOffsetChannel>
 8004b66:	4603      	mov	r3, r0
 8004b68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d10a      	bne.n	8004b86 <HAL_ADCEx_InjectedConfigChannel+0x4de>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	2102      	movs	r1, #2
 8004b76:	4618      	mov	r0, r3
 8004b78:	f7ff fa16 	bl	8003fa8 <LL_ADC_GetOffsetChannel>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	0e9b      	lsrs	r3, r3, #26
 8004b80:	f003 021f 	and.w	r2, r3, #31
 8004b84:	e01e      	b.n	8004bc4 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2102      	movs	r1, #2
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	f7ff fa0b 	bl	8003fa8 <LL_ADC_GetOffsetChannel>
 8004b92:	4603      	mov	r3, r0
 8004b94:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b98:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b9c:	fa93 f3a3 	rbit	r3, r3
 8004ba0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8004ba4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004ba8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8004bac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d101      	bne.n	8004bb8 <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 8004bb4:	2320      	movs	r3, #32
 8004bb6:	e004      	b.n	8004bc2 <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 8004bb8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004bbc:	fab3 f383 	clz	r3, r3
 8004bc0:	b2db      	uxtb	r3, r3
 8004bc2:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d105      	bne.n	8004bdc <HAL_ADCEx_InjectedConfigChannel+0x534>
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	0e9b      	lsrs	r3, r3, #26
 8004bd6:	f003 031f 	and.w	r3, r3, #31
 8004bda:	e014      	b.n	8004c06 <HAL_ADCEx_InjectedConfigChannel+0x55e>
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004be4:	fa93 f3a3 	rbit	r3, r3
 8004be8:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8004bea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004bec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8004bf0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d101      	bne.n	8004bfc <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 8004bf8:	2320      	movs	r3, #32
 8004bfa:	e004      	b.n	8004c06 <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 8004bfc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004c00:	fab3 f383 	clz	r3, r3
 8004c04:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004c06:	429a      	cmp	r2, r3
 8004c08:	d106      	bne.n	8004c18 <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	2102      	movs	r1, #2
 8004c12:	4618      	mov	r0, r3
 8004c14:	f7ff f9de 	bl	8003fd4 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	2103      	movs	r1, #3
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f7ff f9c2 	bl	8003fa8 <LL_ADC_GetOffsetChannel>
 8004c24:	4603      	mov	r3, r0
 8004c26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d10a      	bne.n	8004c44 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	2103      	movs	r1, #3
 8004c34:	4618      	mov	r0, r3
 8004c36:	f7ff f9b7 	bl	8003fa8 <LL_ADC_GetOffsetChannel>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	0e9b      	lsrs	r3, r3, #26
 8004c3e:	f003 021f 	and.w	r2, r3, #31
 8004c42:	e017      	b.n	8004c74 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	2103      	movs	r1, #3
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f7ff f9ac 	bl	8003fa8 <LL_ADC_GetOffsetChannel>
 8004c50:	4603      	mov	r3, r0
 8004c52:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c54:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004c56:	fa93 f3a3 	rbit	r3, r3
 8004c5a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004c5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c5e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8004c60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d101      	bne.n	8004c6a <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8004c66:	2320      	movs	r3, #32
 8004c68:	e003      	b.n	8004c72 <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 8004c6a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c6c:	fab3 f383 	clz	r3, r3
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d105      	bne.n	8004c8c <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	0e9b      	lsrs	r3, r3, #26
 8004c86:	f003 031f 	and.w	r3, r3, #31
 8004c8a:	e011      	b.n	8004cb0 <HAL_ADCEx_InjectedConfigChannel+0x608>
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c92:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c94:	fa93 f3a3 	rbit	r3, r3
 8004c98:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8004c9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c9c:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8004c9e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d101      	bne.n	8004ca8 <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 8004ca4:	2320      	movs	r3, #32
 8004ca6:	e003      	b.n	8004cb0 <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 8004ca8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004caa:	fab3 f383 	clz	r3, r3
 8004cae:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d106      	bne.n	8004cc2 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	2103      	movs	r1, #3
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f7ff f989 	bl	8003fd4 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f7ff fa54 	bl	8004174 <LL_ADC_IsEnabled>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	f040 8140 	bne.w	8004f54 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6818      	ldr	r0, [r3, #0]
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	6819      	ldr	r1, [r3, #0]
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	f7ff fa15 	bl	8004110 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	68db      	ldr	r3, [r3, #12]
 8004cea:	4a8f      	ldr	r2, [pc, #572]	@ (8004f28 <HAL_ADCEx_InjectedConfigChannel+0x880>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	f040 8131 	bne.w	8004f54 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d10b      	bne.n	8004d1a <HAL_ADCEx_InjectedConfigChannel+0x672>
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	0e9b      	lsrs	r3, r3, #26
 8004d08:	3301      	adds	r3, #1
 8004d0a:	f003 031f 	and.w	r3, r3, #31
 8004d0e:	2b09      	cmp	r3, #9
 8004d10:	bf94      	ite	ls
 8004d12:	2301      	movls	r3, #1
 8004d14:	2300      	movhi	r3, #0
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	e019      	b.n	8004d4e <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d20:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d22:	fa93 f3a3 	rbit	r3, r3
 8004d26:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8004d28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8004d2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d101      	bne.n	8004d36 <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 8004d32:	2320      	movs	r3, #32
 8004d34:	e003      	b.n	8004d3e <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 8004d36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d38:	fab3 f383 	clz	r3, r3
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	3301      	adds	r3, #1
 8004d40:	f003 031f 	and.w	r3, r3, #31
 8004d44:	2b09      	cmp	r3, #9
 8004d46:	bf94      	ite	ls
 8004d48:	2301      	movls	r3, #1
 8004d4a:	2300      	movhi	r3, #0
 8004d4c:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d079      	beq.n	8004e46 <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d107      	bne.n	8004d6e <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	0e9b      	lsrs	r3, r3, #26
 8004d64:	3301      	adds	r3, #1
 8004d66:	069b      	lsls	r3, r3, #26
 8004d68:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004d6c:	e015      	b.n	8004d9a <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d76:	fa93 f3a3 	rbit	r3, r3
 8004d7a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8004d7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004d7e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8004d80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d101      	bne.n	8004d8a <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 8004d86:	2320      	movs	r3, #32
 8004d88:	e003      	b.n	8004d92 <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 8004d8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d8c:	fab3 f383 	clz	r3, r3
 8004d90:	b2db      	uxtb	r3, r3
 8004d92:	3301      	adds	r3, #1
 8004d94:	069b      	lsls	r3, r3, #26
 8004d96:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d109      	bne.n	8004dba <HAL_ADCEx_InjectedConfigChannel+0x712>
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	0e9b      	lsrs	r3, r3, #26
 8004dac:	3301      	adds	r3, #1
 8004dae:	f003 031f 	and.w	r3, r3, #31
 8004db2:	2101      	movs	r1, #1
 8004db4:	fa01 f303 	lsl.w	r3, r1, r3
 8004db8:	e017      	b.n	8004dea <HAL_ADCEx_InjectedConfigChannel+0x742>
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004dc2:	fa93 f3a3 	rbit	r3, r3
 8004dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8004dc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dca:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8004dcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d101      	bne.n	8004dd6 <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 8004dd2:	2320      	movs	r3, #32
 8004dd4:	e003      	b.n	8004dde <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 8004dd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004dd8:	fab3 f383 	clz	r3, r3
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	3301      	adds	r3, #1
 8004de0:	f003 031f 	and.w	r3, r3, #31
 8004de4:	2101      	movs	r1, #1
 8004de6:	fa01 f303 	lsl.w	r3, r1, r3
 8004dea:	ea42 0103 	orr.w	r1, r2, r3
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d10a      	bne.n	8004e10 <HAL_ADCEx_InjectedConfigChannel+0x768>
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	0e9b      	lsrs	r3, r3, #26
 8004e00:	3301      	adds	r3, #1
 8004e02:	f003 021f 	and.w	r2, r3, #31
 8004e06:	4613      	mov	r3, r2
 8004e08:	005b      	lsls	r3, r3, #1
 8004e0a:	4413      	add	r3, r2
 8004e0c:	051b      	lsls	r3, r3, #20
 8004e0e:	e018      	b.n	8004e42 <HAL_ADCEx_InjectedConfigChannel+0x79a>
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e18:	fa93 f3a3 	rbit	r3, r3
 8004e1c:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8004e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e20:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8004e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d101      	bne.n	8004e2c <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 8004e28:	2320      	movs	r3, #32
 8004e2a:	e003      	b.n	8004e34 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 8004e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e2e:	fab3 f383 	clz	r3, r3
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	3301      	adds	r3, #1
 8004e36:	f003 021f 	and.w	r2, r3, #31
 8004e3a:	4613      	mov	r3, r2
 8004e3c:	005b      	lsls	r3, r3, #1
 8004e3e:	4413      	add	r3, r2
 8004e40:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e42:	430b      	orrs	r3, r1
 8004e44:	e081      	b.n	8004f4a <HAL_ADCEx_InjectedConfigChannel+0x8a2>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d107      	bne.n	8004e62 <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	0e9b      	lsrs	r3, r3, #26
 8004e58:	3301      	adds	r3, #1
 8004e5a:	069b      	lsls	r3, r3, #26
 8004e5c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004e60:	e015      	b.n	8004e8e <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e6a:	fa93 f3a3 	rbit	r3, r3
 8004e6e:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8004e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8004e74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d101      	bne.n	8004e7e <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 8004e7a:	2320      	movs	r3, #32
 8004e7c:	e003      	b.n	8004e86 <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 8004e7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e80:	fab3 f383 	clz	r3, r3
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	3301      	adds	r3, #1
 8004e88:	069b      	lsls	r3, r3, #26
 8004e8a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d109      	bne.n	8004eae <HAL_ADCEx_InjectedConfigChannel+0x806>
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	0e9b      	lsrs	r3, r3, #26
 8004ea0:	3301      	adds	r3, #1
 8004ea2:	f003 031f 	and.w	r3, r3, #31
 8004ea6:	2101      	movs	r1, #1
 8004ea8:	fa01 f303 	lsl.w	r3, r1, r3
 8004eac:	e017      	b.n	8004ede <HAL_ADCEx_InjectedConfigChannel+0x836>
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eb4:	69fb      	ldr	r3, [r7, #28]
 8004eb6:	fa93 f3a3 	rbit	r3, r3
 8004eba:	61bb      	str	r3, [r7, #24]
  return result;
 8004ebc:	69bb      	ldr	r3, [r7, #24]
 8004ebe:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004ec0:	6a3b      	ldr	r3, [r7, #32]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d101      	bne.n	8004eca <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 8004ec6:	2320      	movs	r3, #32
 8004ec8:	e003      	b.n	8004ed2 <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 8004eca:	6a3b      	ldr	r3, [r7, #32]
 8004ecc:	fab3 f383 	clz	r3, r3
 8004ed0:	b2db      	uxtb	r3, r3
 8004ed2:	3301      	adds	r3, #1
 8004ed4:	f003 031f 	and.w	r3, r3, #31
 8004ed8:	2101      	movs	r1, #1
 8004eda:	fa01 f303 	lsl.w	r3, r1, r3
 8004ede:	ea42 0103 	orr.w	r1, r2, r3
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d10d      	bne.n	8004f0a <HAL_ADCEx_InjectedConfigChannel+0x862>
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	0e9b      	lsrs	r3, r3, #26
 8004ef4:	3301      	adds	r3, #1
 8004ef6:	f003 021f 	and.w	r2, r3, #31
 8004efa:	4613      	mov	r3, r2
 8004efc:	005b      	lsls	r3, r3, #1
 8004efe:	4413      	add	r3, r2
 8004f00:	3b1e      	subs	r3, #30
 8004f02:	051b      	lsls	r3, r3, #20
 8004f04:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004f08:	e01e      	b.n	8004f48 <HAL_ADCEx_InjectedConfigChannel+0x8a0>
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	fa93 f3a3 	rbit	r3, r3
 8004f16:	60fb      	str	r3, [r7, #12]
  return result;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d104      	bne.n	8004f2c <HAL_ADCEx_InjectedConfigChannel+0x884>
    return 32U;
 8004f22:	2320      	movs	r3, #32
 8004f24:	e006      	b.n	8004f34 <HAL_ADCEx_InjectedConfigChannel+0x88c>
 8004f26:	bf00      	nop
 8004f28:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	fab3 f383 	clz	r3, r3
 8004f32:	b2db      	uxtb	r3, r3
 8004f34:	3301      	adds	r3, #1
 8004f36:	f003 021f 	and.w	r2, r3, #31
 8004f3a:	4613      	mov	r3, r2
 8004f3c:	005b      	lsls	r3, r3, #1
 8004f3e:	4413      	add	r3, r2
 8004f40:	3b1e      	subs	r3, #30
 8004f42:	051b      	lsls	r3, r3, #20
 8004f44:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f48:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 8004f4a:	683a      	ldr	r2, [r7, #0]
 8004f4c:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f4e:	4619      	mov	r1, r3
 8004f50:	f7ff f8b2 	bl	80040b8 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	4b3a      	ldr	r3, [pc, #232]	@ (8005044 <HAL_ADCEx_InjectedConfigChannel+0x99c>)
 8004f5a:	4013      	ands	r3, r2
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d067      	beq.n	8005030 <HAL_ADCEx_InjectedConfigChannel+0x988>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004f60:	4839      	ldr	r0, [pc, #228]	@ (8005048 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8004f62:	f7fe ffef 	bl	8003f44 <LL_ADC_GetCommonPathInternalCh>
 8004f66:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a37      	ldr	r2, [pc, #220]	@ (800504c <HAL_ADCEx_InjectedConfigChannel+0x9a4>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d004      	beq.n	8004f7e <HAL_ADCEx_InjectedConfigChannel+0x8d6>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a35      	ldr	r2, [pc, #212]	@ (8005050 <HAL_ADCEx_InjectedConfigChannel+0x9a8>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d127      	bne.n	8004fce <HAL_ADCEx_InjectedConfigChannel+0x926>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004f7e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004f82:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d121      	bne.n	8004fce <HAL_ADCEx_InjectedConfigChannel+0x926>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f92:	d14d      	bne.n	8005030 <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004f94:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004f98:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004f9c:	4619      	mov	r1, r3
 8004f9e:	482a      	ldr	r0, [pc, #168]	@ (8005048 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8004fa0:	f7fe ffbd 	bl	8003f1e <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8004fa4:	4b2b      	ldr	r3, [pc, #172]	@ (8005054 <HAL_ADCEx_InjectedConfigChannel+0x9ac>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	099b      	lsrs	r3, r3, #6
 8004faa:	4a2b      	ldr	r2, [pc, #172]	@ (8005058 <HAL_ADCEx_InjectedConfigChannel+0x9b0>)
 8004fac:	fba2 2303 	umull	r2, r3, r2, r3
 8004fb0:	099a      	lsrs	r2, r3, #6
 8004fb2:	4613      	mov	r3, r2
 8004fb4:	005b      	lsls	r3, r3, #1
 8004fb6:	4413      	add	r3, r2
 8004fb8:	009b      	lsls	r3, r3, #2
 8004fba:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8004fbc:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8004fbe:	e002      	b.n	8004fc6 <HAL_ADCEx_InjectedConfigChannel+0x91e>
        {
          wait_loop_index--;
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	3b01      	subs	r3, #1
 8004fc4:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d1f9      	bne.n	8004fc0 <HAL_ADCEx_InjectedConfigChannel+0x918>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004fcc:	e030      	b.n	8005030 <HAL_ADCEx_InjectedConfigChannel+0x988>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a22      	ldr	r2, [pc, #136]	@ (800505c <HAL_ADCEx_InjectedConfigChannel+0x9b4>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d113      	bne.n	8005000 <HAL_ADCEx_InjectedConfigChannel+0x958>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004fd8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004fdc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d10d      	bne.n	8005000 <HAL_ADCEx_InjectedConfigChannel+0x958>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a1d      	ldr	r2, [pc, #116]	@ (8005060 <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d020      	beq.n	8005030 <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004fee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004ff2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ff6:	4619      	mov	r1, r3
 8004ff8:	4813      	ldr	r0, [pc, #76]	@ (8005048 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8004ffa:	f7fe ff90 	bl	8003f1e <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004ffe:	e017      	b.n	8005030 <HAL_ADCEx_InjectedConfigChannel+0x988>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a17      	ldr	r2, [pc, #92]	@ (8005064 <HAL_ADCEx_InjectedConfigChannel+0x9bc>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d112      	bne.n	8005030 <HAL_ADCEx_InjectedConfigChannel+0x988>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800500a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800500e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005012:	2b00      	cmp	r3, #0
 8005014:	d10c      	bne.n	8005030 <HAL_ADCEx_InjectedConfigChannel+0x988>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a11      	ldr	r2, [pc, #68]	@ (8005060 <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d007      	beq.n	8005030 <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005020:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005024:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005028:	4619      	mov	r1, r3
 800502a:	4807      	ldr	r0, [pc, #28]	@ (8005048 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 800502c:	f7fe ff77 	bl	8003f1e <LL_ADC_SetCommonPathInternalCh>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005038:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800503c:	4618      	mov	r0, r3
 800503e:	37d8      	adds	r7, #216	@ 0xd8
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}
 8005044:	80080000 	.word	0x80080000
 8005048:	50000300 	.word	0x50000300
 800504c:	c3210000 	.word	0xc3210000
 8005050:	90c00010 	.word	0x90c00010
 8005054:	20000000 	.word	0x20000000
 8005058:	053e2d63 	.word	0x053e2d63
 800505c:	c7520000 	.word	0xc7520000
 8005060:	50000100 	.word	0x50000100
 8005064:	cb840000 	.word	0xcb840000

08005068 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005068:	b590      	push	{r4, r7, lr}
 800506a:	b0a1      	sub	sp, #132	@ 0x84
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005072:	2300      	movs	r3, #0
 8005074:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800507e:	2b01      	cmp	r3, #1
 8005080:	d101      	bne.n	8005086 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005082:	2302      	movs	r3, #2
 8005084:	e08b      	b.n	800519e <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2201      	movs	r2, #1
 800508a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800508e:	2300      	movs	r3, #0
 8005090:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005092:	2300      	movs	r3, #0
 8005094:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800509e:	d102      	bne.n	80050a6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80050a0:	4b41      	ldr	r3, [pc, #260]	@ (80051a8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80050a2:	60bb      	str	r3, [r7, #8]
 80050a4:	e001      	b.n	80050aa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80050a6:	2300      	movs	r3, #0
 80050a8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d10b      	bne.n	80050c8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050b4:	f043 0220 	orr.w	r2, r3, #32
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2200      	movs	r2, #0
 80050c0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	e06a      	b.n	800519e <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	4618      	mov	r0, r3
 80050cc:	f7ff f892 	bl	80041f4 <LL_ADC_REG_IsConversionOngoing>
 80050d0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4618      	mov	r0, r3
 80050d8:	f7ff f88c 	bl	80041f4 <LL_ADC_REG_IsConversionOngoing>
 80050dc:	4603      	mov	r3, r0
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d14c      	bne.n	800517c <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80050e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d149      	bne.n	800517c <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80050e8:	4b30      	ldr	r3, [pc, #192]	@ (80051ac <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80050ea:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d028      	beq.n	8005146 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80050f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	6859      	ldr	r1, [r3, #4]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005106:	035b      	lsls	r3, r3, #13
 8005108:	430b      	orrs	r3, r1
 800510a:	431a      	orrs	r2, r3
 800510c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800510e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005110:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005114:	f7ff f82e 	bl	8004174 <LL_ADC_IsEnabled>
 8005118:	4604      	mov	r4, r0
 800511a:	4823      	ldr	r0, [pc, #140]	@ (80051a8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800511c:	f7ff f82a 	bl	8004174 <LL_ADC_IsEnabled>
 8005120:	4603      	mov	r3, r0
 8005122:	4323      	orrs	r3, r4
 8005124:	2b00      	cmp	r3, #0
 8005126:	d133      	bne.n	8005190 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005128:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005130:	f023 030f 	bic.w	r3, r3, #15
 8005134:	683a      	ldr	r2, [r7, #0]
 8005136:	6811      	ldr	r1, [r2, #0]
 8005138:	683a      	ldr	r2, [r7, #0]
 800513a:	6892      	ldr	r2, [r2, #8]
 800513c:	430a      	orrs	r2, r1
 800513e:	431a      	orrs	r2, r3
 8005140:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005142:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005144:	e024      	b.n	8005190 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005146:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800514e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005150:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005152:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005156:	f7ff f80d 	bl	8004174 <LL_ADC_IsEnabled>
 800515a:	4604      	mov	r4, r0
 800515c:	4812      	ldr	r0, [pc, #72]	@ (80051a8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800515e:	f7ff f809 	bl	8004174 <LL_ADC_IsEnabled>
 8005162:	4603      	mov	r3, r0
 8005164:	4323      	orrs	r3, r4
 8005166:	2b00      	cmp	r3, #0
 8005168:	d112      	bne.n	8005190 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800516a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005172:	f023 030f 	bic.w	r3, r3, #15
 8005176:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005178:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800517a:	e009      	b.n	8005190 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005180:	f043 0220 	orr.w	r2, r3, #32
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800518e:	e000      	b.n	8005192 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005190:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800519a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800519e:	4618      	mov	r0, r3
 80051a0:	3784      	adds	r7, #132	@ 0x84
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd90      	pop	{r4, r7, pc}
 80051a6:	bf00      	nop
 80051a8:	50000100 	.word	0x50000100
 80051ac:	50000300 	.word	0x50000300

080051b0 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80051b8:	4b05      	ldr	r3, [pc, #20]	@ (80051d0 <LL_EXTI_EnableIT_0_31+0x20>)
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	4904      	ldr	r1, [pc, #16]	@ (80051d0 <LL_EXTI_EnableIT_0_31+0x20>)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	600b      	str	r3, [r1, #0]
}
 80051c4:	bf00      	nop
 80051c6:	370c      	adds	r7, #12
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr
 80051d0:	40010400 	.word	0x40010400

080051d4 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b083      	sub	sp, #12
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80051dc:	4b06      	ldr	r3, [pc, #24]	@ (80051f8 <LL_EXTI_DisableIT_0_31+0x24>)
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	43db      	mvns	r3, r3
 80051e4:	4904      	ldr	r1, [pc, #16]	@ (80051f8 <LL_EXTI_DisableIT_0_31+0x24>)
 80051e6:	4013      	ands	r3, r2
 80051e8:	600b      	str	r3, [r1, #0]
}
 80051ea:	bf00      	nop
 80051ec:	370c      	adds	r7, #12
 80051ee:	46bd      	mov	sp, r7
 80051f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f4:	4770      	bx	lr
 80051f6:	bf00      	nop
 80051f8:	40010400 	.word	0x40010400

080051fc <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b083      	sub	sp, #12
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8005204:	4b05      	ldr	r3, [pc, #20]	@ (800521c <LL_EXTI_EnableEvent_0_31+0x20>)
 8005206:	685a      	ldr	r2, [r3, #4]
 8005208:	4904      	ldr	r1, [pc, #16]	@ (800521c <LL_EXTI_EnableEvent_0_31+0x20>)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	4313      	orrs	r3, r2
 800520e:	604b      	str	r3, [r1, #4]

}
 8005210:	bf00      	nop
 8005212:	370c      	adds	r7, #12
 8005214:	46bd      	mov	sp, r7
 8005216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521a:	4770      	bx	lr
 800521c:	40010400 	.word	0x40010400

08005220 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8005220:	b480      	push	{r7}
 8005222:	b083      	sub	sp, #12
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8005228:	4b06      	ldr	r3, [pc, #24]	@ (8005244 <LL_EXTI_DisableEvent_0_31+0x24>)
 800522a:	685a      	ldr	r2, [r3, #4]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	43db      	mvns	r3, r3
 8005230:	4904      	ldr	r1, [pc, #16]	@ (8005244 <LL_EXTI_DisableEvent_0_31+0x24>)
 8005232:	4013      	ands	r3, r2
 8005234:	604b      	str	r3, [r1, #4]
}
 8005236:	bf00      	nop
 8005238:	370c      	adds	r7, #12
 800523a:	46bd      	mov	sp, r7
 800523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005240:	4770      	bx	lr
 8005242:	bf00      	nop
 8005244:	40010400 	.word	0x40010400

08005248 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8005248:	b480      	push	{r7}
 800524a:	b083      	sub	sp, #12
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8005250:	4b05      	ldr	r3, [pc, #20]	@ (8005268 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8005252:	689a      	ldr	r2, [r3, #8]
 8005254:	4904      	ldr	r1, [pc, #16]	@ (8005268 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4313      	orrs	r3, r2
 800525a:	608b      	str	r3, [r1, #8]

}
 800525c:	bf00      	nop
 800525e:	370c      	adds	r7, #12
 8005260:	46bd      	mov	sp, r7
 8005262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005266:	4770      	bx	lr
 8005268:	40010400 	.word	0x40010400

0800526c <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 800526c:	b480      	push	{r7}
 800526e:	b083      	sub	sp, #12
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8005274:	4b06      	ldr	r3, [pc, #24]	@ (8005290 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8005276:	689a      	ldr	r2, [r3, #8]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	43db      	mvns	r3, r3
 800527c:	4904      	ldr	r1, [pc, #16]	@ (8005290 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800527e:	4013      	ands	r3, r2
 8005280:	608b      	str	r3, [r1, #8]

}
 8005282:	bf00      	nop
 8005284:	370c      	adds	r7, #12
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr
 800528e:	bf00      	nop
 8005290:	40010400 	.word	0x40010400

08005294 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8005294:	b480      	push	{r7}
 8005296:	b083      	sub	sp, #12
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800529c:	4b05      	ldr	r3, [pc, #20]	@ (80052b4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800529e:	68da      	ldr	r2, [r3, #12]
 80052a0:	4904      	ldr	r1, [pc, #16]	@ (80052b4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	60cb      	str	r3, [r1, #12]
}
 80052a8:	bf00      	nop
 80052aa:	370c      	adds	r7, #12
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr
 80052b4:	40010400 	.word	0x40010400

080052b8 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b083      	sub	sp, #12
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80052c0:	4b06      	ldr	r3, [pc, #24]	@ (80052dc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80052c2:	68da      	ldr	r2, [r3, #12]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	43db      	mvns	r3, r3
 80052c8:	4904      	ldr	r1, [pc, #16]	@ (80052dc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80052ca:	4013      	ands	r3, r2
 80052cc:	60cb      	str	r3, [r1, #12]
}
 80052ce:	bf00      	nop
 80052d0:	370c      	adds	r7, #12
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr
 80052da:	bf00      	nop
 80052dc:	40010400 	.word	0x40010400

080052e0 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b083      	sub	sp, #12
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 80052e8:	4b07      	ldr	r3, [pc, #28]	@ (8005308 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 80052ea:	695a      	ldr	r2, [r3, #20]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	4013      	ands	r3, r2
 80052f0:	687a      	ldr	r2, [r7, #4]
 80052f2:	429a      	cmp	r2, r3
 80052f4:	d101      	bne.n	80052fa <LL_EXTI_IsActiveFlag_0_31+0x1a>
 80052f6:	2301      	movs	r3, #1
 80052f8:	e000      	b.n	80052fc <LL_EXTI_IsActiveFlag_0_31+0x1c>
 80052fa:	2300      	movs	r3, #0
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	370c      	adds	r7, #12
 8005300:	46bd      	mov	sp, r7
 8005302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005306:	4770      	bx	lr
 8005308:	40010400 	.word	0x40010400

0800530c <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 800530c:	b480      	push	{r7}
 800530e:	b083      	sub	sp, #12
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8005314:	4a04      	ldr	r2, [pc, #16]	@ (8005328 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6153      	str	r3, [r2, #20]
}
 800531a:	bf00      	nop
 800531c:	370c      	adds	r7, #12
 800531e:	46bd      	mov	sp, r7
 8005320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005324:	4770      	bx	lr
 8005326:	bf00      	nop
 8005328:	40010400 	.word	0x40010400

0800532c <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b088      	sub	sp, #32
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8005334:	2300      	movs	r3, #0
 8005336:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8005338:	2300      	movs	r3, #0
 800533a:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d102      	bne.n	8005348 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	77fb      	strb	r3, [r7, #31]
 8005346:	e0bc      	b.n	80054c2 <HAL_COMP_Init+0x196>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005352:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005356:	d102      	bne.n	800535e <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	77fb      	strb	r3, [r7, #31]
 800535c:	e0b1      	b.n	80054c2 <HAL_COMP_Init+0x196>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	7f5b      	ldrb	r3, [r3, #29]
 8005362:	b2db      	uxtb	r3, r3
 8005364:	2b00      	cmp	r3, #0
 8005366:	d108      	bne.n	800537a <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2200      	movs	r2, #0
 800536c:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2200      	movs	r2, #0
 8005372:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f7fc f8a5 	bl	80014c4 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005384:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	695b      	ldr	r3, [r3, #20]
 8005394:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	68db      	ldr	r3, [r3, #12]
 800539a:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 80053a0:	4313      	orrs	r3, r2
 80053a2:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	4b48      	ldr	r3, [pc, #288]	@ (80054cc <HAL_COMP_Init+0x1a0>)
 80053ac:	4013      	ands	r3, r2
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	6812      	ldr	r2, [r2, #0]
 80053b2:	6979      	ldr	r1, [r7, #20]
 80053b4:	430b      	orrs	r3, r1
 80053b6:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d016      	beq.n	80053f4 <HAL_COMP_Init+0xc8>
 80053c6:	69bb      	ldr	r3, [r7, #24]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d113      	bne.n	80053f4 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80053cc:	4b40      	ldr	r3, [pc, #256]	@ (80054d0 <HAL_COMP_Init+0x1a4>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	099b      	lsrs	r3, r3, #6
 80053d2:	4a40      	ldr	r2, [pc, #256]	@ (80054d4 <HAL_COMP_Init+0x1a8>)
 80053d4:	fba2 2303 	umull	r2, r3, r2, r3
 80053d8:	099b      	lsrs	r3, r3, #6
 80053da:	1c5a      	adds	r2, r3, #1
 80053dc:	4613      	mov	r3, r2
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	4413      	add	r3, r2
 80053e2:	009b      	lsls	r3, r3, #2
 80053e4:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80053e6:	e002      	b.n	80053ee <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	3b01      	subs	r3, #1
 80053ec:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d1f9      	bne.n	80053e8 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a37      	ldr	r2, [pc, #220]	@ (80054d8 <HAL_COMP_Init+0x1ac>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d012      	beq.n	8005424 <HAL_COMP_Init+0xf8>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a36      	ldr	r2, [pc, #216]	@ (80054dc <HAL_COMP_Init+0x1b0>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d00a      	beq.n	800541e <HAL_COMP_Init+0xf2>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a34      	ldr	r2, [pc, #208]	@ (80054e0 <HAL_COMP_Init+0x1b4>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d102      	bne.n	8005418 <HAL_COMP_Init+0xec>
 8005412:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8005416:	e007      	b.n	8005428 <HAL_COMP_Init+0xfc>
 8005418:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800541c:	e004      	b.n	8005428 <HAL_COMP_Init+0xfc>
 800541e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005422:	e001      	b.n	8005428 <HAL_COMP_Init+0xfc>
 8005424:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005428:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	699b      	ldr	r3, [r3, #24]
 800542e:	f003 0303 	and.w	r3, r3, #3
 8005432:	2b00      	cmp	r3, #0
 8005434:	d037      	beq.n	80054a6 <HAL_COMP_Init+0x17a>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	699b      	ldr	r3, [r3, #24]
 800543a:	f003 0310 	and.w	r3, r3, #16
 800543e:	2b00      	cmp	r3, #0
 8005440:	d003      	beq.n	800544a <HAL_COMP_Init+0x11e>
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8005442:	6938      	ldr	r0, [r7, #16]
 8005444:	f7ff ff00 	bl	8005248 <LL_EXTI_EnableRisingTrig_0_31>
 8005448:	e002      	b.n	8005450 <HAL_COMP_Init+0x124>
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 800544a:	6938      	ldr	r0, [r7, #16]
 800544c:	f7ff ff0e 	bl	800526c <LL_EXTI_DisableRisingTrig_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	699b      	ldr	r3, [r3, #24]
 8005454:	f003 0320 	and.w	r3, r3, #32
 8005458:	2b00      	cmp	r3, #0
 800545a:	d003      	beq.n	8005464 <HAL_COMP_Init+0x138>
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 800545c:	6938      	ldr	r0, [r7, #16]
 800545e:	f7ff ff19 	bl	8005294 <LL_EXTI_EnableFallingTrig_0_31>
 8005462:	e002      	b.n	800546a <HAL_COMP_Init+0x13e>
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8005464:	6938      	ldr	r0, [r7, #16]
 8005466:	f7ff ff27 	bl	80052b8 <LL_EXTI_DisableFallingTrig_0_31>
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
      }
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
 800546a:	6938      	ldr	r0, [r7, #16]
 800546c:	f7ff ff4e 	bl	800530c <LL_EXTI_ClearFlag_0_31>
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	699b      	ldr	r3, [r3, #24]
 8005474:	f003 0302 	and.w	r3, r3, #2
 8005478:	2b00      	cmp	r3, #0
 800547a:	d003      	beq.n	8005484 <HAL_COMP_Init+0x158>
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_EnableEvent_0_31(exti_line);
 800547c:	6938      	ldr	r0, [r7, #16]
 800547e:	f7ff febd 	bl	80051fc <LL_EXTI_EnableEvent_0_31>
 8005482:	e002      	b.n	800548a <HAL_COMP_Init+0x15e>
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_DisableEvent_0_31(exti_line);
 8005484:	6938      	ldr	r0, [r7, #16]
 8005486:	f7ff fecb 	bl	8005220 <LL_EXTI_DisableEvent_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	699b      	ldr	r3, [r3, #24]
 800548e:	f003 0301 	and.w	r3, r3, #1
 8005492:	2b00      	cmp	r3, #0
 8005494:	d003      	beq.n	800549e <HAL_COMP_Init+0x172>
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
        }
#else
        LL_EXTI_EnableIT_0_31(exti_line);
 8005496:	6938      	ldr	r0, [r7, #16]
 8005498:	f7ff fe8a 	bl	80051b0 <LL_EXTI_EnableIT_0_31>
 800549c:	e009      	b.n	80054b2 <HAL_COMP_Init+0x186>
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
        }
#else
        LL_EXTI_DisableIT_0_31(exti_line);
 800549e:	6938      	ldr	r0, [r7, #16]
 80054a0:	f7ff fe98 	bl	80051d4 <LL_EXTI_DisableIT_0_31>
 80054a4:	e005      	b.n	80054b2 <HAL_COMP_Init+0x186>
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
      }
#else
      LL_EXTI_DisableEvent_0_31(exti_line);
 80054a6:	6938      	ldr	r0, [r7, #16]
 80054a8:	f7ff feba 	bl	8005220 <LL_EXTI_DisableEvent_0_31>
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
      }
#else
      LL_EXTI_DisableIT_0_31(exti_line);
 80054ac:	6938      	ldr	r0, [r7, #16]
 80054ae:	f7ff fe91 	bl	80051d4 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	7f5b      	ldrb	r3, [r3, #29]
 80054b6:	b2db      	uxtb	r3, r3
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d102      	bne.n	80054c2 <HAL_COMP_Init+0x196>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2201      	movs	r2, #1
 80054c0:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 80054c2:	7ffb      	ldrb	r3, [r7, #31]
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	3720      	adds	r7, #32
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd80      	pop	{r7, pc}
 80054cc:	ff007e0f 	.word	0xff007e0f
 80054d0:	20000000 	.word	0x20000000
 80054d4:	053e2d63 	.word	0x053e2d63
 80054d8:	40010200 	.word	0x40010200
 80054dc:	40010204 	.word	0x40010204
 80054e0:	40010208 	.word	0x40010208

080054e4 <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b085      	sub	sp, #20
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 80054ec:	2300      	movs	r3, #0
 80054ee:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80054f0:	2300      	movs	r3, #0
 80054f2:	73fb      	strb	r3, [r7, #15]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d102      	bne.n	8005500 <HAL_COMP_Start+0x1c>
  {
    status = HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	73fb      	strb	r3, [r7, #15]
 80054fe:	e02e      	b.n	800555e <HAL_COMP_Start+0x7a>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800550a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800550e:	d102      	bne.n	8005516 <HAL_COMP_Start+0x32>
  {
    status = HAL_ERROR;
 8005510:	2301      	movs	r3, #1
 8005512:	73fb      	strb	r3, [r7, #15]
 8005514:	e023      	b.n	800555e <HAL_COMP_Start+0x7a>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if (hcomp->State == HAL_COMP_STATE_READY)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	7f5b      	ldrb	r3, [r3, #29]
 800551a:	b2db      	uxtb	r3, r3
 800551c:	2b01      	cmp	r3, #1
 800551e:	d11c      	bne.n	800555a <HAL_COMP_Start+0x76>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f042 0201 	orr.w	r2, r2, #1
 800552e:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2202      	movs	r2, #2
 8005534:	775a      	strb	r2, [r3, #29]
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.                                         */
      /* Note: In case of system low frequency (below 1Mhz), short delay      */
      /*       of startup time (few us) is within CPU processing cycles       */
      /*       of following instructions.                                     */
      wait_loop_index = (COMP_DELAY_STARTUP_US * (SystemCoreClock / (1000000UL * 2UL)));
 8005536:	4b0d      	ldr	r3, [pc, #52]	@ (800556c <HAL_COMP_Start+0x88>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a0d      	ldr	r2, [pc, #52]	@ (8005570 <HAL_COMP_Start+0x8c>)
 800553c:	fba2 2303 	umull	r2, r3, r2, r3
 8005540:	0cda      	lsrs	r2, r3, #19
 8005542:	4613      	mov	r3, r2
 8005544:	009b      	lsls	r3, r3, #2
 8005546:	4413      	add	r3, r2
 8005548:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800554a:	e002      	b.n	8005552 <HAL_COMP_Start+0x6e>
      {
        wait_loop_index--;
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	3b01      	subs	r3, #1
 8005550:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d1f9      	bne.n	800554c <HAL_COMP_Start+0x68>
 8005558:	e001      	b.n	800555e <HAL_COMP_Start+0x7a>
      }
    }
    else
    {
      status = HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800555e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005560:	4618      	mov	r0, r3
 8005562:	3714      	adds	r7, #20
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr
 800556c:	20000000 	.word	0x20000000
 8005570:	431bde83 	.word	0x431bde83

08005574 <HAL_COMP_IRQHandler>:
  * @brief  Comparator IRQ handler.
  * @param  hcomp  COMP handle
  * @retval None
  */
void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  /* Get the EXTI line corresponding to the selected COMP instance */
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a17      	ldr	r2, [pc, #92]	@ (80055e0 <HAL_COMP_IRQHandler+0x6c>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d012      	beq.n	80055ac <HAL_COMP_IRQHandler+0x38>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a16      	ldr	r2, [pc, #88]	@ (80055e4 <HAL_COMP_IRQHandler+0x70>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d00a      	beq.n	80055a6 <HAL_COMP_IRQHandler+0x32>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a14      	ldr	r2, [pc, #80]	@ (80055e8 <HAL_COMP_IRQHandler+0x74>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d102      	bne.n	80055a0 <HAL_COMP_IRQHandler+0x2c>
 800559a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800559e:	e007      	b.n	80055b0 <HAL_COMP_IRQHandler+0x3c>
 80055a0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80055a4:	e004      	b.n	80055b0 <HAL_COMP_IRQHandler+0x3c>
 80055a6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80055aa:	e001      	b.n	80055b0 <HAL_COMP_IRQHandler+0x3c>
 80055ac:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80055b0:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_comp_exti_flag_set = 0UL;
 80055b2:	2300      	movs	r3, #0
 80055b4:	60fb      	str	r3, [r7, #12]
    {
      tmp_comp_exti_flag_set = 1UL;
    }
  }
#else
  if (LL_EXTI_IsActiveFlag_0_31(exti_line) != 0UL)
 80055b6:	68b8      	ldr	r0, [r7, #8]
 80055b8:	f7ff fe92 	bl	80052e0 <LL_EXTI_IsActiveFlag_0_31>
 80055bc:	4603      	mov	r3, r0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d001      	beq.n	80055c6 <HAL_COMP_IRQHandler+0x52>
  {
    tmp_comp_exti_flag_set = 1UL;
 80055c2:	2301      	movs	r3, #1
 80055c4:	60fb      	str	r3, [r7, #12]
  }
#endif /* COMP7 */

  if (tmp_comp_exti_flag_set != 0UL)
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d005      	beq.n	80055d8 <HAL_COMP_IRQHandler+0x64>
    else
    {
      LL_EXTI_ClearFlag_0_31(exti_line);
    }
#else
    LL_EXTI_ClearFlag_0_31(exti_line);
 80055cc:	68b8      	ldr	r0, [r7, #8]
 80055ce:	f7ff fe9d 	bl	800530c <LL_EXTI_ClearFlag_0_31>

    /* COMP trigger user callback */
#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
    hcomp->TriggerCallback(hcomp);
#else
    HAL_COMP_TriggerCallback(hcomp);
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f000 f80a 	bl	80055ec <HAL_COMP_TriggerCallback>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
  }
}
 80055d8:	bf00      	nop
 80055da:	3710      	adds	r7, #16
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}
 80055e0:	40010200 	.word	0x40010200
 80055e4:	40010204 	.word	0x40010204
 80055e8:	40010208 	.word	0x40010208

080055ec <HAL_COMP_TriggerCallback>:
  * @brief  Comparator trigger callback.
  * @param  hcomp  COMP handle
  * @retval None
  */
__weak void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b083      	sub	sp, #12
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  UNUSED(hcomp);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_COMP_TriggerCallback should be implemented in the user file
   */
}
 80055f4:	bf00      	nop
 80055f6:	370c      	adds	r7, #12
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr

08005600 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005600:	b480      	push	{r7}
 8005602:	b085      	sub	sp, #20
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f003 0307 	and.w	r3, r3, #7
 800560e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005610:	4b0c      	ldr	r3, [pc, #48]	@ (8005644 <__NVIC_SetPriorityGrouping+0x44>)
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005616:	68ba      	ldr	r2, [r7, #8]
 8005618:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800561c:	4013      	ands	r3, r2
 800561e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005628:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800562c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005630:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005632:	4a04      	ldr	r2, [pc, #16]	@ (8005644 <__NVIC_SetPriorityGrouping+0x44>)
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	60d3      	str	r3, [r2, #12]
}
 8005638:	bf00      	nop
 800563a:	3714      	adds	r7, #20
 800563c:	46bd      	mov	sp, r7
 800563e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005642:	4770      	bx	lr
 8005644:	e000ed00 	.word	0xe000ed00

08005648 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005648:	b480      	push	{r7}
 800564a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800564c:	4b04      	ldr	r3, [pc, #16]	@ (8005660 <__NVIC_GetPriorityGrouping+0x18>)
 800564e:	68db      	ldr	r3, [r3, #12]
 8005650:	0a1b      	lsrs	r3, r3, #8
 8005652:	f003 0307 	and.w	r3, r3, #7
}
 8005656:	4618      	mov	r0, r3
 8005658:	46bd      	mov	sp, r7
 800565a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565e:	4770      	bx	lr
 8005660:	e000ed00 	.word	0xe000ed00

08005664 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005664:	b480      	push	{r7}
 8005666:	b083      	sub	sp, #12
 8005668:	af00      	add	r7, sp, #0
 800566a:	4603      	mov	r3, r0
 800566c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800566e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005672:	2b00      	cmp	r3, #0
 8005674:	db0b      	blt.n	800568e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005676:	79fb      	ldrb	r3, [r7, #7]
 8005678:	f003 021f 	and.w	r2, r3, #31
 800567c:	4907      	ldr	r1, [pc, #28]	@ (800569c <__NVIC_EnableIRQ+0x38>)
 800567e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005682:	095b      	lsrs	r3, r3, #5
 8005684:	2001      	movs	r0, #1
 8005686:	fa00 f202 	lsl.w	r2, r0, r2
 800568a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800568e:	bf00      	nop
 8005690:	370c      	adds	r7, #12
 8005692:	46bd      	mov	sp, r7
 8005694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005698:	4770      	bx	lr
 800569a:	bf00      	nop
 800569c:	e000e100 	.word	0xe000e100

080056a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b083      	sub	sp, #12
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	4603      	mov	r3, r0
 80056a8:	6039      	str	r1, [r7, #0]
 80056aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	db0a      	blt.n	80056ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	b2da      	uxtb	r2, r3
 80056b8:	490c      	ldr	r1, [pc, #48]	@ (80056ec <__NVIC_SetPriority+0x4c>)
 80056ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056be:	0112      	lsls	r2, r2, #4
 80056c0:	b2d2      	uxtb	r2, r2
 80056c2:	440b      	add	r3, r1
 80056c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80056c8:	e00a      	b.n	80056e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	b2da      	uxtb	r2, r3
 80056ce:	4908      	ldr	r1, [pc, #32]	@ (80056f0 <__NVIC_SetPriority+0x50>)
 80056d0:	79fb      	ldrb	r3, [r7, #7]
 80056d2:	f003 030f 	and.w	r3, r3, #15
 80056d6:	3b04      	subs	r3, #4
 80056d8:	0112      	lsls	r2, r2, #4
 80056da:	b2d2      	uxtb	r2, r2
 80056dc:	440b      	add	r3, r1
 80056de:	761a      	strb	r2, [r3, #24]
}
 80056e0:	bf00      	nop
 80056e2:	370c      	adds	r7, #12
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr
 80056ec:	e000e100 	.word	0xe000e100
 80056f0:	e000ed00 	.word	0xe000ed00

080056f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b089      	sub	sp, #36	@ 0x24
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	60f8      	str	r0, [r7, #12]
 80056fc:	60b9      	str	r1, [r7, #8]
 80056fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f003 0307 	and.w	r3, r3, #7
 8005706:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005708:	69fb      	ldr	r3, [r7, #28]
 800570a:	f1c3 0307 	rsb	r3, r3, #7
 800570e:	2b04      	cmp	r3, #4
 8005710:	bf28      	it	cs
 8005712:	2304      	movcs	r3, #4
 8005714:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005716:	69fb      	ldr	r3, [r7, #28]
 8005718:	3304      	adds	r3, #4
 800571a:	2b06      	cmp	r3, #6
 800571c:	d902      	bls.n	8005724 <NVIC_EncodePriority+0x30>
 800571e:	69fb      	ldr	r3, [r7, #28]
 8005720:	3b03      	subs	r3, #3
 8005722:	e000      	b.n	8005726 <NVIC_EncodePriority+0x32>
 8005724:	2300      	movs	r3, #0
 8005726:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005728:	f04f 32ff 	mov.w	r2, #4294967295
 800572c:	69bb      	ldr	r3, [r7, #24]
 800572e:	fa02 f303 	lsl.w	r3, r2, r3
 8005732:	43da      	mvns	r2, r3
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	401a      	ands	r2, r3
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800573c:	f04f 31ff 	mov.w	r1, #4294967295
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	fa01 f303 	lsl.w	r3, r1, r3
 8005746:	43d9      	mvns	r1, r3
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800574c:	4313      	orrs	r3, r2
         );
}
 800574e:	4618      	mov	r0, r3
 8005750:	3724      	adds	r7, #36	@ 0x24
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr
	...

0800575c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b082      	sub	sp, #8
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	3b01      	subs	r3, #1
 8005768:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800576c:	d301      	bcc.n	8005772 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800576e:	2301      	movs	r3, #1
 8005770:	e00f      	b.n	8005792 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005772:	4a0a      	ldr	r2, [pc, #40]	@ (800579c <SysTick_Config+0x40>)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	3b01      	subs	r3, #1
 8005778:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800577a:	210f      	movs	r1, #15
 800577c:	f04f 30ff 	mov.w	r0, #4294967295
 8005780:	f7ff ff8e 	bl	80056a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005784:	4b05      	ldr	r3, [pc, #20]	@ (800579c <SysTick_Config+0x40>)
 8005786:	2200      	movs	r2, #0
 8005788:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800578a:	4b04      	ldr	r3, [pc, #16]	@ (800579c <SysTick_Config+0x40>)
 800578c:	2207      	movs	r2, #7
 800578e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005790:	2300      	movs	r3, #0
}
 8005792:	4618      	mov	r0, r3
 8005794:	3708      	adds	r7, #8
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}
 800579a:	bf00      	nop
 800579c:	e000e010 	.word	0xe000e010

080057a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b082      	sub	sp, #8
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f7ff ff29 	bl	8005600 <__NVIC_SetPriorityGrouping>
}
 80057ae:	bf00      	nop
 80057b0:	3708      	adds	r7, #8
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bd80      	pop	{r7, pc}

080057b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80057b6:	b580      	push	{r7, lr}
 80057b8:	b086      	sub	sp, #24
 80057ba:	af00      	add	r7, sp, #0
 80057bc:	4603      	mov	r3, r0
 80057be:	60b9      	str	r1, [r7, #8]
 80057c0:	607a      	str	r2, [r7, #4]
 80057c2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80057c4:	f7ff ff40 	bl	8005648 <__NVIC_GetPriorityGrouping>
 80057c8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80057ca:	687a      	ldr	r2, [r7, #4]
 80057cc:	68b9      	ldr	r1, [r7, #8]
 80057ce:	6978      	ldr	r0, [r7, #20]
 80057d0:	f7ff ff90 	bl	80056f4 <NVIC_EncodePriority>
 80057d4:	4602      	mov	r2, r0
 80057d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057da:	4611      	mov	r1, r2
 80057dc:	4618      	mov	r0, r3
 80057de:	f7ff ff5f 	bl	80056a0 <__NVIC_SetPriority>
}
 80057e2:	bf00      	nop
 80057e4:	3718      	adds	r7, #24
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}

080057ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057ea:	b580      	push	{r7, lr}
 80057ec:	b082      	sub	sp, #8
 80057ee:	af00      	add	r7, sp, #0
 80057f0:	4603      	mov	r3, r0
 80057f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80057f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057f8:	4618      	mov	r0, r3
 80057fa:	f7ff ff33 	bl	8005664 <__NVIC_EnableIRQ>
}
 80057fe:	bf00      	nop
 8005800:	3708      	adds	r7, #8
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}

08005806 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005806:	b580      	push	{r7, lr}
 8005808:	b082      	sub	sp, #8
 800580a:	af00      	add	r7, sp, #0
 800580c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f7ff ffa4 	bl	800575c <SysTick_Config>
 8005814:	4603      	mov	r3, r0
}
 8005816:	4618      	mov	r0, r3
 8005818:	3708      	adds	r7, #8
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}

0800581e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800581e:	b580      	push	{r7, lr}
 8005820:	b082      	sub	sp, #8
 8005822:	af00      	add	r7, sp, #0
 8005824:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d101      	bne.n	8005830 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e014      	b.n	800585a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	791b      	ldrb	r3, [r3, #4]
 8005834:	b2db      	uxtb	r3, r3
 8005836:	2b00      	cmp	r3, #0
 8005838:	d105      	bne.n	8005846 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f7fb feb5 	bl	80015b0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2202      	movs	r2, #2
 800584a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2200      	movs	r2, #0
 8005850:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2201      	movs	r2, #1
 8005856:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005858:	2300      	movs	r3, #0
}
 800585a:	4618      	mov	r0, r3
 800585c:	3708      	adds	r7, #8
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}
	...

08005864 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005864:	b480      	push	{r7}
 8005866:	b085      	sub	sp, #20
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d101      	bne.n	8005878 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8005874:	2301      	movs	r3, #1
 8005876:	e056      	b.n	8005926 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	795b      	ldrb	r3, [r3, #5]
 800587c:	2b01      	cmp	r3, #1
 800587e:	d101      	bne.n	8005884 <HAL_DAC_Start+0x20>
 8005880:	2302      	movs	r3, #2
 8005882:	e050      	b.n	8005926 <HAL_DAC_Start+0xc2>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2202      	movs	r2, #2
 800588e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	6819      	ldr	r1, [r3, #0]
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	f003 0310 	and.w	r3, r3, #16
 800589c:	2201      	movs	r2, #1
 800589e:	409a      	lsls	r2, r3
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	430a      	orrs	r2, r1
 80058a6:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80058a8:	4b22      	ldr	r3, [pc, #136]	@ (8005934 <HAL_DAC_Start+0xd0>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	099b      	lsrs	r3, r3, #6
 80058ae:	4a22      	ldr	r2, [pc, #136]	@ (8005938 <HAL_DAC_Start+0xd4>)
 80058b0:	fba2 2303 	umull	r2, r3, r2, r3
 80058b4:	099b      	lsrs	r3, r3, #6
 80058b6:	3301      	adds	r3, #1
 80058b8:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80058ba:	e002      	b.n	80058c2 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	3b01      	subs	r3, #1
 80058c0:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d1f9      	bne.n	80058bc <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d10f      	bne.n	80058ee <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80058d8:	2b02      	cmp	r3, #2
 80058da:	d11d      	bne.n	8005918 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	685a      	ldr	r2, [r3, #4]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f042 0201 	orr.w	r2, r2, #1
 80058ea:	605a      	str	r2, [r3, #4]
 80058ec:	e014      	b.n	8005918 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	f003 0310 	and.w	r3, r3, #16
 80058fe:	2102      	movs	r1, #2
 8005900:	fa01 f303 	lsl.w	r3, r1, r3
 8005904:	429a      	cmp	r2, r3
 8005906:	d107      	bne.n	8005918 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	685a      	ldr	r2, [r3, #4]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f042 0202 	orr.w	r2, r2, #2
 8005916:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2201      	movs	r2, #1
 800591c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2200      	movs	r2, #0
 8005922:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005924:	2300      	movs	r3, #0
}
 8005926:	4618      	mov	r0, r3
 8005928:	3714      	adds	r7, #20
 800592a:	46bd      	mov	sp, r7
 800592c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005930:	4770      	bx	lr
 8005932:	bf00      	nop
 8005934:	20000000 	.word	0x20000000
 8005938:	053e2d63 	.word	0x053e2d63

0800593c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800593c:	b480      	push	{r7}
 800593e:	b087      	sub	sp, #28
 8005940:	af00      	add	r7, sp, #0
 8005942:	60f8      	str	r0, [r7, #12]
 8005944:	60b9      	str	r1, [r7, #8]
 8005946:	607a      	str	r2, [r7, #4]
 8005948:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800594a:	2300      	movs	r3, #0
 800594c:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d101      	bne.n	8005958 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e018      	b.n	800598a <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d105      	bne.n	8005976 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800596a:	697a      	ldr	r2, [r7, #20]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	4413      	add	r3, r2
 8005970:	3308      	adds	r3, #8
 8005972:	617b      	str	r3, [r7, #20]
 8005974:	e004      	b.n	8005980 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005976:	697a      	ldr	r2, [r7, #20]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	4413      	add	r3, r2
 800597c:	3314      	adds	r3, #20
 800597e:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	461a      	mov	r2, r3
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005988:	2300      	movs	r3, #0
}
 800598a:	4618      	mov	r0, r3
 800598c:	371c      	adds	r7, #28
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr
	...

08005998 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b08a      	sub	sp, #40	@ 0x28
 800599c:	af00      	add	r7, sp, #0
 800599e:	60f8      	str	r0, [r7, #12]
 80059a0:	60b9      	str	r1, [r7, #8]
 80059a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059a4:	2300      	movs	r3, #0
 80059a6:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d002      	beq.n	80059b4 <HAL_DAC_ConfigChannel+0x1c>
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d101      	bne.n	80059b8 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	e19e      	b.n	8005cf6 <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	795b      	ldrb	r3, [r3, #5]
 80059bc:	2b01      	cmp	r3, #1
 80059be:	d101      	bne.n	80059c4 <HAL_DAC_ConfigChannel+0x2c>
 80059c0:	2302      	movs	r3, #2
 80059c2:	e198      	b.n	8005cf6 <HAL_DAC_ConfigChannel+0x35e>
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2201      	movs	r2, #1
 80059c8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2202      	movs	r2, #2
 80059ce:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	2b04      	cmp	r3, #4
 80059d6:	d17a      	bne.n	8005ace <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80059d8:	f7fc fed4 	bl	8002784 <HAL_GetTick>
 80059dc:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d13d      	bne.n	8005a60 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80059e4:	e018      	b.n	8005a18 <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80059e6:	f7fc fecd 	bl	8002784 <HAL_GetTick>
 80059ea:	4602      	mov	r2, r0
 80059ec:	69bb      	ldr	r3, [r7, #24]
 80059ee:	1ad3      	subs	r3, r2, r3
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d911      	bls.n	8005a18 <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d00a      	beq.n	8005a18 <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	691b      	ldr	r3, [r3, #16]
 8005a06:	f043 0208 	orr.w	r2, r3, #8
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2203      	movs	r2, #3
 8005a12:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005a14:	2303      	movs	r3, #3
 8005a16:	e16e      	b.n	8005cf6 <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a1e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d1df      	bne.n	80059e6 <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	68ba      	ldr	r2, [r7, #8]
 8005a2c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005a2e:	641a      	str	r2, [r3, #64]	@ 0x40
 8005a30:	e020      	b.n	8005a74 <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005a32:	f7fc fea7 	bl	8002784 <HAL_GetTick>
 8005a36:	4602      	mov	r2, r0
 8005a38:	69bb      	ldr	r3, [r7, #24]
 8005a3a:	1ad3      	subs	r3, r2, r3
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d90f      	bls.n	8005a60 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	da0a      	bge.n	8005a60 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	f043 0208 	orr.w	r2, r3, #8
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	2203      	movs	r2, #3
 8005a5a:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005a5c:	2303      	movs	r3, #3
 8005a5e:	e14a      	b.n	8005cf6 <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	dbe3      	blt.n	8005a32 <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	68ba      	ldr	r2, [r7, #8]
 8005a70:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005a72:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	f003 0310 	and.w	r3, r3, #16
 8005a80:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8005a84:	fa01 f303 	lsl.w	r3, r1, r3
 8005a88:	43db      	mvns	r3, r3
 8005a8a:	ea02 0103 	and.w	r1, r2, r3
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	f003 0310 	and.w	r3, r3, #16
 8005a98:	409a      	lsls	r2, r3
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	430a      	orrs	r2, r1
 8005aa0:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	f003 0310 	and.w	r3, r3, #16
 8005aae:	21ff      	movs	r1, #255	@ 0xff
 8005ab0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ab4:	43db      	mvns	r3, r3
 8005ab6:	ea02 0103 	and.w	r1, r2, r3
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	f003 0310 	and.w	r3, r3, #16
 8005ac4:	409a      	lsls	r2, r3
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	430a      	orrs	r2, r1
 8005acc:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	69db      	ldr	r3, [r3, #28]
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d11d      	bne.n	8005b12 <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005adc:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f003 0310 	and.w	r3, r3, #16
 8005ae4:	221f      	movs	r2, #31
 8005ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8005aea:	43db      	mvns	r3, r3
 8005aec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005aee:	4013      	ands	r3, r2
 8005af0:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	6a1b      	ldr	r3, [r3, #32]
 8005af6:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f003 0310 	and.w	r3, r3, #16
 8005afe:	697a      	ldr	r2, [r7, #20]
 8005b00:	fa02 f303 	lsl.w	r3, r2, r3
 8005b04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b06:	4313      	orrs	r3, r2
 8005b08:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b10:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b18:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	f003 0310 	and.w	r3, r3, #16
 8005b20:	2207      	movs	r2, #7
 8005b22:	fa02 f303 	lsl.w	r3, r2, r3
 8005b26:	43db      	mvns	r3, r3
 8005b28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b2a:	4013      	ands	r3, r2
 8005b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	699b      	ldr	r3, [r3, #24]
 8005b32:	2b01      	cmp	r3, #1
 8005b34:	d102      	bne.n	8005b3c <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 8005b36:	2300      	movs	r3, #0
 8005b38:	623b      	str	r3, [r7, #32]
 8005b3a:	e00f      	b.n	8005b5c <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	699b      	ldr	r3, [r3, #24]
 8005b40:	2b02      	cmp	r3, #2
 8005b42:	d102      	bne.n	8005b4a <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005b44:	2301      	movs	r3, #1
 8005b46:	623b      	str	r3, [r7, #32]
 8005b48:	e008      	b.n	8005b5c <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	695b      	ldr	r3, [r3, #20]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d102      	bne.n	8005b58 <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005b52:	2301      	movs	r3, #1
 8005b54:	623b      	str	r3, [r7, #32]
 8005b56:	e001      	b.n	8005b5c <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	689a      	ldr	r2, [r3, #8]
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	695b      	ldr	r3, [r3, #20]
 8005b64:	4313      	orrs	r3, r2
 8005b66:	6a3a      	ldr	r2, [r7, #32]
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	f003 0310 	and.w	r3, r3, #16
 8005b72:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005b76:	fa02 f303 	lsl.w	r3, r2, r3
 8005b7a:	43db      	mvns	r3, r3
 8005b7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b7e:	4013      	ands	r3, r2
 8005b80:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	791b      	ldrb	r3, [r3, #4]
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d102      	bne.n	8005b90 <HAL_DAC_ConfigChannel+0x1f8>
 8005b8a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005b8e:	e000      	b.n	8005b92 <HAL_DAC_ConfigChannel+0x1fa>
 8005b90:	2300      	movs	r3, #0
 8005b92:	697a      	ldr	r2, [r7, #20]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	f003 0310 	and.w	r3, r3, #16
 8005b9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ba6:	43db      	mvns	r3, r3
 8005ba8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005baa:	4013      	ands	r3, r2
 8005bac:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	795b      	ldrb	r3, [r3, #5]
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d102      	bne.n	8005bbc <HAL_DAC_ConfigChannel+0x224>
 8005bb6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005bba:	e000      	b.n	8005bbe <HAL_DAC_ConfigChannel+0x226>
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	697a      	ldr	r2, [r7, #20]
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8005bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc6:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8005bca:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	2b02      	cmp	r3, #2
 8005bd2:	d114      	bne.n	8005bfe <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8005bd4:	f001 fd92 	bl	80076fc <HAL_RCC_GetHCLKFreq>
 8005bd8:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	4a48      	ldr	r2, [pc, #288]	@ (8005d00 <HAL_DAC_ConfigChannel+0x368>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d904      	bls.n	8005bec <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8005be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005be8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bea:	e00f      	b.n	8005c0c <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	4a45      	ldr	r2, [pc, #276]	@ (8005d04 <HAL_DAC_ConfigChannel+0x36c>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d90a      	bls.n	8005c0a <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005bfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bfc:	e006      	b.n	8005c0c <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c04:	4313      	orrs	r3, r2
 8005c06:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c08:	e000      	b.n	8005c0c <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8005c0a:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	f003 0310 	and.w	r3, r3, #16
 8005c12:	697a      	ldr	r2, [r7, #20]
 8005c14:	fa02 f303 	lsl.w	r3, r2, r3
 8005c18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c24:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	6819      	ldr	r1, [r3, #0]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f003 0310 	and.w	r3, r3, #16
 8005c32:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005c36:	fa02 f303 	lsl.w	r3, r2, r3
 8005c3a:	43da      	mvns	r2, r3
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	400a      	ands	r2, r1
 8005c42:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	f003 0310 	and.w	r3, r3, #16
 8005c52:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8005c56:	fa02 f303 	lsl.w	r3, r2, r3
 8005c5a:	43db      	mvns	r3, r3
 8005c5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c5e:	4013      	ands	r3, r2
 8005c60:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	68db      	ldr	r3, [r3, #12]
 8005c66:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f003 0310 	and.w	r3, r3, #16
 8005c6e:	697a      	ldr	r2, [r7, #20]
 8005c70:	fa02 f303 	lsl.w	r3, r2, r3
 8005c74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c76:	4313      	orrs	r3, r2
 8005c78:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c80:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	6819      	ldr	r1, [r3, #0]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f003 0310 	and.w	r3, r3, #16
 8005c8e:	22c0      	movs	r2, #192	@ 0xc0
 8005c90:	fa02 f303 	lsl.w	r3, r2, r3
 8005c94:	43da      	mvns	r2, r3
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	400a      	ands	r2, r1
 8005c9c:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	68db      	ldr	r3, [r3, #12]
 8005ca2:	089b      	lsrs	r3, r3, #2
 8005ca4:	f003 030f 	and.w	r3, r3, #15
 8005ca8:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	089b      	lsrs	r3, r3, #2
 8005cb0:	021b      	lsls	r3, r3, #8
 8005cb2:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005cb6:	697a      	ldr	r2, [r7, #20]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f003 0310 	and.w	r3, r3, #16
 8005cc8:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8005ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8005cd0:	43db      	mvns	r3, r3
 8005cd2:	ea02 0103 	and.w	r1, r2, r3
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	f003 0310 	and.w	r3, r3, #16
 8005cdc:	697a      	ldr	r2, [r7, #20]
 8005cde:	409a      	lsls	r2, r3
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	430a      	orrs	r2, r1
 8005ce6:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2201      	movs	r2, #1
 8005cec:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8005cf4:	7ffb      	ldrb	r3, [r7, #31]
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	3728      	adds	r7, #40	@ 0x28
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}
 8005cfe:	bf00      	nop
 8005d00:	09896800 	.word	0x09896800
 8005d04:	04c4b400 	.word	0x04c4b400

08005d08 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b084      	sub	sp, #16
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d101      	bne.n	8005d1a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e08d      	b.n	8005e36 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	461a      	mov	r2, r3
 8005d20:	4b47      	ldr	r3, [pc, #284]	@ (8005e40 <HAL_DMA_Init+0x138>)
 8005d22:	429a      	cmp	r2, r3
 8005d24:	d80f      	bhi.n	8005d46 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	461a      	mov	r2, r3
 8005d2c:	4b45      	ldr	r3, [pc, #276]	@ (8005e44 <HAL_DMA_Init+0x13c>)
 8005d2e:	4413      	add	r3, r2
 8005d30:	4a45      	ldr	r2, [pc, #276]	@ (8005e48 <HAL_DMA_Init+0x140>)
 8005d32:	fba2 2303 	umull	r2, r3, r2, r3
 8005d36:	091b      	lsrs	r3, r3, #4
 8005d38:	009a      	lsls	r2, r3, #2
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	4a42      	ldr	r2, [pc, #264]	@ (8005e4c <HAL_DMA_Init+0x144>)
 8005d42:	641a      	str	r2, [r3, #64]	@ 0x40
 8005d44:	e00e      	b.n	8005d64 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	461a      	mov	r2, r3
 8005d4c:	4b40      	ldr	r3, [pc, #256]	@ (8005e50 <HAL_DMA_Init+0x148>)
 8005d4e:	4413      	add	r3, r2
 8005d50:	4a3d      	ldr	r2, [pc, #244]	@ (8005e48 <HAL_DMA_Init+0x140>)
 8005d52:	fba2 2303 	umull	r2, r3, r2, r3
 8005d56:	091b      	lsrs	r3, r3, #4
 8005d58:	009a      	lsls	r2, r3, #2
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	4a3c      	ldr	r2, [pc, #240]	@ (8005e54 <HAL_DMA_Init+0x14c>)
 8005d62:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2202      	movs	r2, #2
 8005d68:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005d7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d7e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005d88:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	691b      	ldr	r3, [r3, #16]
 8005d8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	699b      	ldr	r3, [r3, #24]
 8005d9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005da0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6a1b      	ldr	r3, [r3, #32]
 8005da6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005da8:	68fa      	ldr	r2, [r7, #12]
 8005daa:	4313      	orrs	r3, r2
 8005dac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	68fa      	ldr	r2, [r7, #12]
 8005db4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f000 fa76 	bl	80062a8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005dc4:	d102      	bne.n	8005dcc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	685a      	ldr	r2, [r3, #4]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dd4:	b2d2      	uxtb	r2, r2
 8005dd6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ddc:	687a      	ldr	r2, [r7, #4]
 8005dde:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005de0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d010      	beq.n	8005e0c <HAL_DMA_Init+0x104>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	2b04      	cmp	r3, #4
 8005df0:	d80c      	bhi.n	8005e0c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	f000 fa96 	bl	8006324 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e04:	687a      	ldr	r2, [r7, #4]
 8005e06:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005e08:	605a      	str	r2, [r3, #4]
 8005e0a:	e008      	b.n	8005e1e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2200      	movs	r2, #0
 8005e22:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2201      	movs	r2, #1
 8005e28:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005e34:	2300      	movs	r3, #0
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3710      	adds	r7, #16
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}
 8005e3e:	bf00      	nop
 8005e40:	40020407 	.word	0x40020407
 8005e44:	bffdfff8 	.word	0xbffdfff8
 8005e48:	cccccccd 	.word	0xcccccccd
 8005e4c:	40020000 	.word	0x40020000
 8005e50:	bffdfbf8 	.word	0xbffdfbf8
 8005e54:	40020400 	.word	0x40020400

08005e58 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b086      	sub	sp, #24
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	60f8      	str	r0, [r7, #12]
 8005e60:	60b9      	str	r1, [r7, #8]
 8005e62:	607a      	str	r2, [r7, #4]
 8005e64:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e66:	2300      	movs	r3, #0
 8005e68:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	d101      	bne.n	8005e78 <HAL_DMA_Start_IT+0x20>
 8005e74:	2302      	movs	r3, #2
 8005e76:	e066      	b.n	8005f46 <HAL_DMA_Start_IT+0xee>
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005e86:	b2db      	uxtb	r3, r3
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d155      	bne.n	8005f38 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2202      	movs	r2, #2
 8005e90:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2200      	movs	r2, #0
 8005e98:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f022 0201 	bic.w	r2, r2, #1
 8005ea8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	687a      	ldr	r2, [r7, #4]
 8005eae:	68b9      	ldr	r1, [r7, #8]
 8005eb0:	68f8      	ldr	r0, [r7, #12]
 8005eb2:	f000 f9bb 	bl	800622c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d008      	beq.n	8005ed0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	681a      	ldr	r2, [r3, #0]
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f042 020e 	orr.w	r2, r2, #14
 8005ecc:	601a      	str	r2, [r3, #0]
 8005ece:	e00f      	b.n	8005ef0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f022 0204 	bic.w	r2, r2, #4
 8005ede:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f042 020a 	orr.w	r2, r2, #10
 8005eee:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d007      	beq.n	8005f0e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f02:	681a      	ldr	r2, [r3, #0]
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f08:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f0c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d007      	beq.n	8005f26 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f20:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f24:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f042 0201 	orr.w	r2, r2, #1
 8005f34:	601a      	str	r2, [r3, #0]
 8005f36:	e005      	b.n	8005f44 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005f40:	2302      	movs	r3, #2
 8005f42:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005f44:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3718      	adds	r7, #24
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}

08005f4e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005f4e:	b480      	push	{r7}
 8005f50:	b085      	sub	sp, #20
 8005f52:	af00      	add	r7, sp, #0
 8005f54:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f56:	2300      	movs	r3, #0
 8005f58:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	2b02      	cmp	r3, #2
 8005f64:	d005      	beq.n	8005f72 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2204      	movs	r2, #4
 8005f6a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	73fb      	strb	r3, [r7, #15]
 8005f70:	e037      	b.n	8005fe2 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	681a      	ldr	r2, [r3, #0]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f022 020e 	bic.w	r2, r2, #14
 8005f80:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f86:	681a      	ldr	r2, [r3, #0]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f8c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005f90:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f022 0201 	bic.w	r2, r2, #1
 8005fa0:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fa6:	f003 021f 	and.w	r2, r3, #31
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fae:	2101      	movs	r1, #1
 8005fb0:	fa01 f202 	lsl.w	r2, r1, r2
 8005fb4:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fba:	687a      	ldr	r2, [r7, #4]
 8005fbc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005fbe:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d00c      	beq.n	8005fe2 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fcc:	681a      	ldr	r2, [r3, #0]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fd2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005fd6:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fdc:	687a      	ldr	r2, [r7, #4]
 8005fde:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005fe0:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2200      	movs	r2, #0
 8005fee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8005ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	3714      	adds	r7, #20
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr

08006000 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b084      	sub	sp, #16
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006008:	2300      	movs	r3, #0
 800600a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006012:	b2db      	uxtb	r3, r3
 8006014:	2b02      	cmp	r3, #2
 8006016:	d00d      	beq.n	8006034 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2204      	movs	r2, #4
 800601c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2201      	movs	r2, #1
 8006022:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800602e:	2301      	movs	r3, #1
 8006030:	73fb      	strb	r3, [r7, #15]
 8006032:	e047      	b.n	80060c4 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	681a      	ldr	r2, [r3, #0]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f022 020e 	bic.w	r2, r2, #14
 8006042:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f022 0201 	bic.w	r2, r2, #1
 8006052:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006058:	681a      	ldr	r2, [r3, #0]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800605e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006062:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006068:	f003 021f 	and.w	r2, r3, #31
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006070:	2101      	movs	r1, #1
 8006072:	fa01 f202 	lsl.w	r2, r1, r2
 8006076:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800607c:	687a      	ldr	r2, [r7, #4]
 800607e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006080:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006086:	2b00      	cmp	r3, #0
 8006088:	d00c      	beq.n	80060a4 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006094:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006098:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800609e:	687a      	ldr	r2, [r7, #4]
 80060a0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80060a2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2201      	movs	r2, #1
 80060a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2200      	movs	r2, #0
 80060b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d003      	beq.n	80060c4 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060c0:	6878      	ldr	r0, [r7, #4]
 80060c2:	4798      	blx	r3
    }
  }
  return status;
 80060c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3710      	adds	r7, #16
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}

080060ce <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80060ce:	b580      	push	{r7, lr}
 80060d0:	b084      	sub	sp, #16
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060ea:	f003 031f 	and.w	r3, r3, #31
 80060ee:	2204      	movs	r2, #4
 80060f0:	409a      	lsls	r2, r3
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	4013      	ands	r3, r2
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d026      	beq.n	8006148 <HAL_DMA_IRQHandler+0x7a>
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	f003 0304 	and.w	r3, r3, #4
 8006100:	2b00      	cmp	r3, #0
 8006102:	d021      	beq.n	8006148 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f003 0320 	and.w	r3, r3, #32
 800610e:	2b00      	cmp	r3, #0
 8006110:	d107      	bne.n	8006122 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	681a      	ldr	r2, [r3, #0]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f022 0204 	bic.w	r2, r2, #4
 8006120:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006126:	f003 021f 	and.w	r2, r3, #31
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800612e:	2104      	movs	r1, #4
 8006130:	fa01 f202 	lsl.w	r2, r1, r2
 8006134:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800613a:	2b00      	cmp	r3, #0
 800613c:	d071      	beq.n	8006222 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006146:	e06c      	b.n	8006222 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800614c:	f003 031f 	and.w	r3, r3, #31
 8006150:	2202      	movs	r2, #2
 8006152:	409a      	lsls	r2, r3
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	4013      	ands	r3, r2
 8006158:	2b00      	cmp	r3, #0
 800615a:	d02e      	beq.n	80061ba <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	f003 0302 	and.w	r3, r3, #2
 8006162:	2b00      	cmp	r3, #0
 8006164:	d029      	beq.n	80061ba <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f003 0320 	and.w	r3, r3, #32
 8006170:	2b00      	cmp	r3, #0
 8006172:	d10b      	bne.n	800618c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f022 020a 	bic.w	r2, r2, #10
 8006182:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006190:	f003 021f 	and.w	r2, r3, #31
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006198:	2102      	movs	r1, #2
 800619a:	fa01 f202 	lsl.w	r2, r1, r2
 800619e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2200      	movs	r2, #0
 80061a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d038      	beq.n	8006222 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b4:	6878      	ldr	r0, [r7, #4]
 80061b6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80061b8:	e033      	b.n	8006222 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061be:	f003 031f 	and.w	r3, r3, #31
 80061c2:	2208      	movs	r2, #8
 80061c4:	409a      	lsls	r2, r3
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	4013      	ands	r3, r2
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d02a      	beq.n	8006224 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	f003 0308 	and.w	r3, r3, #8
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d025      	beq.n	8006224 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681a      	ldr	r2, [r3, #0]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f022 020e 	bic.w	r2, r2, #14
 80061e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061ec:	f003 021f 	and.w	r2, r3, #31
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061f4:	2101      	movs	r1, #1
 80061f6:	fa01 f202 	lsl.w	r2, r1, r2
 80061fa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2201      	movs	r2, #1
 8006206:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2200      	movs	r2, #0
 800620e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006216:	2b00      	cmp	r3, #0
 8006218:	d004      	beq.n	8006224 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006222:	bf00      	nop
 8006224:	bf00      	nop
}
 8006226:	3710      	adds	r7, #16
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}

0800622c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800622c:	b480      	push	{r7}
 800622e:	b085      	sub	sp, #20
 8006230:	af00      	add	r7, sp, #0
 8006232:	60f8      	str	r0, [r7, #12]
 8006234:	60b9      	str	r1, [r7, #8]
 8006236:	607a      	str	r2, [r7, #4]
 8006238:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800623e:	68fa      	ldr	r2, [r7, #12]
 8006240:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006242:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006248:	2b00      	cmp	r3, #0
 800624a:	d004      	beq.n	8006256 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006250:	68fa      	ldr	r2, [r7, #12]
 8006252:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006254:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800625a:	f003 021f 	and.w	r2, r3, #31
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006262:	2101      	movs	r1, #1
 8006264:	fa01 f202 	lsl.w	r2, r1, r2
 8006268:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	683a      	ldr	r2, [r7, #0]
 8006270:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	2b10      	cmp	r3, #16
 8006278:	d108      	bne.n	800628c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	687a      	ldr	r2, [r7, #4]
 8006280:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	68ba      	ldr	r2, [r7, #8]
 8006288:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800628a:	e007      	b.n	800629c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	68ba      	ldr	r2, [r7, #8]
 8006292:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	687a      	ldr	r2, [r7, #4]
 800629a:	60da      	str	r2, [r3, #12]
}
 800629c:	bf00      	nop
 800629e:	3714      	adds	r7, #20
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr

080062a8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b087      	sub	sp, #28
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	461a      	mov	r2, r3
 80062b6:	4b16      	ldr	r3, [pc, #88]	@ (8006310 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d802      	bhi.n	80062c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80062bc:	4b15      	ldr	r3, [pc, #84]	@ (8006314 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80062be:	617b      	str	r3, [r7, #20]
 80062c0:	e001      	b.n	80062c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80062c2:	4b15      	ldr	r3, [pc, #84]	@ (8006318 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80062c4:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	3b08      	subs	r3, #8
 80062d2:	4a12      	ldr	r2, [pc, #72]	@ (800631c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80062d4:	fba2 2303 	umull	r2, r3, r2, r3
 80062d8:	091b      	lsrs	r3, r3, #4
 80062da:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062e0:	089b      	lsrs	r3, r3, #2
 80062e2:	009a      	lsls	r2, r3, #2
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	4413      	add	r3, r2
 80062e8:	461a      	mov	r2, r3
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	4a0b      	ldr	r2, [pc, #44]	@ (8006320 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80062f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	f003 031f 	and.w	r3, r3, #31
 80062fa:	2201      	movs	r2, #1
 80062fc:	409a      	lsls	r2, r3
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006302:	bf00      	nop
 8006304:	371c      	adds	r7, #28
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr
 800630e:	bf00      	nop
 8006310:	40020407 	.word	0x40020407
 8006314:	40020800 	.word	0x40020800
 8006318:	40020820 	.word	0x40020820
 800631c:	cccccccd 	.word	0xcccccccd
 8006320:	40020880 	.word	0x40020880

08006324 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006324:	b480      	push	{r7}
 8006326:	b085      	sub	sp, #20
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	b2db      	uxtb	r3, r3
 8006332:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006334:	68fa      	ldr	r2, [r7, #12]
 8006336:	4b0b      	ldr	r3, [pc, #44]	@ (8006364 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8006338:	4413      	add	r3, r2
 800633a:	009b      	lsls	r3, r3, #2
 800633c:	461a      	mov	r2, r3
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	4a08      	ldr	r2, [pc, #32]	@ (8006368 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006346:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	3b01      	subs	r3, #1
 800634c:	f003 031f 	and.w	r3, r3, #31
 8006350:	2201      	movs	r2, #1
 8006352:	409a      	lsls	r2, r3
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8006358:	bf00      	nop
 800635a:	3714      	adds	r7, #20
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr
 8006364:	1000823f 	.word	0x1000823f
 8006368:	40020940 	.word	0x40020940

0800636c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b084      	sub	sp, #16
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d101      	bne.n	800637e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800637a:	2301      	movs	r3, #1
 800637c:	e147      	b.n	800660e <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006384:	b2db      	uxtb	r3, r3
 8006386:	2b00      	cmp	r3, #0
 8006388:	d106      	bne.n	8006398 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2200      	movs	r2, #0
 800638e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	f7fb f9a4 	bl	80016e0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	699a      	ldr	r2, [r3, #24]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f022 0210 	bic.w	r2, r2, #16
 80063a6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80063a8:	f7fc f9ec 	bl	8002784 <HAL_GetTick>
 80063ac:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80063ae:	e012      	b.n	80063d6 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80063b0:	f7fc f9e8 	bl	8002784 <HAL_GetTick>
 80063b4:	4602      	mov	r2, r0
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	1ad3      	subs	r3, r2, r3
 80063ba:	2b0a      	cmp	r3, #10
 80063bc:	d90b      	bls.n	80063d6 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063c2:	f043 0201 	orr.w	r2, r3, #1
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2203      	movs	r2, #3
 80063ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	e11b      	b.n	800660e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	699b      	ldr	r3, [r3, #24]
 80063dc:	f003 0308 	and.w	r3, r3, #8
 80063e0:	2b08      	cmp	r3, #8
 80063e2:	d0e5      	beq.n	80063b0 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	699a      	ldr	r2, [r3, #24]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f042 0201 	orr.w	r2, r2, #1
 80063f2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80063f4:	f7fc f9c6 	bl	8002784 <HAL_GetTick>
 80063f8:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80063fa:	e012      	b.n	8006422 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80063fc:	f7fc f9c2 	bl	8002784 <HAL_GetTick>
 8006400:	4602      	mov	r2, r0
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	1ad3      	subs	r3, r2, r3
 8006406:	2b0a      	cmp	r3, #10
 8006408:	d90b      	bls.n	8006422 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800640e:	f043 0201 	orr.w	r2, r3, #1
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2203      	movs	r2, #3
 800641a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800641e:	2301      	movs	r3, #1
 8006420:	e0f5      	b.n	800660e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	699b      	ldr	r3, [r3, #24]
 8006428:	f003 0301 	and.w	r3, r3, #1
 800642c:	2b00      	cmp	r3, #0
 800642e:	d0e5      	beq.n	80063fc <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	699a      	ldr	r2, [r3, #24]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f042 0202 	orr.w	r2, r2, #2
 800643e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a74      	ldr	r2, [pc, #464]	@ (8006618 <HAL_FDCAN_Init+0x2ac>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d103      	bne.n	8006452 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800644a:	4a74      	ldr	r2, [pc, #464]	@ (800661c <HAL_FDCAN_Init+0x2b0>)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	685b      	ldr	r3, [r3, #4]
 8006450:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	7c1b      	ldrb	r3, [r3, #16]
 8006456:	2b01      	cmp	r3, #1
 8006458:	d108      	bne.n	800646c <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	699a      	ldr	r2, [r3, #24]
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006468:	619a      	str	r2, [r3, #24]
 800646a:	e007      	b.n	800647c <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	699a      	ldr	r2, [r3, #24]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800647a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	7c5b      	ldrb	r3, [r3, #17]
 8006480:	2b01      	cmp	r3, #1
 8006482:	d108      	bne.n	8006496 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	699a      	ldr	r2, [r3, #24]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006492:	619a      	str	r2, [r3, #24]
 8006494:	e007      	b.n	80064a6 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	699a      	ldr	r2, [r3, #24]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80064a4:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	7c9b      	ldrb	r3, [r3, #18]
 80064aa:	2b01      	cmp	r3, #1
 80064ac:	d108      	bne.n	80064c0 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	699a      	ldr	r2, [r3, #24]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80064bc:	619a      	str	r2, [r3, #24]
 80064be:	e007      	b.n	80064d0 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	699a      	ldr	r2, [r3, #24]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80064ce:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	699b      	ldr	r3, [r3, #24]
 80064d6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	689a      	ldr	r2, [r3, #8]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	430a      	orrs	r2, r1
 80064e4:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	699a      	ldr	r2, [r3, #24]
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80064f4:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	691a      	ldr	r2, [r3, #16]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f022 0210 	bic.w	r2, r2, #16
 8006504:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	68db      	ldr	r3, [r3, #12]
 800650a:	2b01      	cmp	r3, #1
 800650c:	d108      	bne.n	8006520 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	699a      	ldr	r2, [r3, #24]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f042 0204 	orr.w	r2, r2, #4
 800651c:	619a      	str	r2, [r3, #24]
 800651e:	e02c      	b.n	800657a <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	68db      	ldr	r3, [r3, #12]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d028      	beq.n	800657a <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	68db      	ldr	r3, [r3, #12]
 800652c:	2b02      	cmp	r3, #2
 800652e:	d01c      	beq.n	800656a <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	699a      	ldr	r2, [r3, #24]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800653e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	691a      	ldr	r2, [r3, #16]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f042 0210 	orr.w	r2, r2, #16
 800654e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	68db      	ldr	r3, [r3, #12]
 8006554:	2b03      	cmp	r3, #3
 8006556:	d110      	bne.n	800657a <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	699a      	ldr	r2, [r3, #24]
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f042 0220 	orr.w	r2, r2, #32
 8006566:	619a      	str	r2, [r3, #24]
 8006568:	e007      	b.n	800657a <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	699a      	ldr	r2, [r3, #24]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f042 0220 	orr.w	r2, r2, #32
 8006578:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	699b      	ldr	r3, [r3, #24]
 800657e:	3b01      	subs	r3, #1
 8006580:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	69db      	ldr	r3, [r3, #28]
 8006586:	3b01      	subs	r3, #1
 8006588:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800658a:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6a1b      	ldr	r3, [r3, #32]
 8006590:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006592:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	695b      	ldr	r3, [r3, #20]
 800659a:	3b01      	subs	r3, #1
 800659c:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80065a2:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80065a4:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	689b      	ldr	r3, [r3, #8]
 80065aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80065ae:	d115      	bne.n	80065dc <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065b4:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065ba:	3b01      	subs	r3, #1
 80065bc:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80065be:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065c4:	3b01      	subs	r3, #1
 80065c6:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80065c8:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065d0:	3b01      	subs	r3, #1
 80065d2:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80065d8:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80065da:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	430a      	orrs	r2, r1
 80065ee:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	f000 f814 	bl	8006620 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2200      	movs	r2, #0
 80065fc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2200      	movs	r2, #0
 8006602:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2201      	movs	r2, #1
 8006608:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 800660c:	2300      	movs	r3, #0
}
 800660e:	4618      	mov	r0, r3
 8006610:	3710      	adds	r7, #16
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}
 8006616:	bf00      	nop
 8006618:	40006400 	.word	0x40006400
 800661c:	40006500 	.word	0x40006500

08006620 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8006620:	b480      	push	{r7}
 8006622:	b085      	sub	sp, #20
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8006628:	4b27      	ldr	r3, [pc, #156]	@ (80066c8 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 800662a:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	68ba      	ldr	r2, [r7, #8]
 8006630:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800663a:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006642:	041a      	lsls	r2, r3, #16
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	430a      	orrs	r2, r1
 800664a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006660:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006668:	061a      	lsls	r2, r3, #24
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	430a      	orrs	r2, r1
 8006670:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	60fb      	str	r3, [r7, #12]
 80066a0:	e005      	b.n	80066ae <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2200      	movs	r2, #0
 80066a6:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	3304      	adds	r3, #4
 80066ac:	60fb      	str	r3, [r7, #12]
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80066b4:	68fa      	ldr	r2, [r7, #12]
 80066b6:	429a      	cmp	r2, r3
 80066b8:	d3f3      	bcc.n	80066a2 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 80066ba:	bf00      	nop
 80066bc:	bf00      	nop
 80066be:	3714      	adds	r7, #20
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr
 80066c8:	4000a400 	.word	0x4000a400

080066cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b087      	sub	sp, #28
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
 80066d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80066d6:	2300      	movs	r3, #0
 80066d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80066da:	e15a      	b.n	8006992 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	681a      	ldr	r2, [r3, #0]
 80066e0:	2101      	movs	r1, #1
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	fa01 f303 	lsl.w	r3, r1, r3
 80066e8:	4013      	ands	r3, r2
 80066ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	f000 814c 	beq.w	800698c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	f003 0303 	and.w	r3, r3, #3
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	d005      	beq.n	800670c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	685b      	ldr	r3, [r3, #4]
 8006704:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006708:	2b02      	cmp	r3, #2
 800670a:	d130      	bne.n	800676e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	689b      	ldr	r3, [r3, #8]
 8006710:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	005b      	lsls	r3, r3, #1
 8006716:	2203      	movs	r2, #3
 8006718:	fa02 f303 	lsl.w	r3, r2, r3
 800671c:	43db      	mvns	r3, r3
 800671e:	693a      	ldr	r2, [r7, #16]
 8006720:	4013      	ands	r3, r2
 8006722:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	68da      	ldr	r2, [r3, #12]
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	005b      	lsls	r3, r3, #1
 800672c:	fa02 f303 	lsl.w	r3, r2, r3
 8006730:	693a      	ldr	r2, [r7, #16]
 8006732:	4313      	orrs	r3, r2
 8006734:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	693a      	ldr	r2, [r7, #16]
 800673a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006742:	2201      	movs	r2, #1
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	fa02 f303 	lsl.w	r3, r2, r3
 800674a:	43db      	mvns	r3, r3
 800674c:	693a      	ldr	r2, [r7, #16]
 800674e:	4013      	ands	r3, r2
 8006750:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	091b      	lsrs	r3, r3, #4
 8006758:	f003 0201 	and.w	r2, r3, #1
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	fa02 f303 	lsl.w	r3, r2, r3
 8006762:	693a      	ldr	r2, [r7, #16]
 8006764:	4313      	orrs	r3, r2
 8006766:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	693a      	ldr	r2, [r7, #16]
 800676c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	685b      	ldr	r3, [r3, #4]
 8006772:	f003 0303 	and.w	r3, r3, #3
 8006776:	2b03      	cmp	r3, #3
 8006778:	d017      	beq.n	80067aa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	68db      	ldr	r3, [r3, #12]
 800677e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006780:	697b      	ldr	r3, [r7, #20]
 8006782:	005b      	lsls	r3, r3, #1
 8006784:	2203      	movs	r2, #3
 8006786:	fa02 f303 	lsl.w	r3, r2, r3
 800678a:	43db      	mvns	r3, r3
 800678c:	693a      	ldr	r2, [r7, #16]
 800678e:	4013      	ands	r3, r2
 8006790:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	689a      	ldr	r2, [r3, #8]
 8006796:	697b      	ldr	r3, [r7, #20]
 8006798:	005b      	lsls	r3, r3, #1
 800679a:	fa02 f303 	lsl.w	r3, r2, r3
 800679e:	693a      	ldr	r2, [r7, #16]
 80067a0:	4313      	orrs	r3, r2
 80067a2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	693a      	ldr	r2, [r7, #16]
 80067a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	f003 0303 	and.w	r3, r3, #3
 80067b2:	2b02      	cmp	r3, #2
 80067b4:	d123      	bne.n	80067fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	08da      	lsrs	r2, r3, #3
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	3208      	adds	r2, #8
 80067be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	f003 0307 	and.w	r3, r3, #7
 80067ca:	009b      	lsls	r3, r3, #2
 80067cc:	220f      	movs	r2, #15
 80067ce:	fa02 f303 	lsl.w	r3, r2, r3
 80067d2:	43db      	mvns	r3, r3
 80067d4:	693a      	ldr	r2, [r7, #16]
 80067d6:	4013      	ands	r3, r2
 80067d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	691a      	ldr	r2, [r3, #16]
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	f003 0307 	and.w	r3, r3, #7
 80067e4:	009b      	lsls	r3, r3, #2
 80067e6:	fa02 f303 	lsl.w	r3, r2, r3
 80067ea:	693a      	ldr	r2, [r7, #16]
 80067ec:	4313      	orrs	r3, r2
 80067ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	08da      	lsrs	r2, r3, #3
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	3208      	adds	r2, #8
 80067f8:	6939      	ldr	r1, [r7, #16]
 80067fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	005b      	lsls	r3, r3, #1
 8006808:	2203      	movs	r2, #3
 800680a:	fa02 f303 	lsl.w	r3, r2, r3
 800680e:	43db      	mvns	r3, r3
 8006810:	693a      	ldr	r2, [r7, #16]
 8006812:	4013      	ands	r3, r2
 8006814:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	f003 0203 	and.w	r2, r3, #3
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	005b      	lsls	r3, r3, #1
 8006822:	fa02 f303 	lsl.w	r3, r2, r3
 8006826:	693a      	ldr	r2, [r7, #16]
 8006828:	4313      	orrs	r3, r2
 800682a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	693a      	ldr	r2, [r7, #16]
 8006830:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	685b      	ldr	r3, [r3, #4]
 8006836:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800683a:	2b00      	cmp	r3, #0
 800683c:	f000 80a6 	beq.w	800698c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006840:	4b5b      	ldr	r3, [pc, #364]	@ (80069b0 <HAL_GPIO_Init+0x2e4>)
 8006842:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006844:	4a5a      	ldr	r2, [pc, #360]	@ (80069b0 <HAL_GPIO_Init+0x2e4>)
 8006846:	f043 0301 	orr.w	r3, r3, #1
 800684a:	6613      	str	r3, [r2, #96]	@ 0x60
 800684c:	4b58      	ldr	r3, [pc, #352]	@ (80069b0 <HAL_GPIO_Init+0x2e4>)
 800684e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006850:	f003 0301 	and.w	r3, r3, #1
 8006854:	60bb      	str	r3, [r7, #8]
 8006856:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006858:	4a56      	ldr	r2, [pc, #344]	@ (80069b4 <HAL_GPIO_Init+0x2e8>)
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	089b      	lsrs	r3, r3, #2
 800685e:	3302      	adds	r3, #2
 8006860:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006864:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	f003 0303 	and.w	r3, r3, #3
 800686c:	009b      	lsls	r3, r3, #2
 800686e:	220f      	movs	r2, #15
 8006870:	fa02 f303 	lsl.w	r3, r2, r3
 8006874:	43db      	mvns	r3, r3
 8006876:	693a      	ldr	r2, [r7, #16]
 8006878:	4013      	ands	r3, r2
 800687a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006882:	d01f      	beq.n	80068c4 <HAL_GPIO_Init+0x1f8>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	4a4c      	ldr	r2, [pc, #304]	@ (80069b8 <HAL_GPIO_Init+0x2ec>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d019      	beq.n	80068c0 <HAL_GPIO_Init+0x1f4>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	4a4b      	ldr	r2, [pc, #300]	@ (80069bc <HAL_GPIO_Init+0x2f0>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d013      	beq.n	80068bc <HAL_GPIO_Init+0x1f0>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	4a4a      	ldr	r2, [pc, #296]	@ (80069c0 <HAL_GPIO_Init+0x2f4>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d00d      	beq.n	80068b8 <HAL_GPIO_Init+0x1ec>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	4a49      	ldr	r2, [pc, #292]	@ (80069c4 <HAL_GPIO_Init+0x2f8>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d007      	beq.n	80068b4 <HAL_GPIO_Init+0x1e8>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	4a48      	ldr	r2, [pc, #288]	@ (80069c8 <HAL_GPIO_Init+0x2fc>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d101      	bne.n	80068b0 <HAL_GPIO_Init+0x1e4>
 80068ac:	2305      	movs	r3, #5
 80068ae:	e00a      	b.n	80068c6 <HAL_GPIO_Init+0x1fa>
 80068b0:	2306      	movs	r3, #6
 80068b2:	e008      	b.n	80068c6 <HAL_GPIO_Init+0x1fa>
 80068b4:	2304      	movs	r3, #4
 80068b6:	e006      	b.n	80068c6 <HAL_GPIO_Init+0x1fa>
 80068b8:	2303      	movs	r3, #3
 80068ba:	e004      	b.n	80068c6 <HAL_GPIO_Init+0x1fa>
 80068bc:	2302      	movs	r3, #2
 80068be:	e002      	b.n	80068c6 <HAL_GPIO_Init+0x1fa>
 80068c0:	2301      	movs	r3, #1
 80068c2:	e000      	b.n	80068c6 <HAL_GPIO_Init+0x1fa>
 80068c4:	2300      	movs	r3, #0
 80068c6:	697a      	ldr	r2, [r7, #20]
 80068c8:	f002 0203 	and.w	r2, r2, #3
 80068cc:	0092      	lsls	r2, r2, #2
 80068ce:	4093      	lsls	r3, r2
 80068d0:	693a      	ldr	r2, [r7, #16]
 80068d2:	4313      	orrs	r3, r2
 80068d4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80068d6:	4937      	ldr	r1, [pc, #220]	@ (80069b4 <HAL_GPIO_Init+0x2e8>)
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	089b      	lsrs	r3, r3, #2
 80068dc:	3302      	adds	r3, #2
 80068de:	693a      	ldr	r2, [r7, #16]
 80068e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80068e4:	4b39      	ldr	r3, [pc, #228]	@ (80069cc <HAL_GPIO_Init+0x300>)
 80068e6:	689b      	ldr	r3, [r3, #8]
 80068e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	43db      	mvns	r3, r3
 80068ee:	693a      	ldr	r2, [r7, #16]
 80068f0:	4013      	ands	r3, r2
 80068f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d003      	beq.n	8006908 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006900:	693a      	ldr	r2, [r7, #16]
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	4313      	orrs	r3, r2
 8006906:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006908:	4a30      	ldr	r2, [pc, #192]	@ (80069cc <HAL_GPIO_Init+0x300>)
 800690a:	693b      	ldr	r3, [r7, #16]
 800690c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800690e:	4b2f      	ldr	r3, [pc, #188]	@ (80069cc <HAL_GPIO_Init+0x300>)
 8006910:	68db      	ldr	r3, [r3, #12]
 8006912:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	43db      	mvns	r3, r3
 8006918:	693a      	ldr	r2, [r7, #16]
 800691a:	4013      	ands	r3, r2
 800691c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006926:	2b00      	cmp	r3, #0
 8006928:	d003      	beq.n	8006932 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800692a:	693a      	ldr	r2, [r7, #16]
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	4313      	orrs	r3, r2
 8006930:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006932:	4a26      	ldr	r2, [pc, #152]	@ (80069cc <HAL_GPIO_Init+0x300>)
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006938:	4b24      	ldr	r3, [pc, #144]	@ (80069cc <HAL_GPIO_Init+0x300>)
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	43db      	mvns	r3, r3
 8006942:	693a      	ldr	r2, [r7, #16]
 8006944:	4013      	ands	r3, r2
 8006946:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006950:	2b00      	cmp	r3, #0
 8006952:	d003      	beq.n	800695c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006954:	693a      	ldr	r2, [r7, #16]
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	4313      	orrs	r3, r2
 800695a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800695c:	4a1b      	ldr	r2, [pc, #108]	@ (80069cc <HAL_GPIO_Init+0x300>)
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006962:	4b1a      	ldr	r3, [pc, #104]	@ (80069cc <HAL_GPIO_Init+0x300>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	43db      	mvns	r3, r3
 800696c:	693a      	ldr	r2, [r7, #16]
 800696e:	4013      	ands	r3, r2
 8006970:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	685b      	ldr	r3, [r3, #4]
 8006976:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800697a:	2b00      	cmp	r3, #0
 800697c:	d003      	beq.n	8006986 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800697e:	693a      	ldr	r2, [r7, #16]
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	4313      	orrs	r3, r2
 8006984:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006986:	4a11      	ldr	r2, [pc, #68]	@ (80069cc <HAL_GPIO_Init+0x300>)
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800698c:	697b      	ldr	r3, [r7, #20]
 800698e:	3301      	adds	r3, #1
 8006990:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	681a      	ldr	r2, [r3, #0]
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	fa22 f303 	lsr.w	r3, r2, r3
 800699c:	2b00      	cmp	r3, #0
 800699e:	f47f ae9d 	bne.w	80066dc <HAL_GPIO_Init+0x10>
  }
}
 80069a2:	bf00      	nop
 80069a4:	bf00      	nop
 80069a6:	371c      	adds	r7, #28
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr
 80069b0:	40021000 	.word	0x40021000
 80069b4:	40010000 	.word	0x40010000
 80069b8:	48000400 	.word	0x48000400
 80069bc:	48000800 	.word	0x48000800
 80069c0:	48000c00 	.word	0x48000c00
 80069c4:	48001000 	.word	0x48001000
 80069c8:	48001400 	.word	0x48001400
 80069cc:	40010400 	.word	0x40010400

080069d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80069d0:	b480      	push	{r7}
 80069d2:	b085      	sub	sp, #20
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
 80069d8:	460b      	mov	r3, r1
 80069da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	691a      	ldr	r2, [r3, #16]
 80069e0:	887b      	ldrh	r3, [r7, #2]
 80069e2:	4013      	ands	r3, r2
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d002      	beq.n	80069ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80069e8:	2301      	movs	r3, #1
 80069ea:	73fb      	strb	r3, [r7, #15]
 80069ec:	e001      	b.n	80069f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80069ee:	2300      	movs	r3, #0
 80069f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80069f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	3714      	adds	r7, #20
 80069f8:	46bd      	mov	sp, r7
 80069fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fe:	4770      	bx	lr

08006a00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b083      	sub	sp, #12
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	460b      	mov	r3, r1
 8006a0a:	807b      	strh	r3, [r7, #2]
 8006a0c:	4613      	mov	r3, r2
 8006a0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006a10:	787b      	ldrb	r3, [r7, #1]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d003      	beq.n	8006a1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006a16:	887a      	ldrh	r2, [r7, #2]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006a1c:	e002      	b.n	8006a24 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006a1e:	887a      	ldrh	r2, [r7, #2]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006a24:	bf00      	nop
 8006a26:	370c      	adds	r7, #12
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2e:	4770      	bx	lr

08006a30 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b084      	sub	sp, #16
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a38:	2300      	movs	r3, #0
 8006a3a:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d101      	bne.n	8006a46 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 8006a42:	2301      	movs	r3, #1
 8006a44:	e0bb      	b.n	8006bbe <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006a4c:	b2db      	uxtb	r3, r3
 8006a4e:	2b05      	cmp	r3, #5
 8006a50:	d101      	bne.n	8006a56 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 8006a52:	2301      	movs	r3, #1
 8006a54:	e0b3      	b.n	8006bbe <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006a5c:	b2db      	uxtb	r3, r3
 8006a5e:	2b02      	cmp	r3, #2
 8006a60:	d101      	bne.n	8006a66 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8006a62:	2301      	movs	r3, #1
 8006a64:	e0ab      	b.n	8006bbe <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006a66:	4b58      	ldr	r3, [pc, #352]	@ (8006bc8 <HAL_OPAMP_Init+0x198>)
 8006a68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a6a:	4a57      	ldr	r2, [pc, #348]	@ (8006bc8 <HAL_OPAMP_Init+0x198>)
 8006a6c:	f043 0301 	orr.w	r3, r3, #1
 8006a70:	6613      	str	r3, [r2, #96]	@ 0x60
 8006a72:	4b55      	ldr	r3, [pc, #340]	@ (8006bc8 <HAL_OPAMP_Init+0x198>)
 8006a74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a76:	f003 0301 	and.w	r3, r3, #1
 8006a7a:	60bb      	str	r3, [r7, #8]
 8006a7c:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006a84:	b2db      	uxtb	r3, r3
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d103      	bne.n	8006a92 <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f7fb f868 	bl	8001b68 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	2b40      	cmp	r3, #64	@ 0x40
 8006a9e:	d003      	beq.n	8006aa8 <HAL_OPAMP_Init+0x78>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	689b      	ldr	r3, [r3, #8]
 8006aa4:	2b60      	cmp	r3, #96	@ 0x60
 8006aa6:	d133      	bne.n	8006b10 <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f023 0110 	bic.w	r1, r3, #16
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	430a      	orrs	r2, r1
 8006abc:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	681a      	ldr	r2, [r3, #0]
 8006ac4:	4b41      	ldr	r3, [pc, #260]	@ (8006bcc <HAL_OPAMP_Init+0x19c>)
 8006ac6:	4013      	ands	r3, r2
 8006ac8:	687a      	ldr	r2, [r7, #4]
 8006aca:	6851      	ldr	r1, [r2, #4]
 8006acc:	687a      	ldr	r2, [r7, #4]
 8006ace:	6892      	ldr	r2, [r2, #8]
 8006ad0:	4311      	orrs	r1, r2
 8006ad2:	687a      	ldr	r2, [r7, #4]
 8006ad4:	6912      	ldr	r2, [r2, #16]
 8006ad6:	430a      	orrs	r2, r1
 8006ad8:	6879      	ldr	r1, [r7, #4]
 8006ada:	7d09      	ldrb	r1, [r1, #20]
 8006adc:	2901      	cmp	r1, #1
 8006ade:	d102      	bne.n	8006ae6 <HAL_OPAMP_Init+0xb6>
 8006ae0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006ae4:	e000      	b.n	8006ae8 <HAL_OPAMP_Init+0xb8>
 8006ae6:	2100      	movs	r1, #0
 8006ae8:	4311      	orrs	r1, r2
 8006aea:	687a      	ldr	r2, [r7, #4]
 8006aec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006aee:	4311      	orrs	r1, r2
 8006af0:	687a      	ldr	r2, [r7, #4]
 8006af2:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006af4:	4311      	orrs	r1, r2
 8006af6:	687a      	ldr	r2, [r7, #4]
 8006af8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006afa:	04d2      	lsls	r2, r2, #19
 8006afc:	4311      	orrs	r1, r2
 8006afe:	687a      	ldr	r2, [r7, #4]
 8006b00:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006b02:	0612      	lsls	r2, r2, #24
 8006b04:	4311      	orrs	r1, r2
 8006b06:	687a      	ldr	r2, [r7, #4]
 8006b08:	6812      	ldr	r2, [r2, #0]
 8006b0a:	430b      	orrs	r3, r1
 8006b0c:	6013      	str	r3, [r2, #0]
 8006b0e:	e035      	b.n	8006b7c <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f023 0110 	bic.w	r1, r3, #16
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	430a      	orrs	r2, r1
 8006b24:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	4b27      	ldr	r3, [pc, #156]	@ (8006bcc <HAL_OPAMP_Init+0x19c>)
 8006b2e:	4013      	ands	r3, r2
 8006b30:	687a      	ldr	r2, [r7, #4]
 8006b32:	6851      	ldr	r1, [r2, #4]
 8006b34:	687a      	ldr	r2, [r7, #4]
 8006b36:	6892      	ldr	r2, [r2, #8]
 8006b38:	4311      	orrs	r1, r2
 8006b3a:	687a      	ldr	r2, [r7, #4]
 8006b3c:	68d2      	ldr	r2, [r2, #12]
 8006b3e:	4311      	orrs	r1, r2
 8006b40:	687a      	ldr	r2, [r7, #4]
 8006b42:	6912      	ldr	r2, [r2, #16]
 8006b44:	430a      	orrs	r2, r1
 8006b46:	6879      	ldr	r1, [r7, #4]
 8006b48:	7d09      	ldrb	r1, [r1, #20]
 8006b4a:	2901      	cmp	r1, #1
 8006b4c:	d102      	bne.n	8006b54 <HAL_OPAMP_Init+0x124>
 8006b4e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006b52:	e000      	b.n	8006b56 <HAL_OPAMP_Init+0x126>
 8006b54:	2100      	movs	r1, #0
 8006b56:	4311      	orrs	r1, r2
 8006b58:	687a      	ldr	r2, [r7, #4]
 8006b5a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006b5c:	4311      	orrs	r1, r2
 8006b5e:	687a      	ldr	r2, [r7, #4]
 8006b60:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006b62:	4311      	orrs	r1, r2
 8006b64:	687a      	ldr	r2, [r7, #4]
 8006b66:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006b68:	04d2      	lsls	r2, r2, #19
 8006b6a:	4311      	orrs	r1, r2
 8006b6c:	687a      	ldr	r2, [r7, #4]
 8006b6e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006b70:	0612      	lsls	r2, r2, #24
 8006b72:	4311      	orrs	r1, r2
 8006b74:	687a      	ldr	r2, [r7, #4]
 8006b76:	6812      	ldr	r2, [r2, #0]
 8006b78:	430b      	orrs	r3, r1
 8006b7a:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	699b      	ldr	r3, [r3, #24]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	db10      	blt.n	8006ba8 <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	699b      	ldr	r3, [r3, #24]
 8006b8c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	699a      	ldr	r2, [r3, #24]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	69db      	ldr	r3, [r3, #28]
 8006b98:	431a      	orrs	r2, r3
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6a1b      	ldr	r3, [r3, #32]
 8006b9e:	431a      	orrs	r2, r3
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	430a      	orrs	r2, r1
 8006ba6:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006bae:	b2db      	uxtb	r3, r3
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d103      	bne.n	8006bbc <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2201      	movs	r2, #1
 8006bb8:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 8006bbc:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3710      	adds	r7, #16
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}
 8006bc6:	bf00      	nop
 8006bc8:	40021000 	.word	0x40021000
 8006bcc:	e0003e11 	.word	0xe0003e11

08006bd0 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	b085      	sub	sp, #20
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006bd8:	2300      	movs	r3, #0
 8006bda:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d102      	bne.n	8006be8 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	73fb      	strb	r3, [r7, #15]
 8006be6:	e01d      	b.n	8006c24 <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006bee:	b2db      	uxtb	r3, r3
 8006bf0:	2b05      	cmp	r3, #5
 8006bf2:	d102      	bne.n	8006bfa <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	73fb      	strb	r3, [r7, #15]
 8006bf8:	e014      	b.n	8006c24 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006c00:	b2db      	uxtb	r3, r3
 8006c02:	2b01      	cmp	r3, #1
 8006c04:	d10c      	bne.n	8006c20 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	681a      	ldr	r2, [r3, #0]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f042 0201 	orr.w	r2, r2, #1
 8006c14:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2204      	movs	r2, #4
 8006c1a:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 8006c1e:	e001      	b.n	8006c24 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 8006c20:	2301      	movs	r3, #1
 8006c22:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 8006c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3714      	adds	r7, #20
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c30:	4770      	bx	lr
	...

08006c34 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006c34:	b480      	push	{r7}
 8006c36:	b085      	sub	sp, #20
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d141      	bne.n	8006cc6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006c42:	4b4b      	ldr	r3, [pc, #300]	@ (8006d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006c4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c4e:	d131      	bne.n	8006cb4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006c50:	4b47      	ldr	r3, [pc, #284]	@ (8006d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c56:	4a46      	ldr	r2, [pc, #280]	@ (8006d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c5c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006c60:	4b43      	ldr	r3, [pc, #268]	@ (8006d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006c68:	4a41      	ldr	r2, [pc, #260]	@ (8006d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c6a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006c6e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006c70:	4b40      	ldr	r3, [pc, #256]	@ (8006d74 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	2232      	movs	r2, #50	@ 0x32
 8006c76:	fb02 f303 	mul.w	r3, r2, r3
 8006c7a:	4a3f      	ldr	r2, [pc, #252]	@ (8006d78 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8006c80:	0c9b      	lsrs	r3, r3, #18
 8006c82:	3301      	adds	r3, #1
 8006c84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006c86:	e002      	b.n	8006c8e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	3b01      	subs	r3, #1
 8006c8c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006c8e:	4b38      	ldr	r3, [pc, #224]	@ (8006d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c90:	695b      	ldr	r3, [r3, #20]
 8006c92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c9a:	d102      	bne.n	8006ca2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d1f2      	bne.n	8006c88 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006ca2:	4b33      	ldr	r3, [pc, #204]	@ (8006d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ca4:	695b      	ldr	r3, [r3, #20]
 8006ca6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006caa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cae:	d158      	bne.n	8006d62 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006cb0:	2303      	movs	r3, #3
 8006cb2:	e057      	b.n	8006d64 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006cb4:	4b2e      	ldr	r3, [pc, #184]	@ (8006d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cba:	4a2d      	ldr	r2, [pc, #180]	@ (8006d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006cc0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006cc4:	e04d      	b.n	8006d62 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ccc:	d141      	bne.n	8006d52 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006cce:	4b28      	ldr	r3, [pc, #160]	@ (8006d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006cd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cda:	d131      	bne.n	8006d40 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006cdc:	4b24      	ldr	r3, [pc, #144]	@ (8006d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ce2:	4a23      	ldr	r2, [pc, #140]	@ (8006d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ce4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ce8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006cec:	4b20      	ldr	r3, [pc, #128]	@ (8006d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006cf4:	4a1e      	ldr	r2, [pc, #120]	@ (8006d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cf6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006cfa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006cfc:	4b1d      	ldr	r3, [pc, #116]	@ (8006d74 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	2232      	movs	r2, #50	@ 0x32
 8006d02:	fb02 f303 	mul.w	r3, r2, r3
 8006d06:	4a1c      	ldr	r2, [pc, #112]	@ (8006d78 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006d08:	fba2 2303 	umull	r2, r3, r2, r3
 8006d0c:	0c9b      	lsrs	r3, r3, #18
 8006d0e:	3301      	adds	r3, #1
 8006d10:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006d12:	e002      	b.n	8006d1a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	3b01      	subs	r3, #1
 8006d18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006d1a:	4b15      	ldr	r3, [pc, #84]	@ (8006d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d1c:	695b      	ldr	r3, [r3, #20]
 8006d1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d26:	d102      	bne.n	8006d2e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d1f2      	bne.n	8006d14 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006d2e:	4b10      	ldr	r3, [pc, #64]	@ (8006d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d30:	695b      	ldr	r3, [r3, #20]
 8006d32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d3a:	d112      	bne.n	8006d62 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006d3c:	2303      	movs	r3, #3
 8006d3e:	e011      	b.n	8006d64 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006d40:	4b0b      	ldr	r3, [pc, #44]	@ (8006d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d46:	4a0a      	ldr	r2, [pc, #40]	@ (8006d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d4c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006d50:	e007      	b.n	8006d62 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006d52:	4b07      	ldr	r3, [pc, #28]	@ (8006d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006d5a:	4a05      	ldr	r2, [pc, #20]	@ (8006d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d5c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006d60:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006d62:	2300      	movs	r3, #0
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	3714      	adds	r7, #20
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr
 8006d70:	40007000 	.word	0x40007000
 8006d74:	20000000 	.word	0x20000000
 8006d78:	431bde83 	.word	0x431bde83

08006d7c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006d80:	4b05      	ldr	r3, [pc, #20]	@ (8006d98 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006d82:	689b      	ldr	r3, [r3, #8]
 8006d84:	4a04      	ldr	r2, [pc, #16]	@ (8006d98 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006d86:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006d8a:	6093      	str	r3, [r2, #8]
}
 8006d8c:	bf00      	nop
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d94:	4770      	bx	lr
 8006d96:	bf00      	nop
 8006d98:	40007000 	.word	0x40007000

08006d9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b088      	sub	sp, #32
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d101      	bne.n	8006dae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006daa:	2301      	movs	r3, #1
 8006dac:	e2fe      	b.n	80073ac <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f003 0301 	and.w	r3, r3, #1
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d075      	beq.n	8006ea6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006dba:	4b97      	ldr	r3, [pc, #604]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	f003 030c 	and.w	r3, r3, #12
 8006dc2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006dc4:	4b94      	ldr	r3, [pc, #592]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006dc6:	68db      	ldr	r3, [r3, #12]
 8006dc8:	f003 0303 	and.w	r3, r3, #3
 8006dcc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006dce:	69bb      	ldr	r3, [r7, #24]
 8006dd0:	2b0c      	cmp	r3, #12
 8006dd2:	d102      	bne.n	8006dda <HAL_RCC_OscConfig+0x3e>
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	2b03      	cmp	r3, #3
 8006dd8:	d002      	beq.n	8006de0 <HAL_RCC_OscConfig+0x44>
 8006dda:	69bb      	ldr	r3, [r7, #24]
 8006ddc:	2b08      	cmp	r3, #8
 8006dde:	d10b      	bne.n	8006df8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006de0:	4b8d      	ldr	r3, [pc, #564]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d05b      	beq.n	8006ea4 <HAL_RCC_OscConfig+0x108>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	685b      	ldr	r3, [r3, #4]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d157      	bne.n	8006ea4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006df4:	2301      	movs	r3, #1
 8006df6:	e2d9      	b.n	80073ac <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e00:	d106      	bne.n	8006e10 <HAL_RCC_OscConfig+0x74>
 8006e02:	4b85      	ldr	r3, [pc, #532]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4a84      	ldr	r2, [pc, #528]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006e08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e0c:	6013      	str	r3, [r2, #0]
 8006e0e:	e01d      	b.n	8006e4c <HAL_RCC_OscConfig+0xb0>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006e18:	d10c      	bne.n	8006e34 <HAL_RCC_OscConfig+0x98>
 8006e1a:	4b7f      	ldr	r3, [pc, #508]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	4a7e      	ldr	r2, [pc, #504]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006e20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006e24:	6013      	str	r3, [r2, #0]
 8006e26:	4b7c      	ldr	r3, [pc, #496]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a7b      	ldr	r2, [pc, #492]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006e2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e30:	6013      	str	r3, [r2, #0]
 8006e32:	e00b      	b.n	8006e4c <HAL_RCC_OscConfig+0xb0>
 8006e34:	4b78      	ldr	r3, [pc, #480]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a77      	ldr	r2, [pc, #476]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006e3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e3e:	6013      	str	r3, [r2, #0]
 8006e40:	4b75      	ldr	r3, [pc, #468]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a74      	ldr	r2, [pc, #464]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006e46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d013      	beq.n	8006e7c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e54:	f7fb fc96 	bl	8002784 <HAL_GetTick>
 8006e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e5a:	e008      	b.n	8006e6e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e5c:	f7fb fc92 	bl	8002784 <HAL_GetTick>
 8006e60:	4602      	mov	r2, r0
 8006e62:	693b      	ldr	r3, [r7, #16]
 8006e64:	1ad3      	subs	r3, r2, r3
 8006e66:	2b64      	cmp	r3, #100	@ 0x64
 8006e68:	d901      	bls.n	8006e6e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006e6a:	2303      	movs	r3, #3
 8006e6c:	e29e      	b.n	80073ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e6e:	4b6a      	ldr	r3, [pc, #424]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d0f0      	beq.n	8006e5c <HAL_RCC_OscConfig+0xc0>
 8006e7a:	e014      	b.n	8006ea6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e7c:	f7fb fc82 	bl	8002784 <HAL_GetTick>
 8006e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006e82:	e008      	b.n	8006e96 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e84:	f7fb fc7e 	bl	8002784 <HAL_GetTick>
 8006e88:	4602      	mov	r2, r0
 8006e8a:	693b      	ldr	r3, [r7, #16]
 8006e8c:	1ad3      	subs	r3, r2, r3
 8006e8e:	2b64      	cmp	r3, #100	@ 0x64
 8006e90:	d901      	bls.n	8006e96 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006e92:	2303      	movs	r3, #3
 8006e94:	e28a      	b.n	80073ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006e96:	4b60      	ldr	r3, [pc, #384]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d1f0      	bne.n	8006e84 <HAL_RCC_OscConfig+0xe8>
 8006ea2:	e000      	b.n	8006ea6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ea4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f003 0302 	and.w	r3, r3, #2
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d075      	beq.n	8006f9e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006eb2:	4b59      	ldr	r3, [pc, #356]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006eb4:	689b      	ldr	r3, [r3, #8]
 8006eb6:	f003 030c 	and.w	r3, r3, #12
 8006eba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006ebc:	4b56      	ldr	r3, [pc, #344]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006ebe:	68db      	ldr	r3, [r3, #12]
 8006ec0:	f003 0303 	and.w	r3, r3, #3
 8006ec4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006ec6:	69bb      	ldr	r3, [r7, #24]
 8006ec8:	2b0c      	cmp	r3, #12
 8006eca:	d102      	bne.n	8006ed2 <HAL_RCC_OscConfig+0x136>
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	2b02      	cmp	r3, #2
 8006ed0:	d002      	beq.n	8006ed8 <HAL_RCC_OscConfig+0x13c>
 8006ed2:	69bb      	ldr	r3, [r7, #24]
 8006ed4:	2b04      	cmp	r3, #4
 8006ed6:	d11f      	bne.n	8006f18 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ed8:	4b4f      	ldr	r3, [pc, #316]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d005      	beq.n	8006ef0 <HAL_RCC_OscConfig+0x154>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	68db      	ldr	r3, [r3, #12]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d101      	bne.n	8006ef0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006eec:	2301      	movs	r3, #1
 8006eee:	e25d      	b.n	80073ac <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ef0:	4b49      	ldr	r3, [pc, #292]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	691b      	ldr	r3, [r3, #16]
 8006efc:	061b      	lsls	r3, r3, #24
 8006efe:	4946      	ldr	r1, [pc, #280]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006f00:	4313      	orrs	r3, r2
 8006f02:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006f04:	4b45      	ldr	r3, [pc, #276]	@ (800701c <HAL_RCC_OscConfig+0x280>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4618      	mov	r0, r3
 8006f0a:	f7fb fbef 	bl	80026ec <HAL_InitTick>
 8006f0e:	4603      	mov	r3, r0
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d043      	beq.n	8006f9c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006f14:	2301      	movs	r3, #1
 8006f16:	e249      	b.n	80073ac <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	68db      	ldr	r3, [r3, #12]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d023      	beq.n	8006f68 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006f20:	4b3d      	ldr	r3, [pc, #244]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a3c      	ldr	r2, [pc, #240]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006f26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f2c:	f7fb fc2a 	bl	8002784 <HAL_GetTick>
 8006f30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f32:	e008      	b.n	8006f46 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f34:	f7fb fc26 	bl	8002784 <HAL_GetTick>
 8006f38:	4602      	mov	r2, r0
 8006f3a:	693b      	ldr	r3, [r7, #16]
 8006f3c:	1ad3      	subs	r3, r2, r3
 8006f3e:	2b02      	cmp	r3, #2
 8006f40:	d901      	bls.n	8006f46 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006f42:	2303      	movs	r3, #3
 8006f44:	e232      	b.n	80073ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f46:	4b34      	ldr	r3, [pc, #208]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d0f0      	beq.n	8006f34 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f52:	4b31      	ldr	r3, [pc, #196]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006f54:	685b      	ldr	r3, [r3, #4]
 8006f56:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	691b      	ldr	r3, [r3, #16]
 8006f5e:	061b      	lsls	r3, r3, #24
 8006f60:	492d      	ldr	r1, [pc, #180]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006f62:	4313      	orrs	r3, r2
 8006f64:	604b      	str	r3, [r1, #4]
 8006f66:	e01a      	b.n	8006f9e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f68:	4b2b      	ldr	r3, [pc, #172]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4a2a      	ldr	r2, [pc, #168]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006f6e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f74:	f7fb fc06 	bl	8002784 <HAL_GetTick>
 8006f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006f7a:	e008      	b.n	8006f8e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f7c:	f7fb fc02 	bl	8002784 <HAL_GetTick>
 8006f80:	4602      	mov	r2, r0
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	1ad3      	subs	r3, r2, r3
 8006f86:	2b02      	cmp	r3, #2
 8006f88:	d901      	bls.n	8006f8e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006f8a:	2303      	movs	r3, #3
 8006f8c:	e20e      	b.n	80073ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006f8e:	4b22      	ldr	r3, [pc, #136]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d1f0      	bne.n	8006f7c <HAL_RCC_OscConfig+0x1e0>
 8006f9a:	e000      	b.n	8006f9e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006f9c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f003 0308 	and.w	r3, r3, #8
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d041      	beq.n	800702e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	695b      	ldr	r3, [r3, #20]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d01c      	beq.n	8006fec <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006fb2:	4b19      	ldr	r3, [pc, #100]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006fb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006fb8:	4a17      	ldr	r2, [pc, #92]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006fba:	f043 0301 	orr.w	r3, r3, #1
 8006fbe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fc2:	f7fb fbdf 	bl	8002784 <HAL_GetTick>
 8006fc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006fc8:	e008      	b.n	8006fdc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006fca:	f7fb fbdb 	bl	8002784 <HAL_GetTick>
 8006fce:	4602      	mov	r2, r0
 8006fd0:	693b      	ldr	r3, [r7, #16]
 8006fd2:	1ad3      	subs	r3, r2, r3
 8006fd4:	2b02      	cmp	r3, #2
 8006fd6:	d901      	bls.n	8006fdc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006fd8:	2303      	movs	r3, #3
 8006fda:	e1e7      	b.n	80073ac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006fdc:	4b0e      	ldr	r3, [pc, #56]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006fde:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006fe2:	f003 0302 	and.w	r3, r3, #2
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d0ef      	beq.n	8006fca <HAL_RCC_OscConfig+0x22e>
 8006fea:	e020      	b.n	800702e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006fec:	4b0a      	ldr	r3, [pc, #40]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006fee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ff2:	4a09      	ldr	r2, [pc, #36]	@ (8007018 <HAL_RCC_OscConfig+0x27c>)
 8006ff4:	f023 0301 	bic.w	r3, r3, #1
 8006ff8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ffc:	f7fb fbc2 	bl	8002784 <HAL_GetTick>
 8007000:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007002:	e00d      	b.n	8007020 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007004:	f7fb fbbe 	bl	8002784 <HAL_GetTick>
 8007008:	4602      	mov	r2, r0
 800700a:	693b      	ldr	r3, [r7, #16]
 800700c:	1ad3      	subs	r3, r2, r3
 800700e:	2b02      	cmp	r3, #2
 8007010:	d906      	bls.n	8007020 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007012:	2303      	movs	r3, #3
 8007014:	e1ca      	b.n	80073ac <HAL_RCC_OscConfig+0x610>
 8007016:	bf00      	nop
 8007018:	40021000 	.word	0x40021000
 800701c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007020:	4b8c      	ldr	r3, [pc, #560]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 8007022:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007026:	f003 0302 	and.w	r3, r3, #2
 800702a:	2b00      	cmp	r3, #0
 800702c:	d1ea      	bne.n	8007004 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f003 0304 	and.w	r3, r3, #4
 8007036:	2b00      	cmp	r3, #0
 8007038:	f000 80a6 	beq.w	8007188 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800703c:	2300      	movs	r3, #0
 800703e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007040:	4b84      	ldr	r3, [pc, #528]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 8007042:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007044:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007048:	2b00      	cmp	r3, #0
 800704a:	d101      	bne.n	8007050 <HAL_RCC_OscConfig+0x2b4>
 800704c:	2301      	movs	r3, #1
 800704e:	e000      	b.n	8007052 <HAL_RCC_OscConfig+0x2b6>
 8007050:	2300      	movs	r3, #0
 8007052:	2b00      	cmp	r3, #0
 8007054:	d00d      	beq.n	8007072 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007056:	4b7f      	ldr	r3, [pc, #508]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 8007058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800705a:	4a7e      	ldr	r2, [pc, #504]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 800705c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007060:	6593      	str	r3, [r2, #88]	@ 0x58
 8007062:	4b7c      	ldr	r3, [pc, #496]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 8007064:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007066:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800706a:	60fb      	str	r3, [r7, #12]
 800706c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800706e:	2301      	movs	r3, #1
 8007070:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007072:	4b79      	ldr	r3, [pc, #484]	@ (8007258 <HAL_RCC_OscConfig+0x4bc>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800707a:	2b00      	cmp	r3, #0
 800707c:	d118      	bne.n	80070b0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800707e:	4b76      	ldr	r3, [pc, #472]	@ (8007258 <HAL_RCC_OscConfig+0x4bc>)
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4a75      	ldr	r2, [pc, #468]	@ (8007258 <HAL_RCC_OscConfig+0x4bc>)
 8007084:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007088:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800708a:	f7fb fb7b 	bl	8002784 <HAL_GetTick>
 800708e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007090:	e008      	b.n	80070a4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007092:	f7fb fb77 	bl	8002784 <HAL_GetTick>
 8007096:	4602      	mov	r2, r0
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	1ad3      	subs	r3, r2, r3
 800709c:	2b02      	cmp	r3, #2
 800709e:	d901      	bls.n	80070a4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80070a0:	2303      	movs	r3, #3
 80070a2:	e183      	b.n	80073ac <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80070a4:	4b6c      	ldr	r3, [pc, #432]	@ (8007258 <HAL_RCC_OscConfig+0x4bc>)
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d0f0      	beq.n	8007092 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	689b      	ldr	r3, [r3, #8]
 80070b4:	2b01      	cmp	r3, #1
 80070b6:	d108      	bne.n	80070ca <HAL_RCC_OscConfig+0x32e>
 80070b8:	4b66      	ldr	r3, [pc, #408]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 80070ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070be:	4a65      	ldr	r2, [pc, #404]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 80070c0:	f043 0301 	orr.w	r3, r3, #1
 80070c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80070c8:	e024      	b.n	8007114 <HAL_RCC_OscConfig+0x378>
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	689b      	ldr	r3, [r3, #8]
 80070ce:	2b05      	cmp	r3, #5
 80070d0:	d110      	bne.n	80070f4 <HAL_RCC_OscConfig+0x358>
 80070d2:	4b60      	ldr	r3, [pc, #384]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 80070d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070d8:	4a5e      	ldr	r2, [pc, #376]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 80070da:	f043 0304 	orr.w	r3, r3, #4
 80070de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80070e2:	4b5c      	ldr	r3, [pc, #368]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 80070e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070e8:	4a5a      	ldr	r2, [pc, #360]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 80070ea:	f043 0301 	orr.w	r3, r3, #1
 80070ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80070f2:	e00f      	b.n	8007114 <HAL_RCC_OscConfig+0x378>
 80070f4:	4b57      	ldr	r3, [pc, #348]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 80070f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070fa:	4a56      	ldr	r2, [pc, #344]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 80070fc:	f023 0301 	bic.w	r3, r3, #1
 8007100:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007104:	4b53      	ldr	r3, [pc, #332]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 8007106:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800710a:	4a52      	ldr	r2, [pc, #328]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 800710c:	f023 0304 	bic.w	r3, r3, #4
 8007110:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	689b      	ldr	r3, [r3, #8]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d016      	beq.n	800714a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800711c:	f7fb fb32 	bl	8002784 <HAL_GetTick>
 8007120:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007122:	e00a      	b.n	800713a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007124:	f7fb fb2e 	bl	8002784 <HAL_GetTick>
 8007128:	4602      	mov	r2, r0
 800712a:	693b      	ldr	r3, [r7, #16]
 800712c:	1ad3      	subs	r3, r2, r3
 800712e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007132:	4293      	cmp	r3, r2
 8007134:	d901      	bls.n	800713a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007136:	2303      	movs	r3, #3
 8007138:	e138      	b.n	80073ac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800713a:	4b46      	ldr	r3, [pc, #280]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 800713c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007140:	f003 0302 	and.w	r3, r3, #2
 8007144:	2b00      	cmp	r3, #0
 8007146:	d0ed      	beq.n	8007124 <HAL_RCC_OscConfig+0x388>
 8007148:	e015      	b.n	8007176 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800714a:	f7fb fb1b 	bl	8002784 <HAL_GetTick>
 800714e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007150:	e00a      	b.n	8007168 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007152:	f7fb fb17 	bl	8002784 <HAL_GetTick>
 8007156:	4602      	mov	r2, r0
 8007158:	693b      	ldr	r3, [r7, #16]
 800715a:	1ad3      	subs	r3, r2, r3
 800715c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007160:	4293      	cmp	r3, r2
 8007162:	d901      	bls.n	8007168 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007164:	2303      	movs	r3, #3
 8007166:	e121      	b.n	80073ac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007168:	4b3a      	ldr	r3, [pc, #232]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 800716a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800716e:	f003 0302 	and.w	r3, r3, #2
 8007172:	2b00      	cmp	r3, #0
 8007174:	d1ed      	bne.n	8007152 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007176:	7ffb      	ldrb	r3, [r7, #31]
 8007178:	2b01      	cmp	r3, #1
 800717a:	d105      	bne.n	8007188 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800717c:	4b35      	ldr	r3, [pc, #212]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 800717e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007180:	4a34      	ldr	r2, [pc, #208]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 8007182:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007186:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f003 0320 	and.w	r3, r3, #32
 8007190:	2b00      	cmp	r3, #0
 8007192:	d03c      	beq.n	800720e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	699b      	ldr	r3, [r3, #24]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d01c      	beq.n	80071d6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800719c:	4b2d      	ldr	r3, [pc, #180]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 800719e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80071a2:	4a2c      	ldr	r2, [pc, #176]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 80071a4:	f043 0301 	orr.w	r3, r3, #1
 80071a8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071ac:	f7fb faea 	bl	8002784 <HAL_GetTick>
 80071b0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80071b2:	e008      	b.n	80071c6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80071b4:	f7fb fae6 	bl	8002784 <HAL_GetTick>
 80071b8:	4602      	mov	r2, r0
 80071ba:	693b      	ldr	r3, [r7, #16]
 80071bc:	1ad3      	subs	r3, r2, r3
 80071be:	2b02      	cmp	r3, #2
 80071c0:	d901      	bls.n	80071c6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80071c2:	2303      	movs	r3, #3
 80071c4:	e0f2      	b.n	80073ac <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80071c6:	4b23      	ldr	r3, [pc, #140]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 80071c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80071cc:	f003 0302 	and.w	r3, r3, #2
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d0ef      	beq.n	80071b4 <HAL_RCC_OscConfig+0x418>
 80071d4:	e01b      	b.n	800720e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80071d6:	4b1f      	ldr	r3, [pc, #124]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 80071d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80071dc:	4a1d      	ldr	r2, [pc, #116]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 80071de:	f023 0301 	bic.w	r3, r3, #1
 80071e2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071e6:	f7fb facd 	bl	8002784 <HAL_GetTick>
 80071ea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80071ec:	e008      	b.n	8007200 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80071ee:	f7fb fac9 	bl	8002784 <HAL_GetTick>
 80071f2:	4602      	mov	r2, r0
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	1ad3      	subs	r3, r2, r3
 80071f8:	2b02      	cmp	r3, #2
 80071fa:	d901      	bls.n	8007200 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80071fc:	2303      	movs	r3, #3
 80071fe:	e0d5      	b.n	80073ac <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007200:	4b14      	ldr	r3, [pc, #80]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 8007202:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007206:	f003 0302 	and.w	r3, r3, #2
 800720a:	2b00      	cmp	r3, #0
 800720c:	d1ef      	bne.n	80071ee <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	69db      	ldr	r3, [r3, #28]
 8007212:	2b00      	cmp	r3, #0
 8007214:	f000 80c9 	beq.w	80073aa <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007218:	4b0e      	ldr	r3, [pc, #56]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 800721a:	689b      	ldr	r3, [r3, #8]
 800721c:	f003 030c 	and.w	r3, r3, #12
 8007220:	2b0c      	cmp	r3, #12
 8007222:	f000 8083 	beq.w	800732c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	69db      	ldr	r3, [r3, #28]
 800722a:	2b02      	cmp	r3, #2
 800722c:	d15e      	bne.n	80072ec <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800722e:	4b09      	ldr	r3, [pc, #36]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4a08      	ldr	r2, [pc, #32]	@ (8007254 <HAL_RCC_OscConfig+0x4b8>)
 8007234:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007238:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800723a:	f7fb faa3 	bl	8002784 <HAL_GetTick>
 800723e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007240:	e00c      	b.n	800725c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007242:	f7fb fa9f 	bl	8002784 <HAL_GetTick>
 8007246:	4602      	mov	r2, r0
 8007248:	693b      	ldr	r3, [r7, #16]
 800724a:	1ad3      	subs	r3, r2, r3
 800724c:	2b02      	cmp	r3, #2
 800724e:	d905      	bls.n	800725c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007250:	2303      	movs	r3, #3
 8007252:	e0ab      	b.n	80073ac <HAL_RCC_OscConfig+0x610>
 8007254:	40021000 	.word	0x40021000
 8007258:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800725c:	4b55      	ldr	r3, [pc, #340]	@ (80073b4 <HAL_RCC_OscConfig+0x618>)
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007264:	2b00      	cmp	r3, #0
 8007266:	d1ec      	bne.n	8007242 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007268:	4b52      	ldr	r3, [pc, #328]	@ (80073b4 <HAL_RCC_OscConfig+0x618>)
 800726a:	68da      	ldr	r2, [r3, #12]
 800726c:	4b52      	ldr	r3, [pc, #328]	@ (80073b8 <HAL_RCC_OscConfig+0x61c>)
 800726e:	4013      	ands	r3, r2
 8007270:	687a      	ldr	r2, [r7, #4]
 8007272:	6a11      	ldr	r1, [r2, #32]
 8007274:	687a      	ldr	r2, [r7, #4]
 8007276:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007278:	3a01      	subs	r2, #1
 800727a:	0112      	lsls	r2, r2, #4
 800727c:	4311      	orrs	r1, r2
 800727e:	687a      	ldr	r2, [r7, #4]
 8007280:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007282:	0212      	lsls	r2, r2, #8
 8007284:	4311      	orrs	r1, r2
 8007286:	687a      	ldr	r2, [r7, #4]
 8007288:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800728a:	0852      	lsrs	r2, r2, #1
 800728c:	3a01      	subs	r2, #1
 800728e:	0552      	lsls	r2, r2, #21
 8007290:	4311      	orrs	r1, r2
 8007292:	687a      	ldr	r2, [r7, #4]
 8007294:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007296:	0852      	lsrs	r2, r2, #1
 8007298:	3a01      	subs	r2, #1
 800729a:	0652      	lsls	r2, r2, #25
 800729c:	4311      	orrs	r1, r2
 800729e:	687a      	ldr	r2, [r7, #4]
 80072a0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80072a2:	06d2      	lsls	r2, r2, #27
 80072a4:	430a      	orrs	r2, r1
 80072a6:	4943      	ldr	r1, [pc, #268]	@ (80073b4 <HAL_RCC_OscConfig+0x618>)
 80072a8:	4313      	orrs	r3, r2
 80072aa:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80072ac:	4b41      	ldr	r3, [pc, #260]	@ (80073b4 <HAL_RCC_OscConfig+0x618>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4a40      	ldr	r2, [pc, #256]	@ (80073b4 <HAL_RCC_OscConfig+0x618>)
 80072b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80072b6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80072b8:	4b3e      	ldr	r3, [pc, #248]	@ (80073b4 <HAL_RCC_OscConfig+0x618>)
 80072ba:	68db      	ldr	r3, [r3, #12]
 80072bc:	4a3d      	ldr	r2, [pc, #244]	@ (80073b4 <HAL_RCC_OscConfig+0x618>)
 80072be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80072c2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072c4:	f7fb fa5e 	bl	8002784 <HAL_GetTick>
 80072c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80072ca:	e008      	b.n	80072de <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072cc:	f7fb fa5a 	bl	8002784 <HAL_GetTick>
 80072d0:	4602      	mov	r2, r0
 80072d2:	693b      	ldr	r3, [r7, #16]
 80072d4:	1ad3      	subs	r3, r2, r3
 80072d6:	2b02      	cmp	r3, #2
 80072d8:	d901      	bls.n	80072de <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80072da:	2303      	movs	r3, #3
 80072dc:	e066      	b.n	80073ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80072de:	4b35      	ldr	r3, [pc, #212]	@ (80073b4 <HAL_RCC_OscConfig+0x618>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d0f0      	beq.n	80072cc <HAL_RCC_OscConfig+0x530>
 80072ea:	e05e      	b.n	80073aa <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072ec:	4b31      	ldr	r3, [pc, #196]	@ (80073b4 <HAL_RCC_OscConfig+0x618>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4a30      	ldr	r2, [pc, #192]	@ (80073b4 <HAL_RCC_OscConfig+0x618>)
 80072f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80072f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072f8:	f7fb fa44 	bl	8002784 <HAL_GetTick>
 80072fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80072fe:	e008      	b.n	8007312 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007300:	f7fb fa40 	bl	8002784 <HAL_GetTick>
 8007304:	4602      	mov	r2, r0
 8007306:	693b      	ldr	r3, [r7, #16]
 8007308:	1ad3      	subs	r3, r2, r3
 800730a:	2b02      	cmp	r3, #2
 800730c:	d901      	bls.n	8007312 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800730e:	2303      	movs	r3, #3
 8007310:	e04c      	b.n	80073ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007312:	4b28      	ldr	r3, [pc, #160]	@ (80073b4 <HAL_RCC_OscConfig+0x618>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800731a:	2b00      	cmp	r3, #0
 800731c:	d1f0      	bne.n	8007300 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800731e:	4b25      	ldr	r3, [pc, #148]	@ (80073b4 <HAL_RCC_OscConfig+0x618>)
 8007320:	68da      	ldr	r2, [r3, #12]
 8007322:	4924      	ldr	r1, [pc, #144]	@ (80073b4 <HAL_RCC_OscConfig+0x618>)
 8007324:	4b25      	ldr	r3, [pc, #148]	@ (80073bc <HAL_RCC_OscConfig+0x620>)
 8007326:	4013      	ands	r3, r2
 8007328:	60cb      	str	r3, [r1, #12]
 800732a:	e03e      	b.n	80073aa <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	69db      	ldr	r3, [r3, #28]
 8007330:	2b01      	cmp	r3, #1
 8007332:	d101      	bne.n	8007338 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007334:	2301      	movs	r3, #1
 8007336:	e039      	b.n	80073ac <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007338:	4b1e      	ldr	r3, [pc, #120]	@ (80073b4 <HAL_RCC_OscConfig+0x618>)
 800733a:	68db      	ldr	r3, [r3, #12]
 800733c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800733e:	697b      	ldr	r3, [r7, #20]
 8007340:	f003 0203 	and.w	r2, r3, #3
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6a1b      	ldr	r3, [r3, #32]
 8007348:	429a      	cmp	r2, r3
 800734a:	d12c      	bne.n	80073a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007356:	3b01      	subs	r3, #1
 8007358:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800735a:	429a      	cmp	r2, r3
 800735c:	d123      	bne.n	80073a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800735e:	697b      	ldr	r3, [r7, #20]
 8007360:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007368:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800736a:	429a      	cmp	r2, r3
 800736c:	d11b      	bne.n	80073a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007378:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800737a:	429a      	cmp	r2, r3
 800737c:	d113      	bne.n	80073a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007388:	085b      	lsrs	r3, r3, #1
 800738a:	3b01      	subs	r3, #1
 800738c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800738e:	429a      	cmp	r2, r3
 8007390:	d109      	bne.n	80073a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800739c:	085b      	lsrs	r3, r3, #1
 800739e:	3b01      	subs	r3, #1
 80073a0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80073a2:	429a      	cmp	r2, r3
 80073a4:	d001      	beq.n	80073aa <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80073a6:	2301      	movs	r3, #1
 80073a8:	e000      	b.n	80073ac <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80073aa:	2300      	movs	r3, #0
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3720      	adds	r7, #32
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}
 80073b4:	40021000 	.word	0x40021000
 80073b8:	019f800c 	.word	0x019f800c
 80073bc:	feeefffc 	.word	0xfeeefffc

080073c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b086      	sub	sp, #24
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
 80073c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80073ca:	2300      	movs	r3, #0
 80073cc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d101      	bne.n	80073d8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80073d4:	2301      	movs	r3, #1
 80073d6:	e11e      	b.n	8007616 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80073d8:	4b91      	ldr	r3, [pc, #580]	@ (8007620 <HAL_RCC_ClockConfig+0x260>)
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f003 030f 	and.w	r3, r3, #15
 80073e0:	683a      	ldr	r2, [r7, #0]
 80073e2:	429a      	cmp	r2, r3
 80073e4:	d910      	bls.n	8007408 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80073e6:	4b8e      	ldr	r3, [pc, #568]	@ (8007620 <HAL_RCC_ClockConfig+0x260>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f023 020f 	bic.w	r2, r3, #15
 80073ee:	498c      	ldr	r1, [pc, #560]	@ (8007620 <HAL_RCC_ClockConfig+0x260>)
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	4313      	orrs	r3, r2
 80073f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80073f6:	4b8a      	ldr	r3, [pc, #552]	@ (8007620 <HAL_RCC_ClockConfig+0x260>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f003 030f 	and.w	r3, r3, #15
 80073fe:	683a      	ldr	r2, [r7, #0]
 8007400:	429a      	cmp	r2, r3
 8007402:	d001      	beq.n	8007408 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007404:	2301      	movs	r3, #1
 8007406:	e106      	b.n	8007616 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f003 0301 	and.w	r3, r3, #1
 8007410:	2b00      	cmp	r3, #0
 8007412:	d073      	beq.n	80074fc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	2b03      	cmp	r3, #3
 800741a:	d129      	bne.n	8007470 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800741c:	4b81      	ldr	r3, [pc, #516]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007424:	2b00      	cmp	r3, #0
 8007426:	d101      	bne.n	800742c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007428:	2301      	movs	r3, #1
 800742a:	e0f4      	b.n	8007616 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800742c:	f000 f99e 	bl	800776c <RCC_GetSysClockFreqFromPLLSource>
 8007430:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	4a7c      	ldr	r2, [pc, #496]	@ (8007628 <HAL_RCC_ClockConfig+0x268>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d93f      	bls.n	80074ba <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800743a:	4b7a      	ldr	r3, [pc, #488]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 800743c:	689b      	ldr	r3, [r3, #8]
 800743e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007442:	2b00      	cmp	r3, #0
 8007444:	d009      	beq.n	800745a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800744e:	2b00      	cmp	r3, #0
 8007450:	d033      	beq.n	80074ba <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007456:	2b00      	cmp	r3, #0
 8007458:	d12f      	bne.n	80074ba <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800745a:	4b72      	ldr	r3, [pc, #456]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 800745c:	689b      	ldr	r3, [r3, #8]
 800745e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007462:	4a70      	ldr	r2, [pc, #448]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 8007464:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007468:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800746a:	2380      	movs	r3, #128	@ 0x80
 800746c:	617b      	str	r3, [r7, #20]
 800746e:	e024      	b.n	80074ba <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	685b      	ldr	r3, [r3, #4]
 8007474:	2b02      	cmp	r3, #2
 8007476:	d107      	bne.n	8007488 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007478:	4b6a      	ldr	r3, [pc, #424]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007480:	2b00      	cmp	r3, #0
 8007482:	d109      	bne.n	8007498 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007484:	2301      	movs	r3, #1
 8007486:	e0c6      	b.n	8007616 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007488:	4b66      	ldr	r3, [pc, #408]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007490:	2b00      	cmp	r3, #0
 8007492:	d101      	bne.n	8007498 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007494:	2301      	movs	r3, #1
 8007496:	e0be      	b.n	8007616 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007498:	f000 f8ce 	bl	8007638 <HAL_RCC_GetSysClockFreq>
 800749c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800749e:	693b      	ldr	r3, [r7, #16]
 80074a0:	4a61      	ldr	r2, [pc, #388]	@ (8007628 <HAL_RCC_ClockConfig+0x268>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d909      	bls.n	80074ba <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80074a6:	4b5f      	ldr	r3, [pc, #380]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 80074a8:	689b      	ldr	r3, [r3, #8]
 80074aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80074ae:	4a5d      	ldr	r2, [pc, #372]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 80074b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074b4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80074b6:	2380      	movs	r3, #128	@ 0x80
 80074b8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80074ba:	4b5a      	ldr	r3, [pc, #360]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 80074bc:	689b      	ldr	r3, [r3, #8]
 80074be:	f023 0203 	bic.w	r2, r3, #3
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	685b      	ldr	r3, [r3, #4]
 80074c6:	4957      	ldr	r1, [pc, #348]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 80074c8:	4313      	orrs	r3, r2
 80074ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074cc:	f7fb f95a 	bl	8002784 <HAL_GetTick>
 80074d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074d2:	e00a      	b.n	80074ea <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80074d4:	f7fb f956 	bl	8002784 <HAL_GetTick>
 80074d8:	4602      	mov	r2, r0
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	1ad3      	subs	r3, r2, r3
 80074de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d901      	bls.n	80074ea <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80074e6:	2303      	movs	r3, #3
 80074e8:	e095      	b.n	8007616 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074ea:	4b4e      	ldr	r3, [pc, #312]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	f003 020c 	and.w	r2, r3, #12
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	685b      	ldr	r3, [r3, #4]
 80074f6:	009b      	lsls	r3, r3, #2
 80074f8:	429a      	cmp	r2, r3
 80074fa:	d1eb      	bne.n	80074d4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f003 0302 	and.w	r3, r3, #2
 8007504:	2b00      	cmp	r3, #0
 8007506:	d023      	beq.n	8007550 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f003 0304 	and.w	r3, r3, #4
 8007510:	2b00      	cmp	r3, #0
 8007512:	d005      	beq.n	8007520 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007514:	4b43      	ldr	r3, [pc, #268]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 8007516:	689b      	ldr	r3, [r3, #8]
 8007518:	4a42      	ldr	r2, [pc, #264]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 800751a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800751e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f003 0308 	and.w	r3, r3, #8
 8007528:	2b00      	cmp	r3, #0
 800752a:	d007      	beq.n	800753c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800752c:	4b3d      	ldr	r3, [pc, #244]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 800752e:	689b      	ldr	r3, [r3, #8]
 8007530:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007534:	4a3b      	ldr	r2, [pc, #236]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 8007536:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800753a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800753c:	4b39      	ldr	r3, [pc, #228]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 800753e:	689b      	ldr	r3, [r3, #8]
 8007540:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	689b      	ldr	r3, [r3, #8]
 8007548:	4936      	ldr	r1, [pc, #216]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 800754a:	4313      	orrs	r3, r2
 800754c:	608b      	str	r3, [r1, #8]
 800754e:	e008      	b.n	8007562 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	2b80      	cmp	r3, #128	@ 0x80
 8007554:	d105      	bne.n	8007562 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007556:	4b33      	ldr	r3, [pc, #204]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 8007558:	689b      	ldr	r3, [r3, #8]
 800755a:	4a32      	ldr	r2, [pc, #200]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 800755c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007560:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007562:	4b2f      	ldr	r3, [pc, #188]	@ (8007620 <HAL_RCC_ClockConfig+0x260>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f003 030f 	and.w	r3, r3, #15
 800756a:	683a      	ldr	r2, [r7, #0]
 800756c:	429a      	cmp	r2, r3
 800756e:	d21d      	bcs.n	80075ac <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007570:	4b2b      	ldr	r3, [pc, #172]	@ (8007620 <HAL_RCC_ClockConfig+0x260>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f023 020f 	bic.w	r2, r3, #15
 8007578:	4929      	ldr	r1, [pc, #164]	@ (8007620 <HAL_RCC_ClockConfig+0x260>)
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	4313      	orrs	r3, r2
 800757e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007580:	f7fb f900 	bl	8002784 <HAL_GetTick>
 8007584:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007586:	e00a      	b.n	800759e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007588:	f7fb f8fc 	bl	8002784 <HAL_GetTick>
 800758c:	4602      	mov	r2, r0
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	1ad3      	subs	r3, r2, r3
 8007592:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007596:	4293      	cmp	r3, r2
 8007598:	d901      	bls.n	800759e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800759a:	2303      	movs	r3, #3
 800759c:	e03b      	b.n	8007616 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800759e:	4b20      	ldr	r3, [pc, #128]	@ (8007620 <HAL_RCC_ClockConfig+0x260>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f003 030f 	and.w	r3, r3, #15
 80075a6:	683a      	ldr	r2, [r7, #0]
 80075a8:	429a      	cmp	r2, r3
 80075aa:	d1ed      	bne.n	8007588 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f003 0304 	and.w	r3, r3, #4
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d008      	beq.n	80075ca <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80075b8:	4b1a      	ldr	r3, [pc, #104]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 80075ba:	689b      	ldr	r3, [r3, #8]
 80075bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	68db      	ldr	r3, [r3, #12]
 80075c4:	4917      	ldr	r1, [pc, #92]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 80075c6:	4313      	orrs	r3, r2
 80075c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f003 0308 	and.w	r3, r3, #8
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d009      	beq.n	80075ea <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80075d6:	4b13      	ldr	r3, [pc, #76]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 80075d8:	689b      	ldr	r3, [r3, #8]
 80075da:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	691b      	ldr	r3, [r3, #16]
 80075e2:	00db      	lsls	r3, r3, #3
 80075e4:	490f      	ldr	r1, [pc, #60]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 80075e6:	4313      	orrs	r3, r2
 80075e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80075ea:	f000 f825 	bl	8007638 <HAL_RCC_GetSysClockFreq>
 80075ee:	4602      	mov	r2, r0
 80075f0:	4b0c      	ldr	r3, [pc, #48]	@ (8007624 <HAL_RCC_ClockConfig+0x264>)
 80075f2:	689b      	ldr	r3, [r3, #8]
 80075f4:	091b      	lsrs	r3, r3, #4
 80075f6:	f003 030f 	and.w	r3, r3, #15
 80075fa:	490c      	ldr	r1, [pc, #48]	@ (800762c <HAL_RCC_ClockConfig+0x26c>)
 80075fc:	5ccb      	ldrb	r3, [r1, r3]
 80075fe:	f003 031f 	and.w	r3, r3, #31
 8007602:	fa22 f303 	lsr.w	r3, r2, r3
 8007606:	4a0a      	ldr	r2, [pc, #40]	@ (8007630 <HAL_RCC_ClockConfig+0x270>)
 8007608:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800760a:	4b0a      	ldr	r3, [pc, #40]	@ (8007634 <HAL_RCC_ClockConfig+0x274>)
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	4618      	mov	r0, r3
 8007610:	f7fb f86c 	bl	80026ec <HAL_InitTick>
 8007614:	4603      	mov	r3, r0
}
 8007616:	4618      	mov	r0, r3
 8007618:	3718      	adds	r7, #24
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}
 800761e:	bf00      	nop
 8007620:	40022000 	.word	0x40022000
 8007624:	40021000 	.word	0x40021000
 8007628:	04c4b400 	.word	0x04c4b400
 800762c:	08012788 	.word	0x08012788
 8007630:	20000000 	.word	0x20000000
 8007634:	20000004 	.word	0x20000004

08007638 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007638:	b480      	push	{r7}
 800763a:	b087      	sub	sp, #28
 800763c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800763e:	4b2c      	ldr	r3, [pc, #176]	@ (80076f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007640:	689b      	ldr	r3, [r3, #8]
 8007642:	f003 030c 	and.w	r3, r3, #12
 8007646:	2b04      	cmp	r3, #4
 8007648:	d102      	bne.n	8007650 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800764a:	4b2a      	ldr	r3, [pc, #168]	@ (80076f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800764c:	613b      	str	r3, [r7, #16]
 800764e:	e047      	b.n	80076e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007650:	4b27      	ldr	r3, [pc, #156]	@ (80076f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007652:	689b      	ldr	r3, [r3, #8]
 8007654:	f003 030c 	and.w	r3, r3, #12
 8007658:	2b08      	cmp	r3, #8
 800765a:	d102      	bne.n	8007662 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800765c:	4b26      	ldr	r3, [pc, #152]	@ (80076f8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800765e:	613b      	str	r3, [r7, #16]
 8007660:	e03e      	b.n	80076e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007662:	4b23      	ldr	r3, [pc, #140]	@ (80076f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007664:	689b      	ldr	r3, [r3, #8]
 8007666:	f003 030c 	and.w	r3, r3, #12
 800766a:	2b0c      	cmp	r3, #12
 800766c:	d136      	bne.n	80076dc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800766e:	4b20      	ldr	r3, [pc, #128]	@ (80076f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007670:	68db      	ldr	r3, [r3, #12]
 8007672:	f003 0303 	and.w	r3, r3, #3
 8007676:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007678:	4b1d      	ldr	r3, [pc, #116]	@ (80076f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800767a:	68db      	ldr	r3, [r3, #12]
 800767c:	091b      	lsrs	r3, r3, #4
 800767e:	f003 030f 	and.w	r3, r3, #15
 8007682:	3301      	adds	r3, #1
 8007684:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2b03      	cmp	r3, #3
 800768a:	d10c      	bne.n	80076a6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800768c:	4a1a      	ldr	r2, [pc, #104]	@ (80076f8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	fbb2 f3f3 	udiv	r3, r2, r3
 8007694:	4a16      	ldr	r2, [pc, #88]	@ (80076f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007696:	68d2      	ldr	r2, [r2, #12]
 8007698:	0a12      	lsrs	r2, r2, #8
 800769a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800769e:	fb02 f303 	mul.w	r3, r2, r3
 80076a2:	617b      	str	r3, [r7, #20]
      break;
 80076a4:	e00c      	b.n	80076c0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80076a6:	4a13      	ldr	r2, [pc, #76]	@ (80076f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80076ae:	4a10      	ldr	r2, [pc, #64]	@ (80076f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80076b0:	68d2      	ldr	r2, [r2, #12]
 80076b2:	0a12      	lsrs	r2, r2, #8
 80076b4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80076b8:	fb02 f303 	mul.w	r3, r2, r3
 80076bc:	617b      	str	r3, [r7, #20]
      break;
 80076be:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80076c0:	4b0b      	ldr	r3, [pc, #44]	@ (80076f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80076c2:	68db      	ldr	r3, [r3, #12]
 80076c4:	0e5b      	lsrs	r3, r3, #25
 80076c6:	f003 0303 	and.w	r3, r3, #3
 80076ca:	3301      	adds	r3, #1
 80076cc:	005b      	lsls	r3, r3, #1
 80076ce:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80076d0:	697a      	ldr	r2, [r7, #20]
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80076d8:	613b      	str	r3, [r7, #16]
 80076da:	e001      	b.n	80076e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80076dc:	2300      	movs	r3, #0
 80076de:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80076e0:	693b      	ldr	r3, [r7, #16]
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	371c      	adds	r7, #28
 80076e6:	46bd      	mov	sp, r7
 80076e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ec:	4770      	bx	lr
 80076ee:	bf00      	nop
 80076f0:	40021000 	.word	0x40021000
 80076f4:	00f42400 	.word	0x00f42400
 80076f8:	016e3600 	.word	0x016e3600

080076fc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80076fc:	b480      	push	{r7}
 80076fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007700:	4b03      	ldr	r3, [pc, #12]	@ (8007710 <HAL_RCC_GetHCLKFreq+0x14>)
 8007702:	681b      	ldr	r3, [r3, #0]
}
 8007704:	4618      	mov	r0, r3
 8007706:	46bd      	mov	sp, r7
 8007708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770c:	4770      	bx	lr
 800770e:	bf00      	nop
 8007710:	20000000 	.word	0x20000000

08007714 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007718:	f7ff fff0 	bl	80076fc <HAL_RCC_GetHCLKFreq>
 800771c:	4602      	mov	r2, r0
 800771e:	4b06      	ldr	r3, [pc, #24]	@ (8007738 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007720:	689b      	ldr	r3, [r3, #8]
 8007722:	0a1b      	lsrs	r3, r3, #8
 8007724:	f003 0307 	and.w	r3, r3, #7
 8007728:	4904      	ldr	r1, [pc, #16]	@ (800773c <HAL_RCC_GetPCLK1Freq+0x28>)
 800772a:	5ccb      	ldrb	r3, [r1, r3]
 800772c:	f003 031f 	and.w	r3, r3, #31
 8007730:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007734:	4618      	mov	r0, r3
 8007736:	bd80      	pop	{r7, pc}
 8007738:	40021000 	.word	0x40021000
 800773c:	08012798 	.word	0x08012798

08007740 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007744:	f7ff ffda 	bl	80076fc <HAL_RCC_GetHCLKFreq>
 8007748:	4602      	mov	r2, r0
 800774a:	4b06      	ldr	r3, [pc, #24]	@ (8007764 <HAL_RCC_GetPCLK2Freq+0x24>)
 800774c:	689b      	ldr	r3, [r3, #8]
 800774e:	0adb      	lsrs	r3, r3, #11
 8007750:	f003 0307 	and.w	r3, r3, #7
 8007754:	4904      	ldr	r1, [pc, #16]	@ (8007768 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007756:	5ccb      	ldrb	r3, [r1, r3]
 8007758:	f003 031f 	and.w	r3, r3, #31
 800775c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007760:	4618      	mov	r0, r3
 8007762:	bd80      	pop	{r7, pc}
 8007764:	40021000 	.word	0x40021000
 8007768:	08012798 	.word	0x08012798

0800776c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800776c:	b480      	push	{r7}
 800776e:	b087      	sub	sp, #28
 8007770:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007772:	4b1e      	ldr	r3, [pc, #120]	@ (80077ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007774:	68db      	ldr	r3, [r3, #12]
 8007776:	f003 0303 	and.w	r3, r3, #3
 800777a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800777c:	4b1b      	ldr	r3, [pc, #108]	@ (80077ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800777e:	68db      	ldr	r3, [r3, #12]
 8007780:	091b      	lsrs	r3, r3, #4
 8007782:	f003 030f 	and.w	r3, r3, #15
 8007786:	3301      	adds	r3, #1
 8007788:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	2b03      	cmp	r3, #3
 800778e:	d10c      	bne.n	80077aa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007790:	4a17      	ldr	r2, [pc, #92]	@ (80077f0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	fbb2 f3f3 	udiv	r3, r2, r3
 8007798:	4a14      	ldr	r2, [pc, #80]	@ (80077ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800779a:	68d2      	ldr	r2, [r2, #12]
 800779c:	0a12      	lsrs	r2, r2, #8
 800779e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80077a2:	fb02 f303 	mul.w	r3, r2, r3
 80077a6:	617b      	str	r3, [r7, #20]
    break;
 80077a8:	e00c      	b.n	80077c4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80077aa:	4a12      	ldr	r2, [pc, #72]	@ (80077f4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80077b2:	4a0e      	ldr	r2, [pc, #56]	@ (80077ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80077b4:	68d2      	ldr	r2, [r2, #12]
 80077b6:	0a12      	lsrs	r2, r2, #8
 80077b8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80077bc:	fb02 f303 	mul.w	r3, r2, r3
 80077c0:	617b      	str	r3, [r7, #20]
    break;
 80077c2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80077c4:	4b09      	ldr	r3, [pc, #36]	@ (80077ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80077c6:	68db      	ldr	r3, [r3, #12]
 80077c8:	0e5b      	lsrs	r3, r3, #25
 80077ca:	f003 0303 	and.w	r3, r3, #3
 80077ce:	3301      	adds	r3, #1
 80077d0:	005b      	lsls	r3, r3, #1
 80077d2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80077d4:	697a      	ldr	r2, [r7, #20]
 80077d6:	68bb      	ldr	r3, [r7, #8]
 80077d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80077dc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80077de:	687b      	ldr	r3, [r7, #4]
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	371c      	adds	r7, #28
 80077e4:	46bd      	mov	sp, r7
 80077e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ea:	4770      	bx	lr
 80077ec:	40021000 	.word	0x40021000
 80077f0:	016e3600 	.word	0x016e3600
 80077f4:	00f42400 	.word	0x00f42400

080077f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b086      	sub	sp, #24
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007800:	2300      	movs	r3, #0
 8007802:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007804:	2300      	movs	r3, #0
 8007806:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007810:	2b00      	cmp	r3, #0
 8007812:	f000 8098 	beq.w	8007946 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007816:	2300      	movs	r3, #0
 8007818:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800781a:	4b43      	ldr	r3, [pc, #268]	@ (8007928 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800781c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800781e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007822:	2b00      	cmp	r3, #0
 8007824:	d10d      	bne.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007826:	4b40      	ldr	r3, [pc, #256]	@ (8007928 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007828:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800782a:	4a3f      	ldr	r2, [pc, #252]	@ (8007928 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800782c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007830:	6593      	str	r3, [r2, #88]	@ 0x58
 8007832:	4b3d      	ldr	r3, [pc, #244]	@ (8007928 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007834:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007836:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800783a:	60bb      	str	r3, [r7, #8]
 800783c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800783e:	2301      	movs	r3, #1
 8007840:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007842:	4b3a      	ldr	r3, [pc, #232]	@ (800792c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	4a39      	ldr	r2, [pc, #228]	@ (800792c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007848:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800784c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800784e:	f7fa ff99 	bl	8002784 <HAL_GetTick>
 8007852:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007854:	e009      	b.n	800786a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007856:	f7fa ff95 	bl	8002784 <HAL_GetTick>
 800785a:	4602      	mov	r2, r0
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	1ad3      	subs	r3, r2, r3
 8007860:	2b02      	cmp	r3, #2
 8007862:	d902      	bls.n	800786a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007864:	2303      	movs	r3, #3
 8007866:	74fb      	strb	r3, [r7, #19]
        break;
 8007868:	e005      	b.n	8007876 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800786a:	4b30      	ldr	r3, [pc, #192]	@ (800792c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007872:	2b00      	cmp	r3, #0
 8007874:	d0ef      	beq.n	8007856 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007876:	7cfb      	ldrb	r3, [r7, #19]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d159      	bne.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800787c:	4b2a      	ldr	r3, [pc, #168]	@ (8007928 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800787e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007882:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007886:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d01e      	beq.n	80078cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007892:	697a      	ldr	r2, [r7, #20]
 8007894:	429a      	cmp	r2, r3
 8007896:	d019      	beq.n	80078cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007898:	4b23      	ldr	r3, [pc, #140]	@ (8007928 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800789a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800789e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80078a2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80078a4:	4b20      	ldr	r3, [pc, #128]	@ (8007928 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078aa:	4a1f      	ldr	r2, [pc, #124]	@ (8007928 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80078b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80078b4:	4b1c      	ldr	r3, [pc, #112]	@ (8007928 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078ba:	4a1b      	ldr	r2, [pc, #108]	@ (8007928 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80078c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80078c4:	4a18      	ldr	r2, [pc, #96]	@ (8007928 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078c6:	697b      	ldr	r3, [r7, #20]
 80078c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80078cc:	697b      	ldr	r3, [r7, #20]
 80078ce:	f003 0301 	and.w	r3, r3, #1
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d016      	beq.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078d6:	f7fa ff55 	bl	8002784 <HAL_GetTick>
 80078da:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80078dc:	e00b      	b.n	80078f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078de:	f7fa ff51 	bl	8002784 <HAL_GetTick>
 80078e2:	4602      	mov	r2, r0
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	1ad3      	subs	r3, r2, r3
 80078e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d902      	bls.n	80078f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80078f0:	2303      	movs	r3, #3
 80078f2:	74fb      	strb	r3, [r7, #19]
            break;
 80078f4:	e006      	b.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80078f6:	4b0c      	ldr	r3, [pc, #48]	@ (8007928 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078fc:	f003 0302 	and.w	r3, r3, #2
 8007900:	2b00      	cmp	r3, #0
 8007902:	d0ec      	beq.n	80078de <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007904:	7cfb      	ldrb	r3, [r7, #19]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d10b      	bne.n	8007922 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800790a:	4b07      	ldr	r3, [pc, #28]	@ (8007928 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800790c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007910:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007918:	4903      	ldr	r1, [pc, #12]	@ (8007928 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800791a:	4313      	orrs	r3, r2
 800791c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007920:	e008      	b.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007922:	7cfb      	ldrb	r3, [r7, #19]
 8007924:	74bb      	strb	r3, [r7, #18]
 8007926:	e005      	b.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007928:	40021000 	.word	0x40021000
 800792c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007930:	7cfb      	ldrb	r3, [r7, #19]
 8007932:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007934:	7c7b      	ldrb	r3, [r7, #17]
 8007936:	2b01      	cmp	r3, #1
 8007938:	d105      	bne.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800793a:	4ba6      	ldr	r3, [pc, #664]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800793c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800793e:	4aa5      	ldr	r2, [pc, #660]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007940:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007944:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f003 0301 	and.w	r3, r3, #1
 800794e:	2b00      	cmp	r3, #0
 8007950:	d00a      	beq.n	8007968 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007952:	4ba0      	ldr	r3, [pc, #640]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007954:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007958:	f023 0203 	bic.w	r2, r3, #3
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	685b      	ldr	r3, [r3, #4]
 8007960:	499c      	ldr	r1, [pc, #624]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007962:	4313      	orrs	r3, r2
 8007964:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f003 0302 	and.w	r3, r3, #2
 8007970:	2b00      	cmp	r3, #0
 8007972:	d00a      	beq.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007974:	4b97      	ldr	r3, [pc, #604]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007976:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800797a:	f023 020c 	bic.w	r2, r3, #12
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	689b      	ldr	r3, [r3, #8]
 8007982:	4994      	ldr	r1, [pc, #592]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007984:	4313      	orrs	r3, r2
 8007986:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f003 0304 	and.w	r3, r3, #4
 8007992:	2b00      	cmp	r3, #0
 8007994:	d00a      	beq.n	80079ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007996:	4b8f      	ldr	r3, [pc, #572]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007998:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800799c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	68db      	ldr	r3, [r3, #12]
 80079a4:	498b      	ldr	r1, [pc, #556]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079a6:	4313      	orrs	r3, r2
 80079a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f003 0308 	and.w	r3, r3, #8
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d00a      	beq.n	80079ce <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80079b8:	4b86      	ldr	r3, [pc, #536]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079be:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	691b      	ldr	r3, [r3, #16]
 80079c6:	4983      	ldr	r1, [pc, #524]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079c8:	4313      	orrs	r3, r2
 80079ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f003 0320 	and.w	r3, r3, #32
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d00a      	beq.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80079da:	4b7e      	ldr	r3, [pc, #504]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079e0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	695b      	ldr	r3, [r3, #20]
 80079e8:	497a      	ldr	r1, [pc, #488]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079ea:	4313      	orrs	r3, r2
 80079ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d00a      	beq.n	8007a12 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80079fc:	4b75      	ldr	r3, [pc, #468]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a02:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	699b      	ldr	r3, [r3, #24]
 8007a0a:	4972      	ldr	r1, [pc, #456]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d00a      	beq.n	8007a34 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007a1e:	4b6d      	ldr	r3, [pc, #436]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a24:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	69db      	ldr	r3, [r3, #28]
 8007a2c:	4969      	ldr	r1, [pc, #420]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a2e:	4313      	orrs	r3, r2
 8007a30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d00a      	beq.n	8007a56 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007a40:	4b64      	ldr	r3, [pc, #400]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a46:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6a1b      	ldr	r3, [r3, #32]
 8007a4e:	4961      	ldr	r1, [pc, #388]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a50:	4313      	orrs	r3, r2
 8007a52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d00a      	beq.n	8007a78 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007a62:	4b5c      	ldr	r3, [pc, #368]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a68:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a70:	4958      	ldr	r1, [pc, #352]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a72:	4313      	orrs	r3, r2
 8007a74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d015      	beq.n	8007ab0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007a84:	4b53      	ldr	r3, [pc, #332]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a8a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a92:	4950      	ldr	r1, [pc, #320]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a94:	4313      	orrs	r3, r2
 8007a96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007aa2:	d105      	bne.n	8007ab0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007aa4:	4b4b      	ldr	r3, [pc, #300]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007aa6:	68db      	ldr	r3, [r3, #12]
 8007aa8:	4a4a      	ldr	r2, [pc, #296]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007aaa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007aae:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d015      	beq.n	8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007abc:	4b45      	ldr	r3, [pc, #276]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ac2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007aca:	4942      	ldr	r1, [pc, #264]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007acc:	4313      	orrs	r3, r2
 8007ace:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ad6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007ada:	d105      	bne.n	8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007adc:	4b3d      	ldr	r3, [pc, #244]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ade:	68db      	ldr	r3, [r3, #12]
 8007ae0:	4a3c      	ldr	r2, [pc, #240]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ae2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007ae6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d015      	beq.n	8007b20 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007af4:	4b37      	ldr	r3, [pc, #220]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007afa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b02:	4934      	ldr	r1, [pc, #208]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b04:	4313      	orrs	r3, r2
 8007b06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b12:	d105      	bne.n	8007b20 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b14:	4b2f      	ldr	r3, [pc, #188]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b16:	68db      	ldr	r3, [r3, #12]
 8007b18:	4a2e      	ldr	r2, [pc, #184]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007b1e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d015      	beq.n	8007b58 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007b2c:	4b29      	ldr	r3, [pc, #164]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b32:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b3a:	4926      	ldr	r1, [pc, #152]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b3c:	4313      	orrs	r3, r2
 8007b3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b4a:	d105      	bne.n	8007b58 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b4c:	4b21      	ldr	r3, [pc, #132]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b4e:	68db      	ldr	r3, [r3, #12]
 8007b50:	4a20      	ldr	r2, [pc, #128]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007b56:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d015      	beq.n	8007b90 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007b64:	4b1b      	ldr	r3, [pc, #108]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b6a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b72:	4918      	ldr	r1, [pc, #96]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b74:	4313      	orrs	r3, r2
 8007b76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b82:	d105      	bne.n	8007b90 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b84:	4b13      	ldr	r3, [pc, #76]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b86:	68db      	ldr	r3, [r3, #12]
 8007b88:	4a12      	ldr	r2, [pc, #72]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007b8e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d015      	beq.n	8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007b9c:	4b0d      	ldr	r3, [pc, #52]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ba2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007baa:	490a      	ldr	r1, [pc, #40]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007bac:	4313      	orrs	r3, r2
 8007bae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bb6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007bba:	d105      	bne.n	8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007bbc:	4b05      	ldr	r3, [pc, #20]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007bbe:	68db      	ldr	r3, [r3, #12]
 8007bc0:	4a04      	ldr	r2, [pc, #16]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007bc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007bc6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007bc8:	7cbb      	ldrb	r3, [r7, #18]
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	3718      	adds	r7, #24
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}
 8007bd2:	bf00      	nop
 8007bd4:	40021000 	.word	0x40021000

08007bd8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b084      	sub	sp, #16
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d101      	bne.n	8007bea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007be6:	2301      	movs	r3, #1
 8007be8:	e09d      	b.n	8007d26 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d108      	bne.n	8007c04 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007bfa:	d009      	beq.n	8007c10 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	61da      	str	r2, [r3, #28]
 8007c02:	e005      	b.n	8007c10 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2200      	movs	r2, #0
 8007c08:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2200      	movs	r2, #0
 8007c14:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007c1c:	b2db      	uxtb	r3, r3
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d106      	bne.n	8007c30 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2200      	movs	r2, #0
 8007c26:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f7fa f850 	bl	8001cd0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2202      	movs	r2, #2
 8007c34:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	681a      	ldr	r2, [r3, #0]
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c46:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	68db      	ldr	r3, [r3, #12]
 8007c4c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007c50:	d902      	bls.n	8007c58 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007c52:	2300      	movs	r3, #0
 8007c54:	60fb      	str	r3, [r7, #12]
 8007c56:	e002      	b.n	8007c5e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007c58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007c5c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	68db      	ldr	r3, [r3, #12]
 8007c62:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007c66:	d007      	beq.n	8007c78 <HAL_SPI_Init+0xa0>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	68db      	ldr	r3, [r3, #12]
 8007c6c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007c70:	d002      	beq.n	8007c78 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2200      	movs	r2, #0
 8007c76:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	685b      	ldr	r3, [r3, #4]
 8007c7c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	689b      	ldr	r3, [r3, #8]
 8007c84:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007c88:	431a      	orrs	r2, r3
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	691b      	ldr	r3, [r3, #16]
 8007c8e:	f003 0302 	and.w	r3, r3, #2
 8007c92:	431a      	orrs	r2, r3
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	695b      	ldr	r3, [r3, #20]
 8007c98:	f003 0301 	and.w	r3, r3, #1
 8007c9c:	431a      	orrs	r2, r3
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	699b      	ldr	r3, [r3, #24]
 8007ca2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ca6:	431a      	orrs	r2, r3
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	69db      	ldr	r3, [r3, #28]
 8007cac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007cb0:	431a      	orrs	r2, r3
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6a1b      	ldr	r3, [r3, #32]
 8007cb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cba:	ea42 0103 	orr.w	r1, r2, r3
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cc2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	430a      	orrs	r2, r1
 8007ccc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	699b      	ldr	r3, [r3, #24]
 8007cd2:	0c1b      	lsrs	r3, r3, #16
 8007cd4:	f003 0204 	and.w	r2, r3, #4
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cdc:	f003 0310 	and.w	r3, r3, #16
 8007ce0:	431a      	orrs	r2, r3
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ce6:	f003 0308 	and.w	r3, r3, #8
 8007cea:	431a      	orrs	r2, r3
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	68db      	ldr	r3, [r3, #12]
 8007cf0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007cf4:	ea42 0103 	orr.w	r1, r2, r3
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	430a      	orrs	r2, r1
 8007d04:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	69da      	ldr	r2, [r3, #28]
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007d14:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2200      	movs	r2, #0
 8007d1a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2201      	movs	r2, #1
 8007d20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007d24:	2300      	movs	r3, #0
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3710      	adds	r7, #16
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	bd80      	pop	{r7, pc}

08007d2e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007d2e:	b580      	push	{r7, lr}
 8007d30:	b08a      	sub	sp, #40	@ 0x28
 8007d32:	af00      	add	r7, sp, #0
 8007d34:	60f8      	str	r0, [r7, #12]
 8007d36:	60b9      	str	r1, [r7, #8]
 8007d38:	607a      	str	r2, [r7, #4]
 8007d3a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007d3c:	2301      	movs	r3, #1
 8007d3e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007d40:	2300      	movs	r3, #0
 8007d42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007d4c:	2b01      	cmp	r3, #1
 8007d4e:	d101      	bne.n	8007d54 <HAL_SPI_TransmitReceive+0x26>
 8007d50:	2302      	movs	r3, #2
 8007d52:	e20a      	b.n	800816a <HAL_SPI_TransmitReceive+0x43c>
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2201      	movs	r2, #1
 8007d58:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007d5c:	f7fa fd12 	bl	8002784 <HAL_GetTick>
 8007d60:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007d68:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	685b      	ldr	r3, [r3, #4]
 8007d6e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8007d70:	887b      	ldrh	r3, [r7, #2]
 8007d72:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8007d74:	887b      	ldrh	r3, [r7, #2]
 8007d76:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007d78:	7efb      	ldrb	r3, [r7, #27]
 8007d7a:	2b01      	cmp	r3, #1
 8007d7c:	d00e      	beq.n	8007d9c <HAL_SPI_TransmitReceive+0x6e>
 8007d7e:	697b      	ldr	r3, [r7, #20]
 8007d80:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007d84:	d106      	bne.n	8007d94 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	689b      	ldr	r3, [r3, #8]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d102      	bne.n	8007d94 <HAL_SPI_TransmitReceive+0x66>
 8007d8e:	7efb      	ldrb	r3, [r7, #27]
 8007d90:	2b04      	cmp	r3, #4
 8007d92:	d003      	beq.n	8007d9c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8007d94:	2302      	movs	r3, #2
 8007d96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8007d9a:	e1e0      	b.n	800815e <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d005      	beq.n	8007dae <HAL_SPI_TransmitReceive+0x80>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d002      	beq.n	8007dae <HAL_SPI_TransmitReceive+0x80>
 8007da8:	887b      	ldrh	r3, [r7, #2]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d103      	bne.n	8007db6 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8007dae:	2301      	movs	r3, #1
 8007db0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8007db4:	e1d3      	b.n	800815e <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007dbc:	b2db      	uxtb	r3, r3
 8007dbe:	2b04      	cmp	r3, #4
 8007dc0:	d003      	beq.n	8007dca <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	2205      	movs	r2, #5
 8007dc6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	2200      	movs	r2, #0
 8007dce:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	687a      	ldr	r2, [r7, #4]
 8007dd4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	887a      	ldrh	r2, [r7, #2]
 8007dda:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	887a      	ldrh	r2, [r7, #2]
 8007de2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	68ba      	ldr	r2, [r7, #8]
 8007dea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	887a      	ldrh	r2, [r7, #2]
 8007df0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	887a      	ldrh	r2, [r7, #2]
 8007df6:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2200      	movs	r2, #0
 8007e02:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	68db      	ldr	r3, [r3, #12]
 8007e08:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007e0c:	d802      	bhi.n	8007e14 <HAL_SPI_TransmitReceive+0xe6>
 8007e0e:	8a3b      	ldrh	r3, [r7, #16]
 8007e10:	2b01      	cmp	r3, #1
 8007e12:	d908      	bls.n	8007e26 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	685a      	ldr	r2, [r3, #4]
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007e22:	605a      	str	r2, [r3, #4]
 8007e24:	e007      	b.n	8007e36 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	685a      	ldr	r2, [r3, #4]
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007e34:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e40:	2b40      	cmp	r3, #64	@ 0x40
 8007e42:	d007      	beq.n	8007e54 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	681a      	ldr	r2, [r3, #0]
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e52:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	68db      	ldr	r3, [r3, #12]
 8007e58:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007e5c:	f240 8081 	bls.w	8007f62 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	685b      	ldr	r3, [r3, #4]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d002      	beq.n	8007e6e <HAL_SPI_TransmitReceive+0x140>
 8007e68:	8a7b      	ldrh	r3, [r7, #18]
 8007e6a:	2b01      	cmp	r3, #1
 8007e6c:	d16d      	bne.n	8007f4a <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e72:	881a      	ldrh	r2, [r3, #0]
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e7e:	1c9a      	adds	r2, r3, #2
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e88:	b29b      	uxth	r3, r3
 8007e8a:	3b01      	subs	r3, #1
 8007e8c:	b29a      	uxth	r2, r3
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e92:	e05a      	b.n	8007f4a <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	689b      	ldr	r3, [r3, #8]
 8007e9a:	f003 0302 	and.w	r3, r3, #2
 8007e9e:	2b02      	cmp	r3, #2
 8007ea0:	d11b      	bne.n	8007eda <HAL_SPI_TransmitReceive+0x1ac>
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ea6:	b29b      	uxth	r3, r3
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d016      	beq.n	8007eda <HAL_SPI_TransmitReceive+0x1ac>
 8007eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eae:	2b01      	cmp	r3, #1
 8007eb0:	d113      	bne.n	8007eda <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eb6:	881a      	ldrh	r2, [r3, #0]
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ec2:	1c9a      	adds	r2, r3, #2
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ecc:	b29b      	uxth	r3, r3
 8007ece:	3b01      	subs	r3, #1
 8007ed0:	b29a      	uxth	r2, r3
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	689b      	ldr	r3, [r3, #8]
 8007ee0:	f003 0301 	and.w	r3, r3, #1
 8007ee4:	2b01      	cmp	r3, #1
 8007ee6:	d11c      	bne.n	8007f22 <HAL_SPI_TransmitReceive+0x1f4>
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007eee:	b29b      	uxth	r3, r3
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d016      	beq.n	8007f22 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	68da      	ldr	r2, [r3, #12]
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007efe:	b292      	uxth	r2, r2
 8007f00:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f06:	1c9a      	adds	r2, r3, #2
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007f12:	b29b      	uxth	r3, r3
 8007f14:	3b01      	subs	r3, #1
 8007f16:	b29a      	uxth	r2, r3
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007f1e:	2301      	movs	r3, #1
 8007f20:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007f22:	f7fa fc2f 	bl	8002784 <HAL_GetTick>
 8007f26:	4602      	mov	r2, r0
 8007f28:	69fb      	ldr	r3, [r7, #28]
 8007f2a:	1ad3      	subs	r3, r2, r3
 8007f2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f2e:	429a      	cmp	r2, r3
 8007f30:	d80b      	bhi.n	8007f4a <HAL_SPI_TransmitReceive+0x21c>
 8007f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f38:	d007      	beq.n	8007f4a <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8007f3a:	2303      	movs	r3, #3
 8007f3c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	2201      	movs	r2, #1
 8007f44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8007f48:	e109      	b.n	800815e <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f4e:	b29b      	uxth	r3, r3
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d19f      	bne.n	8007e94 <HAL_SPI_TransmitReceive+0x166>
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007f5a:	b29b      	uxth	r3, r3
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d199      	bne.n	8007e94 <HAL_SPI_TransmitReceive+0x166>
 8007f60:	e0e3      	b.n	800812a <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	685b      	ldr	r3, [r3, #4]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d003      	beq.n	8007f72 <HAL_SPI_TransmitReceive+0x244>
 8007f6a:	8a7b      	ldrh	r3, [r7, #18]
 8007f6c:	2b01      	cmp	r3, #1
 8007f6e:	f040 80cf 	bne.w	8008110 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f76:	b29b      	uxth	r3, r3
 8007f78:	2b01      	cmp	r3, #1
 8007f7a:	d912      	bls.n	8007fa2 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f80:	881a      	ldrh	r2, [r3, #0]
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f8c:	1c9a      	adds	r2, r3, #2
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f96:	b29b      	uxth	r3, r3
 8007f98:	3b02      	subs	r3, #2
 8007f9a:	b29a      	uxth	r2, r3
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007fa0:	e0b6      	b.n	8008110 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	330c      	adds	r3, #12
 8007fac:	7812      	ldrb	r2, [r2, #0]
 8007fae:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fb4:	1c5a      	adds	r2, r3, #1
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fbe:	b29b      	uxth	r3, r3
 8007fc0:	3b01      	subs	r3, #1
 8007fc2:	b29a      	uxth	r2, r3
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007fc8:	e0a2      	b.n	8008110 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	689b      	ldr	r3, [r3, #8]
 8007fd0:	f003 0302 	and.w	r3, r3, #2
 8007fd4:	2b02      	cmp	r3, #2
 8007fd6:	d134      	bne.n	8008042 <HAL_SPI_TransmitReceive+0x314>
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fdc:	b29b      	uxth	r3, r3
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d02f      	beq.n	8008042 <HAL_SPI_TransmitReceive+0x314>
 8007fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fe4:	2b01      	cmp	r3, #1
 8007fe6:	d12c      	bne.n	8008042 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fec:	b29b      	uxth	r3, r3
 8007fee:	2b01      	cmp	r3, #1
 8007ff0:	d912      	bls.n	8008018 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ff6:	881a      	ldrh	r2, [r3, #0]
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008002:	1c9a      	adds	r2, r3, #2
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800800c:	b29b      	uxth	r3, r3
 800800e:	3b02      	subs	r3, #2
 8008010:	b29a      	uxth	r2, r3
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008016:	e012      	b.n	800803e <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	330c      	adds	r3, #12
 8008022:	7812      	ldrb	r2, [r2, #0]
 8008024:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800802a:	1c5a      	adds	r2, r3, #1
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008034:	b29b      	uxth	r3, r3
 8008036:	3b01      	subs	r3, #1
 8008038:	b29a      	uxth	r2, r3
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800803e:	2300      	movs	r3, #0
 8008040:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	689b      	ldr	r3, [r3, #8]
 8008048:	f003 0301 	and.w	r3, r3, #1
 800804c:	2b01      	cmp	r3, #1
 800804e:	d148      	bne.n	80080e2 <HAL_SPI_TransmitReceive+0x3b4>
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008056:	b29b      	uxth	r3, r3
 8008058:	2b00      	cmp	r3, #0
 800805a:	d042      	beq.n	80080e2 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008062:	b29b      	uxth	r3, r3
 8008064:	2b01      	cmp	r3, #1
 8008066:	d923      	bls.n	80080b0 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	68da      	ldr	r2, [r3, #12]
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008072:	b292      	uxth	r2, r2
 8008074:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800807a:	1c9a      	adds	r2, r3, #2
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008086:	b29b      	uxth	r3, r3
 8008088:	3b02      	subs	r3, #2
 800808a:	b29a      	uxth	r2, r3
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008098:	b29b      	uxth	r3, r3
 800809a:	2b01      	cmp	r3, #1
 800809c:	d81f      	bhi.n	80080de <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	685a      	ldr	r2, [r3, #4]
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80080ac:	605a      	str	r2, [r3, #4]
 80080ae:	e016      	b.n	80080de <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f103 020c 	add.w	r2, r3, #12
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080bc:	7812      	ldrb	r2, [r2, #0]
 80080be:	b2d2      	uxtb	r2, r2
 80080c0:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080c6:	1c5a      	adds	r2, r3, #1
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80080d2:	b29b      	uxth	r3, r3
 80080d4:	3b01      	subs	r3, #1
 80080d6:	b29a      	uxth	r2, r3
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80080de:	2301      	movs	r3, #1
 80080e0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80080e2:	f7fa fb4f 	bl	8002784 <HAL_GetTick>
 80080e6:	4602      	mov	r2, r0
 80080e8:	69fb      	ldr	r3, [r7, #28]
 80080ea:	1ad3      	subs	r3, r2, r3
 80080ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080ee:	429a      	cmp	r2, r3
 80080f0:	d803      	bhi.n	80080fa <HAL_SPI_TransmitReceive+0x3cc>
 80080f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080f8:	d102      	bne.n	8008100 <HAL_SPI_TransmitReceive+0x3d2>
 80080fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d107      	bne.n	8008110 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8008100:	2303      	movs	r3, #3
 8008102:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	2201      	movs	r2, #1
 800810a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800810e:	e026      	b.n	800815e <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008114:	b29b      	uxth	r3, r3
 8008116:	2b00      	cmp	r3, #0
 8008118:	f47f af57 	bne.w	8007fca <HAL_SPI_TransmitReceive+0x29c>
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008122:	b29b      	uxth	r3, r3
 8008124:	2b00      	cmp	r3, #0
 8008126:	f47f af50 	bne.w	8007fca <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800812a:	69fa      	ldr	r2, [r7, #28]
 800812c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800812e:	68f8      	ldr	r0, [r7, #12]
 8008130:	f000 f94c 	bl	80083cc <SPI_EndRxTxTransaction>
 8008134:	4603      	mov	r3, r0
 8008136:	2b00      	cmp	r3, #0
 8008138:	d005      	beq.n	8008146 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800813a:	2301      	movs	r3, #1
 800813c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	2220      	movs	r2, #32
 8008144:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800814a:	2b00      	cmp	r3, #0
 800814c:	d003      	beq.n	8008156 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 800814e:	2301      	movs	r3, #1
 8008150:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008154:	e003      	b.n	800815e <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	2201      	movs	r2, #1
 800815a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	2200      	movs	r2, #0
 8008162:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8008166:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 800816a:	4618      	mov	r0, r3
 800816c:	3728      	adds	r7, #40	@ 0x28
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}

08008172 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8008172:	b480      	push	{r7}
 8008174:	b083      	sub	sp, #12
 8008176:	af00      	add	r7, sp, #0
 8008178:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008180:	b2db      	uxtb	r3, r3
}
 8008182:	4618      	mov	r0, r3
 8008184:	370c      	adds	r7, #12
 8008186:	46bd      	mov	sp, r7
 8008188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818c:	4770      	bx	lr
	...

08008190 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b088      	sub	sp, #32
 8008194:	af00      	add	r7, sp, #0
 8008196:	60f8      	str	r0, [r7, #12]
 8008198:	60b9      	str	r1, [r7, #8]
 800819a:	603b      	str	r3, [r7, #0]
 800819c:	4613      	mov	r3, r2
 800819e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80081a0:	f7fa faf0 	bl	8002784 <HAL_GetTick>
 80081a4:	4602      	mov	r2, r0
 80081a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081a8:	1a9b      	subs	r3, r3, r2
 80081aa:	683a      	ldr	r2, [r7, #0]
 80081ac:	4413      	add	r3, r2
 80081ae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80081b0:	f7fa fae8 	bl	8002784 <HAL_GetTick>
 80081b4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80081b6:	4b39      	ldr	r3, [pc, #228]	@ (800829c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	015b      	lsls	r3, r3, #5
 80081bc:	0d1b      	lsrs	r3, r3, #20
 80081be:	69fa      	ldr	r2, [r7, #28]
 80081c0:	fb02 f303 	mul.w	r3, r2, r3
 80081c4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80081c6:	e054      	b.n	8008272 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081ce:	d050      	beq.n	8008272 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80081d0:	f7fa fad8 	bl	8002784 <HAL_GetTick>
 80081d4:	4602      	mov	r2, r0
 80081d6:	69bb      	ldr	r3, [r7, #24]
 80081d8:	1ad3      	subs	r3, r2, r3
 80081da:	69fa      	ldr	r2, [r7, #28]
 80081dc:	429a      	cmp	r2, r3
 80081de:	d902      	bls.n	80081e6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80081e0:	69fb      	ldr	r3, [r7, #28]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d13d      	bne.n	8008262 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	685a      	ldr	r2, [r3, #4]
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80081f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	685b      	ldr	r3, [r3, #4]
 80081fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80081fe:	d111      	bne.n	8008224 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	689b      	ldr	r3, [r3, #8]
 8008204:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008208:	d004      	beq.n	8008214 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	689b      	ldr	r3, [r3, #8]
 800820e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008212:	d107      	bne.n	8008224 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	681a      	ldr	r2, [r3, #0]
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008222:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008228:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800822c:	d10f      	bne.n	800824e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	681a      	ldr	r2, [r3, #0]
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800823c:	601a      	str	r2, [r3, #0]
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	681a      	ldr	r2, [r3, #0]
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800824c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	2201      	movs	r2, #1
 8008252:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	2200      	movs	r2, #0
 800825a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800825e:	2303      	movs	r3, #3
 8008260:	e017      	b.n	8008292 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008262:	697b      	ldr	r3, [r7, #20]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d101      	bne.n	800826c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008268:	2300      	movs	r3, #0
 800826a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800826c:	697b      	ldr	r3, [r7, #20]
 800826e:	3b01      	subs	r3, #1
 8008270:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	689a      	ldr	r2, [r3, #8]
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	4013      	ands	r3, r2
 800827c:	68ba      	ldr	r2, [r7, #8]
 800827e:	429a      	cmp	r2, r3
 8008280:	bf0c      	ite	eq
 8008282:	2301      	moveq	r3, #1
 8008284:	2300      	movne	r3, #0
 8008286:	b2db      	uxtb	r3, r3
 8008288:	461a      	mov	r2, r3
 800828a:	79fb      	ldrb	r3, [r7, #7]
 800828c:	429a      	cmp	r2, r3
 800828e:	d19b      	bne.n	80081c8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008290:	2300      	movs	r3, #0
}
 8008292:	4618      	mov	r0, r3
 8008294:	3720      	adds	r7, #32
 8008296:	46bd      	mov	sp, r7
 8008298:	bd80      	pop	{r7, pc}
 800829a:	bf00      	nop
 800829c:	20000000 	.word	0x20000000

080082a0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b08a      	sub	sp, #40	@ 0x28
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	60f8      	str	r0, [r7, #12]
 80082a8:	60b9      	str	r1, [r7, #8]
 80082aa:	607a      	str	r2, [r7, #4]
 80082ac:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80082ae:	2300      	movs	r3, #0
 80082b0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80082b2:	f7fa fa67 	bl	8002784 <HAL_GetTick>
 80082b6:	4602      	mov	r2, r0
 80082b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ba:	1a9b      	subs	r3, r3, r2
 80082bc:	683a      	ldr	r2, [r7, #0]
 80082be:	4413      	add	r3, r2
 80082c0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80082c2:	f7fa fa5f 	bl	8002784 <HAL_GetTick>
 80082c6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	330c      	adds	r3, #12
 80082ce:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80082d0:	4b3d      	ldr	r3, [pc, #244]	@ (80083c8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80082d2:	681a      	ldr	r2, [r3, #0]
 80082d4:	4613      	mov	r3, r2
 80082d6:	009b      	lsls	r3, r3, #2
 80082d8:	4413      	add	r3, r2
 80082da:	00da      	lsls	r2, r3, #3
 80082dc:	1ad3      	subs	r3, r2, r3
 80082de:	0d1b      	lsrs	r3, r3, #20
 80082e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082e2:	fb02 f303 	mul.w	r3, r2, r3
 80082e6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80082e8:	e060      	b.n	80083ac <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80082f0:	d107      	bne.n	8008302 <SPI_WaitFifoStateUntilTimeout+0x62>
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d104      	bne.n	8008302 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80082f8:	69fb      	ldr	r3, [r7, #28]
 80082fa:	781b      	ldrb	r3, [r3, #0]
 80082fc:	b2db      	uxtb	r3, r3
 80082fe:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008300:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008308:	d050      	beq.n	80083ac <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800830a:	f7fa fa3b 	bl	8002784 <HAL_GetTick>
 800830e:	4602      	mov	r2, r0
 8008310:	6a3b      	ldr	r3, [r7, #32]
 8008312:	1ad3      	subs	r3, r2, r3
 8008314:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008316:	429a      	cmp	r2, r3
 8008318:	d902      	bls.n	8008320 <SPI_WaitFifoStateUntilTimeout+0x80>
 800831a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800831c:	2b00      	cmp	r3, #0
 800831e:	d13d      	bne.n	800839c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	685a      	ldr	r2, [r3, #4]
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800832e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	685b      	ldr	r3, [r3, #4]
 8008334:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008338:	d111      	bne.n	800835e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	689b      	ldr	r3, [r3, #8]
 800833e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008342:	d004      	beq.n	800834e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	689b      	ldr	r3, [r3, #8]
 8008348:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800834c:	d107      	bne.n	800835e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	681a      	ldr	r2, [r3, #0]
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800835c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008362:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008366:	d10f      	bne.n	8008388 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	681a      	ldr	r2, [r3, #0]
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008376:	601a      	str	r2, [r3, #0]
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	681a      	ldr	r2, [r3, #0]
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008386:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	2201      	movs	r2, #1
 800838c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	2200      	movs	r2, #0
 8008394:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008398:	2303      	movs	r3, #3
 800839a:	e010      	b.n	80083be <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800839c:	69bb      	ldr	r3, [r7, #24]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d101      	bne.n	80083a6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80083a2:	2300      	movs	r3, #0
 80083a4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80083a6:	69bb      	ldr	r3, [r7, #24]
 80083a8:	3b01      	subs	r3, #1
 80083aa:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	689a      	ldr	r2, [r3, #8]
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	4013      	ands	r3, r2
 80083b6:	687a      	ldr	r2, [r7, #4]
 80083b8:	429a      	cmp	r2, r3
 80083ba:	d196      	bne.n	80082ea <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80083bc:	2300      	movs	r3, #0
}
 80083be:	4618      	mov	r0, r3
 80083c0:	3728      	adds	r7, #40	@ 0x28
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}
 80083c6:	bf00      	nop
 80083c8:	20000000 	.word	0x20000000

080083cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b086      	sub	sp, #24
 80083d0:	af02      	add	r7, sp, #8
 80083d2:	60f8      	str	r0, [r7, #12]
 80083d4:	60b9      	str	r1, [r7, #8]
 80083d6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	9300      	str	r3, [sp, #0]
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	2200      	movs	r2, #0
 80083e0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80083e4:	68f8      	ldr	r0, [r7, #12]
 80083e6:	f7ff ff5b 	bl	80082a0 <SPI_WaitFifoStateUntilTimeout>
 80083ea:	4603      	mov	r3, r0
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d007      	beq.n	8008400 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083f4:	f043 0220 	orr.w	r2, r3, #32
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80083fc:	2303      	movs	r3, #3
 80083fe:	e027      	b.n	8008450 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	9300      	str	r3, [sp, #0]
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	2200      	movs	r2, #0
 8008408:	2180      	movs	r1, #128	@ 0x80
 800840a:	68f8      	ldr	r0, [r7, #12]
 800840c:	f7ff fec0 	bl	8008190 <SPI_WaitFlagStateUntilTimeout>
 8008410:	4603      	mov	r3, r0
 8008412:	2b00      	cmp	r3, #0
 8008414:	d007      	beq.n	8008426 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800841a:	f043 0220 	orr.w	r2, r3, #32
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008422:	2303      	movs	r3, #3
 8008424:	e014      	b.n	8008450 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	9300      	str	r3, [sp, #0]
 800842a:	68bb      	ldr	r3, [r7, #8]
 800842c:	2200      	movs	r2, #0
 800842e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008432:	68f8      	ldr	r0, [r7, #12]
 8008434:	f7ff ff34 	bl	80082a0 <SPI_WaitFifoStateUntilTimeout>
 8008438:	4603      	mov	r3, r0
 800843a:	2b00      	cmp	r3, #0
 800843c:	d007      	beq.n	800844e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008442:	f043 0220 	orr.w	r2, r3, #32
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800844a:	2303      	movs	r3, #3
 800844c:	e000      	b.n	8008450 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800844e:	2300      	movs	r3, #0
}
 8008450:	4618      	mov	r0, r3
 8008452:	3710      	adds	r7, #16
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}

08008458 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b082      	sub	sp, #8
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d101      	bne.n	800846a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008466:	2301      	movs	r3, #1
 8008468:	e049      	b.n	80084fe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008470:	b2db      	uxtb	r3, r3
 8008472:	2b00      	cmp	r3, #0
 8008474:	d106      	bne.n	8008484 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2200      	movs	r2, #0
 800847a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f7f9 ff28 	bl	80022d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2202      	movs	r2, #2
 8008488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681a      	ldr	r2, [r3, #0]
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	3304      	adds	r3, #4
 8008494:	4619      	mov	r1, r3
 8008496:	4610      	mov	r0, r2
 8008498:	f000 fc9e 	bl	8008dd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2201      	movs	r2, #1
 80084a0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2201      	movs	r2, #1
 80084a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2201      	movs	r2, #1
 80084b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2201      	movs	r2, #1
 80084b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2201      	movs	r2, #1
 80084c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2201      	movs	r2, #1
 80084c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2201      	movs	r2, #1
 80084d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2201      	movs	r2, #1
 80084d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2201      	movs	r2, #1
 80084e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2201      	movs	r2, #1
 80084e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2201      	movs	r2, #1
 80084f0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2201      	movs	r2, #1
 80084f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80084fc:	2300      	movs	r3, #0
}
 80084fe:	4618      	mov	r0, r3
 8008500:	3708      	adds	r7, #8
 8008502:	46bd      	mov	sp, r7
 8008504:	bd80      	pop	{r7, pc}
	...

08008508 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008508:	b480      	push	{r7}
 800850a:	b085      	sub	sp, #20
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008516:	b2db      	uxtb	r3, r3
 8008518:	2b01      	cmp	r3, #1
 800851a:	d001      	beq.n	8008520 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800851c:	2301      	movs	r3, #1
 800851e:	e042      	b.n	80085a6 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2202      	movs	r2, #2
 8008524:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4a21      	ldr	r2, [pc, #132]	@ (80085b4 <HAL_TIM_Base_Start+0xac>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d018      	beq.n	8008564 <HAL_TIM_Base_Start+0x5c>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800853a:	d013      	beq.n	8008564 <HAL_TIM_Base_Start+0x5c>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	4a1d      	ldr	r2, [pc, #116]	@ (80085b8 <HAL_TIM_Base_Start+0xb0>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d00e      	beq.n	8008564 <HAL_TIM_Base_Start+0x5c>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	4a1c      	ldr	r2, [pc, #112]	@ (80085bc <HAL_TIM_Base_Start+0xb4>)
 800854c:	4293      	cmp	r3, r2
 800854e:	d009      	beq.n	8008564 <HAL_TIM_Base_Start+0x5c>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	4a1a      	ldr	r2, [pc, #104]	@ (80085c0 <HAL_TIM_Base_Start+0xb8>)
 8008556:	4293      	cmp	r3, r2
 8008558:	d004      	beq.n	8008564 <HAL_TIM_Base_Start+0x5c>
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	4a19      	ldr	r2, [pc, #100]	@ (80085c4 <HAL_TIM_Base_Start+0xbc>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d115      	bne.n	8008590 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	689a      	ldr	r2, [r3, #8]
 800856a:	4b17      	ldr	r3, [pc, #92]	@ (80085c8 <HAL_TIM_Base_Start+0xc0>)
 800856c:	4013      	ands	r3, r2
 800856e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2b06      	cmp	r3, #6
 8008574:	d015      	beq.n	80085a2 <HAL_TIM_Base_Start+0x9a>
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800857c:	d011      	beq.n	80085a2 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	681a      	ldr	r2, [r3, #0]
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f042 0201 	orr.w	r2, r2, #1
 800858c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800858e:	e008      	b.n	80085a2 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	681a      	ldr	r2, [r3, #0]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f042 0201 	orr.w	r2, r2, #1
 800859e:	601a      	str	r2, [r3, #0]
 80085a0:	e000      	b.n	80085a4 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085a2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80085a4:	2300      	movs	r3, #0
}
 80085a6:	4618      	mov	r0, r3
 80085a8:	3714      	adds	r7, #20
 80085aa:	46bd      	mov	sp, r7
 80085ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b0:	4770      	bx	lr
 80085b2:	bf00      	nop
 80085b4:	40012c00 	.word	0x40012c00
 80085b8:	40000400 	.word	0x40000400
 80085bc:	40000800 	.word	0x40000800
 80085c0:	40013400 	.word	0x40013400
 80085c4:	40014000 	.word	0x40014000
 80085c8:	00010007 	.word	0x00010007

080085cc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b082      	sub	sp, #8
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d101      	bne.n	80085de <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80085da:	2301      	movs	r3, #1
 80085dc:	e049      	b.n	8008672 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80085e4:	b2db      	uxtb	r3, r3
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d106      	bne.n	80085f8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2200      	movs	r2, #0
 80085ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	f000 f841 	bl	800867a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2202      	movs	r2, #2
 80085fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681a      	ldr	r2, [r3, #0]
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	3304      	adds	r3, #4
 8008608:	4619      	mov	r1, r3
 800860a:	4610      	mov	r0, r2
 800860c:	f000 fbe4 	bl	8008dd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2201      	movs	r2, #1
 8008614:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2201      	movs	r2, #1
 800861c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2201      	movs	r2, #1
 8008624:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2201      	movs	r2, #1
 800862c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2201      	movs	r2, #1
 8008634:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2201      	movs	r2, #1
 800863c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2201      	movs	r2, #1
 8008644:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2201      	movs	r2, #1
 800864c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2201      	movs	r2, #1
 8008654:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2201      	movs	r2, #1
 800865c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2201      	movs	r2, #1
 8008664:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2201      	movs	r2, #1
 800866c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008670:	2300      	movs	r3, #0
}
 8008672:	4618      	mov	r0, r3
 8008674:	3708      	adds	r7, #8
 8008676:	46bd      	mov	sp, r7
 8008678:	bd80      	pop	{r7, pc}

0800867a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800867a:	b480      	push	{r7}
 800867c:	b083      	sub	sp, #12
 800867e:	af00      	add	r7, sp, #0
 8008680:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008682:	bf00      	nop
 8008684:	370c      	adds	r7, #12
 8008686:	46bd      	mov	sp, r7
 8008688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868c:	4770      	bx	lr
	...

08008690 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b084      	sub	sp, #16
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
 8008698:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d109      	bne.n	80086b4 <HAL_TIM_PWM_Start+0x24>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80086a6:	b2db      	uxtb	r3, r3
 80086a8:	2b01      	cmp	r3, #1
 80086aa:	bf14      	ite	ne
 80086ac:	2301      	movne	r3, #1
 80086ae:	2300      	moveq	r3, #0
 80086b0:	b2db      	uxtb	r3, r3
 80086b2:	e03c      	b.n	800872e <HAL_TIM_PWM_Start+0x9e>
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	2b04      	cmp	r3, #4
 80086b8:	d109      	bne.n	80086ce <HAL_TIM_PWM_Start+0x3e>
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80086c0:	b2db      	uxtb	r3, r3
 80086c2:	2b01      	cmp	r3, #1
 80086c4:	bf14      	ite	ne
 80086c6:	2301      	movne	r3, #1
 80086c8:	2300      	moveq	r3, #0
 80086ca:	b2db      	uxtb	r3, r3
 80086cc:	e02f      	b.n	800872e <HAL_TIM_PWM_Start+0x9e>
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	2b08      	cmp	r3, #8
 80086d2:	d109      	bne.n	80086e8 <HAL_TIM_PWM_Start+0x58>
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80086da:	b2db      	uxtb	r3, r3
 80086dc:	2b01      	cmp	r3, #1
 80086de:	bf14      	ite	ne
 80086e0:	2301      	movne	r3, #1
 80086e2:	2300      	moveq	r3, #0
 80086e4:	b2db      	uxtb	r3, r3
 80086e6:	e022      	b.n	800872e <HAL_TIM_PWM_Start+0x9e>
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	2b0c      	cmp	r3, #12
 80086ec:	d109      	bne.n	8008702 <HAL_TIM_PWM_Start+0x72>
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80086f4:	b2db      	uxtb	r3, r3
 80086f6:	2b01      	cmp	r3, #1
 80086f8:	bf14      	ite	ne
 80086fa:	2301      	movne	r3, #1
 80086fc:	2300      	moveq	r3, #0
 80086fe:	b2db      	uxtb	r3, r3
 8008700:	e015      	b.n	800872e <HAL_TIM_PWM_Start+0x9e>
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	2b10      	cmp	r3, #16
 8008706:	d109      	bne.n	800871c <HAL_TIM_PWM_Start+0x8c>
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800870e:	b2db      	uxtb	r3, r3
 8008710:	2b01      	cmp	r3, #1
 8008712:	bf14      	ite	ne
 8008714:	2301      	movne	r3, #1
 8008716:	2300      	moveq	r3, #0
 8008718:	b2db      	uxtb	r3, r3
 800871a:	e008      	b.n	800872e <HAL_TIM_PWM_Start+0x9e>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008722:	b2db      	uxtb	r3, r3
 8008724:	2b01      	cmp	r3, #1
 8008726:	bf14      	ite	ne
 8008728:	2301      	movne	r3, #1
 800872a:	2300      	moveq	r3, #0
 800872c:	b2db      	uxtb	r3, r3
 800872e:	2b00      	cmp	r3, #0
 8008730:	d001      	beq.n	8008736 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008732:	2301      	movs	r3, #1
 8008734:	e097      	b.n	8008866 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d104      	bne.n	8008746 <HAL_TIM_PWM_Start+0xb6>
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2202      	movs	r2, #2
 8008740:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008744:	e023      	b.n	800878e <HAL_TIM_PWM_Start+0xfe>
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	2b04      	cmp	r3, #4
 800874a:	d104      	bne.n	8008756 <HAL_TIM_PWM_Start+0xc6>
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2202      	movs	r2, #2
 8008750:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008754:	e01b      	b.n	800878e <HAL_TIM_PWM_Start+0xfe>
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	2b08      	cmp	r3, #8
 800875a:	d104      	bne.n	8008766 <HAL_TIM_PWM_Start+0xd6>
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2202      	movs	r2, #2
 8008760:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008764:	e013      	b.n	800878e <HAL_TIM_PWM_Start+0xfe>
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	2b0c      	cmp	r3, #12
 800876a:	d104      	bne.n	8008776 <HAL_TIM_PWM_Start+0xe6>
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2202      	movs	r2, #2
 8008770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008774:	e00b      	b.n	800878e <HAL_TIM_PWM_Start+0xfe>
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	2b10      	cmp	r3, #16
 800877a:	d104      	bne.n	8008786 <HAL_TIM_PWM_Start+0xf6>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2202      	movs	r2, #2
 8008780:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008784:	e003      	b.n	800878e <HAL_TIM_PWM_Start+0xfe>
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2202      	movs	r2, #2
 800878a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	2201      	movs	r2, #1
 8008794:	6839      	ldr	r1, [r7, #0]
 8008796:	4618      	mov	r0, r3
 8008798:	f000 ffb4 	bl	8009704 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	4a33      	ldr	r2, [pc, #204]	@ (8008870 <HAL_TIM_PWM_Start+0x1e0>)
 80087a2:	4293      	cmp	r3, r2
 80087a4:	d013      	beq.n	80087ce <HAL_TIM_PWM_Start+0x13e>
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	4a32      	ldr	r2, [pc, #200]	@ (8008874 <HAL_TIM_PWM_Start+0x1e4>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d00e      	beq.n	80087ce <HAL_TIM_PWM_Start+0x13e>
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4a30      	ldr	r2, [pc, #192]	@ (8008878 <HAL_TIM_PWM_Start+0x1e8>)
 80087b6:	4293      	cmp	r3, r2
 80087b8:	d009      	beq.n	80087ce <HAL_TIM_PWM_Start+0x13e>
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	4a2f      	ldr	r2, [pc, #188]	@ (800887c <HAL_TIM_PWM_Start+0x1ec>)
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d004      	beq.n	80087ce <HAL_TIM_PWM_Start+0x13e>
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	4a2d      	ldr	r2, [pc, #180]	@ (8008880 <HAL_TIM_PWM_Start+0x1f0>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d101      	bne.n	80087d2 <HAL_TIM_PWM_Start+0x142>
 80087ce:	2301      	movs	r3, #1
 80087d0:	e000      	b.n	80087d4 <HAL_TIM_PWM_Start+0x144>
 80087d2:	2300      	movs	r3, #0
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d007      	beq.n	80087e8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80087e6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	4a20      	ldr	r2, [pc, #128]	@ (8008870 <HAL_TIM_PWM_Start+0x1e0>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d018      	beq.n	8008824 <HAL_TIM_PWM_Start+0x194>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087fa:	d013      	beq.n	8008824 <HAL_TIM_PWM_Start+0x194>
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4a20      	ldr	r2, [pc, #128]	@ (8008884 <HAL_TIM_PWM_Start+0x1f4>)
 8008802:	4293      	cmp	r3, r2
 8008804:	d00e      	beq.n	8008824 <HAL_TIM_PWM_Start+0x194>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	4a1f      	ldr	r2, [pc, #124]	@ (8008888 <HAL_TIM_PWM_Start+0x1f8>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d009      	beq.n	8008824 <HAL_TIM_PWM_Start+0x194>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4a17      	ldr	r2, [pc, #92]	@ (8008874 <HAL_TIM_PWM_Start+0x1e4>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d004      	beq.n	8008824 <HAL_TIM_PWM_Start+0x194>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4a16      	ldr	r2, [pc, #88]	@ (8008878 <HAL_TIM_PWM_Start+0x1e8>)
 8008820:	4293      	cmp	r3, r2
 8008822:	d115      	bne.n	8008850 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	689a      	ldr	r2, [r3, #8]
 800882a:	4b18      	ldr	r3, [pc, #96]	@ (800888c <HAL_TIM_PWM_Start+0x1fc>)
 800882c:	4013      	ands	r3, r2
 800882e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	2b06      	cmp	r3, #6
 8008834:	d015      	beq.n	8008862 <HAL_TIM_PWM_Start+0x1d2>
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800883c:	d011      	beq.n	8008862 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	681a      	ldr	r2, [r3, #0]
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f042 0201 	orr.w	r2, r2, #1
 800884c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800884e:	e008      	b.n	8008862 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	681a      	ldr	r2, [r3, #0]
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f042 0201 	orr.w	r2, r2, #1
 800885e:	601a      	str	r2, [r3, #0]
 8008860:	e000      	b.n	8008864 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008862:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008864:	2300      	movs	r3, #0
}
 8008866:	4618      	mov	r0, r3
 8008868:	3710      	adds	r7, #16
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}
 800886e:	bf00      	nop
 8008870:	40012c00 	.word	0x40012c00
 8008874:	40013400 	.word	0x40013400
 8008878:	40014000 	.word	0x40014000
 800887c:	40014400 	.word	0x40014400
 8008880:	40014800 	.word	0x40014800
 8008884:	40000400 	.word	0x40000400
 8008888:	40000800 	.word	0x40000800
 800888c:	00010007 	.word	0x00010007

08008890 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b082      	sub	sp, #8
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
 8008898:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	2200      	movs	r2, #0
 80088a0:	6839      	ldr	r1, [r7, #0]
 80088a2:	4618      	mov	r0, r3
 80088a4:	f000 ff2e 	bl	8009704 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4a3e      	ldr	r2, [pc, #248]	@ (80089a8 <HAL_TIM_PWM_Stop+0x118>)
 80088ae:	4293      	cmp	r3, r2
 80088b0:	d013      	beq.n	80088da <HAL_TIM_PWM_Stop+0x4a>
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4a3d      	ldr	r2, [pc, #244]	@ (80089ac <HAL_TIM_PWM_Stop+0x11c>)
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d00e      	beq.n	80088da <HAL_TIM_PWM_Stop+0x4a>
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4a3b      	ldr	r2, [pc, #236]	@ (80089b0 <HAL_TIM_PWM_Stop+0x120>)
 80088c2:	4293      	cmp	r3, r2
 80088c4:	d009      	beq.n	80088da <HAL_TIM_PWM_Stop+0x4a>
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	4a3a      	ldr	r2, [pc, #232]	@ (80089b4 <HAL_TIM_PWM_Stop+0x124>)
 80088cc:	4293      	cmp	r3, r2
 80088ce:	d004      	beq.n	80088da <HAL_TIM_PWM_Stop+0x4a>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	4a38      	ldr	r2, [pc, #224]	@ (80089b8 <HAL_TIM_PWM_Stop+0x128>)
 80088d6:	4293      	cmp	r3, r2
 80088d8:	d101      	bne.n	80088de <HAL_TIM_PWM_Stop+0x4e>
 80088da:	2301      	movs	r3, #1
 80088dc:	e000      	b.n	80088e0 <HAL_TIM_PWM_Stop+0x50>
 80088de:	2300      	movs	r3, #0
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d017      	beq.n	8008914 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	6a1a      	ldr	r2, [r3, #32]
 80088ea:	f241 1311 	movw	r3, #4369	@ 0x1111
 80088ee:	4013      	ands	r3, r2
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d10f      	bne.n	8008914 <HAL_TIM_PWM_Stop+0x84>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	6a1a      	ldr	r2, [r3, #32]
 80088fa:	f244 4344 	movw	r3, #17476	@ 0x4444
 80088fe:	4013      	ands	r3, r2
 8008900:	2b00      	cmp	r3, #0
 8008902:	d107      	bne.n	8008914 <HAL_TIM_PWM_Stop+0x84>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008912:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	6a1a      	ldr	r2, [r3, #32]
 800891a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800891e:	4013      	ands	r3, r2
 8008920:	2b00      	cmp	r3, #0
 8008922:	d10f      	bne.n	8008944 <HAL_TIM_PWM_Stop+0xb4>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	6a1a      	ldr	r2, [r3, #32]
 800892a:	f244 4344 	movw	r3, #17476	@ 0x4444
 800892e:	4013      	ands	r3, r2
 8008930:	2b00      	cmp	r3, #0
 8008932:	d107      	bne.n	8008944 <HAL_TIM_PWM_Stop+0xb4>
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	681a      	ldr	r2, [r3, #0]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f022 0201 	bic.w	r2, r2, #1
 8008942:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d104      	bne.n	8008954 <HAL_TIM_PWM_Stop+0xc4>
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2201      	movs	r2, #1
 800894e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008952:	e023      	b.n	800899c <HAL_TIM_PWM_Stop+0x10c>
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	2b04      	cmp	r3, #4
 8008958:	d104      	bne.n	8008964 <HAL_TIM_PWM_Stop+0xd4>
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2201      	movs	r2, #1
 800895e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008962:	e01b      	b.n	800899c <HAL_TIM_PWM_Stop+0x10c>
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	2b08      	cmp	r3, #8
 8008968:	d104      	bne.n	8008974 <HAL_TIM_PWM_Stop+0xe4>
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2201      	movs	r2, #1
 800896e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008972:	e013      	b.n	800899c <HAL_TIM_PWM_Stop+0x10c>
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	2b0c      	cmp	r3, #12
 8008978:	d104      	bne.n	8008984 <HAL_TIM_PWM_Stop+0xf4>
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2201      	movs	r2, #1
 800897e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008982:	e00b      	b.n	800899c <HAL_TIM_PWM_Stop+0x10c>
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	2b10      	cmp	r3, #16
 8008988:	d104      	bne.n	8008994 <HAL_TIM_PWM_Stop+0x104>
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2201      	movs	r2, #1
 800898e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008992:	e003      	b.n	800899c <HAL_TIM_PWM_Stop+0x10c>
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2201      	movs	r2, #1
 8008998:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800899c:	2300      	movs	r3, #0
}
 800899e:	4618      	mov	r0, r3
 80089a0:	3708      	adds	r7, #8
 80089a2:	46bd      	mov	sp, r7
 80089a4:	bd80      	pop	{r7, pc}
 80089a6:	bf00      	nop
 80089a8:	40012c00 	.word	0x40012c00
 80089ac:	40013400 	.word	0x40013400
 80089b0:	40014000 	.word	0x40014000
 80089b4:	40014400 	.word	0x40014400
 80089b8:	40014800 	.word	0x40014800

080089bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b086      	sub	sp, #24
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	60f8      	str	r0, [r7, #12]
 80089c4:	60b9      	str	r1, [r7, #8]
 80089c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80089c8:	2300      	movs	r3, #0
 80089ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80089d2:	2b01      	cmp	r3, #1
 80089d4:	d101      	bne.n	80089da <HAL_TIM_PWM_ConfigChannel+0x1e>
 80089d6:	2302      	movs	r3, #2
 80089d8:	e0ff      	b.n	8008bda <HAL_TIM_PWM_ConfigChannel+0x21e>
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2201      	movs	r2, #1
 80089de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2b14      	cmp	r3, #20
 80089e6:	f200 80f0 	bhi.w	8008bca <HAL_TIM_PWM_ConfigChannel+0x20e>
 80089ea:	a201      	add	r2, pc, #4	@ (adr r2, 80089f0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80089ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089f0:	08008a45 	.word	0x08008a45
 80089f4:	08008bcb 	.word	0x08008bcb
 80089f8:	08008bcb 	.word	0x08008bcb
 80089fc:	08008bcb 	.word	0x08008bcb
 8008a00:	08008a85 	.word	0x08008a85
 8008a04:	08008bcb 	.word	0x08008bcb
 8008a08:	08008bcb 	.word	0x08008bcb
 8008a0c:	08008bcb 	.word	0x08008bcb
 8008a10:	08008ac7 	.word	0x08008ac7
 8008a14:	08008bcb 	.word	0x08008bcb
 8008a18:	08008bcb 	.word	0x08008bcb
 8008a1c:	08008bcb 	.word	0x08008bcb
 8008a20:	08008b07 	.word	0x08008b07
 8008a24:	08008bcb 	.word	0x08008bcb
 8008a28:	08008bcb 	.word	0x08008bcb
 8008a2c:	08008bcb 	.word	0x08008bcb
 8008a30:	08008b49 	.word	0x08008b49
 8008a34:	08008bcb 	.word	0x08008bcb
 8008a38:	08008bcb 	.word	0x08008bcb
 8008a3c:	08008bcb 	.word	0x08008bcb
 8008a40:	08008b89 	.word	0x08008b89
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	68b9      	ldr	r1, [r7, #8]
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	f000 fa60 	bl	8008f10 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	699a      	ldr	r2, [r3, #24]
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f042 0208 	orr.w	r2, r2, #8
 8008a5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	699a      	ldr	r2, [r3, #24]
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f022 0204 	bic.w	r2, r2, #4
 8008a6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	6999      	ldr	r1, [r3, #24]
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	691a      	ldr	r2, [r3, #16]
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	430a      	orrs	r2, r1
 8008a80:	619a      	str	r2, [r3, #24]
      break;
 8008a82:	e0a5      	b.n	8008bd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	68b9      	ldr	r1, [r7, #8]
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	f000 fad0 	bl	8009030 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	699a      	ldr	r2, [r3, #24]
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008a9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	699a      	ldr	r2, [r3, #24]
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008aae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	6999      	ldr	r1, [r3, #24]
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	691b      	ldr	r3, [r3, #16]
 8008aba:	021a      	lsls	r2, r3, #8
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	430a      	orrs	r2, r1
 8008ac2:	619a      	str	r2, [r3, #24]
      break;
 8008ac4:	e084      	b.n	8008bd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	68b9      	ldr	r1, [r7, #8]
 8008acc:	4618      	mov	r0, r3
 8008ace:	f000 fb39 	bl	8009144 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	69da      	ldr	r2, [r3, #28]
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	f042 0208 	orr.w	r2, r2, #8
 8008ae0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	69da      	ldr	r2, [r3, #28]
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	f022 0204 	bic.w	r2, r2, #4
 8008af0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	69d9      	ldr	r1, [r3, #28]
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	691a      	ldr	r2, [r3, #16]
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	430a      	orrs	r2, r1
 8008b02:	61da      	str	r2, [r3, #28]
      break;
 8008b04:	e064      	b.n	8008bd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	68b9      	ldr	r1, [r7, #8]
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	f000 fba1 	bl	8009254 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	69da      	ldr	r2, [r3, #28]
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008b20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	69da      	ldr	r2, [r3, #28]
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	69d9      	ldr	r1, [r3, #28]
 8008b38:	68bb      	ldr	r3, [r7, #8]
 8008b3a:	691b      	ldr	r3, [r3, #16]
 8008b3c:	021a      	lsls	r2, r3, #8
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	430a      	orrs	r2, r1
 8008b44:	61da      	str	r2, [r3, #28]
      break;
 8008b46:	e043      	b.n	8008bd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	68b9      	ldr	r1, [r7, #8]
 8008b4e:	4618      	mov	r0, r3
 8008b50:	f000 fc0a 	bl	8009368 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	f042 0208 	orr.w	r2, r2, #8
 8008b62:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f022 0204 	bic.w	r2, r2, #4
 8008b72:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	691a      	ldr	r2, [r3, #16]
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	430a      	orrs	r2, r1
 8008b84:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008b86:	e023      	b.n	8008bd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	68b9      	ldr	r1, [r7, #8]
 8008b8e:	4618      	mov	r0, r3
 8008b90:	f000 fc4e 	bl	8009430 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008ba2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008bb2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	691b      	ldr	r3, [r3, #16]
 8008bbe:	021a      	lsls	r2, r3, #8
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	430a      	orrs	r2, r1
 8008bc6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008bc8:	e002      	b.n	8008bd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008bca:	2301      	movs	r3, #1
 8008bcc:	75fb      	strb	r3, [r7, #23]
      break;
 8008bce:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008bd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	3718      	adds	r7, #24
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bd80      	pop	{r7, pc}
 8008be2:	bf00      	nop

08008be4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b084      	sub	sp, #16
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
 8008bec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008bf8:	2b01      	cmp	r3, #1
 8008bfa:	d101      	bne.n	8008c00 <HAL_TIM_ConfigClockSource+0x1c>
 8008bfc:	2302      	movs	r3, #2
 8008bfe:	e0de      	b.n	8008dbe <HAL_TIM_ConfigClockSource+0x1da>
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2201      	movs	r2, #1
 8008c04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2202      	movs	r2, #2
 8008c0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	689b      	ldr	r3, [r3, #8]
 8008c16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8008c1e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008c22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008c2a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	68ba      	ldr	r2, [r7, #8]
 8008c32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	4a63      	ldr	r2, [pc, #396]	@ (8008dc8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	f000 80a9 	beq.w	8008d92 <HAL_TIM_ConfigClockSource+0x1ae>
 8008c40:	4a61      	ldr	r2, [pc, #388]	@ (8008dc8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008c42:	4293      	cmp	r3, r2
 8008c44:	f200 80ae 	bhi.w	8008da4 <HAL_TIM_ConfigClockSource+0x1c0>
 8008c48:	4a60      	ldr	r2, [pc, #384]	@ (8008dcc <HAL_TIM_ConfigClockSource+0x1e8>)
 8008c4a:	4293      	cmp	r3, r2
 8008c4c:	f000 80a1 	beq.w	8008d92 <HAL_TIM_ConfigClockSource+0x1ae>
 8008c50:	4a5e      	ldr	r2, [pc, #376]	@ (8008dcc <HAL_TIM_ConfigClockSource+0x1e8>)
 8008c52:	4293      	cmp	r3, r2
 8008c54:	f200 80a6 	bhi.w	8008da4 <HAL_TIM_ConfigClockSource+0x1c0>
 8008c58:	4a5d      	ldr	r2, [pc, #372]	@ (8008dd0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8008c5a:	4293      	cmp	r3, r2
 8008c5c:	f000 8099 	beq.w	8008d92 <HAL_TIM_ConfigClockSource+0x1ae>
 8008c60:	4a5b      	ldr	r2, [pc, #364]	@ (8008dd0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8008c62:	4293      	cmp	r3, r2
 8008c64:	f200 809e 	bhi.w	8008da4 <HAL_TIM_ConfigClockSource+0x1c0>
 8008c68:	4a5a      	ldr	r2, [pc, #360]	@ (8008dd4 <HAL_TIM_ConfigClockSource+0x1f0>)
 8008c6a:	4293      	cmp	r3, r2
 8008c6c:	f000 8091 	beq.w	8008d92 <HAL_TIM_ConfigClockSource+0x1ae>
 8008c70:	4a58      	ldr	r2, [pc, #352]	@ (8008dd4 <HAL_TIM_ConfigClockSource+0x1f0>)
 8008c72:	4293      	cmp	r3, r2
 8008c74:	f200 8096 	bhi.w	8008da4 <HAL_TIM_ConfigClockSource+0x1c0>
 8008c78:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008c7c:	f000 8089 	beq.w	8008d92 <HAL_TIM_ConfigClockSource+0x1ae>
 8008c80:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008c84:	f200 808e 	bhi.w	8008da4 <HAL_TIM_ConfigClockSource+0x1c0>
 8008c88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c8c:	d03e      	beq.n	8008d0c <HAL_TIM_ConfigClockSource+0x128>
 8008c8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c92:	f200 8087 	bhi.w	8008da4 <HAL_TIM_ConfigClockSource+0x1c0>
 8008c96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c9a:	f000 8086 	beq.w	8008daa <HAL_TIM_ConfigClockSource+0x1c6>
 8008c9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ca2:	d87f      	bhi.n	8008da4 <HAL_TIM_ConfigClockSource+0x1c0>
 8008ca4:	2b70      	cmp	r3, #112	@ 0x70
 8008ca6:	d01a      	beq.n	8008cde <HAL_TIM_ConfigClockSource+0xfa>
 8008ca8:	2b70      	cmp	r3, #112	@ 0x70
 8008caa:	d87b      	bhi.n	8008da4 <HAL_TIM_ConfigClockSource+0x1c0>
 8008cac:	2b60      	cmp	r3, #96	@ 0x60
 8008cae:	d050      	beq.n	8008d52 <HAL_TIM_ConfigClockSource+0x16e>
 8008cb0:	2b60      	cmp	r3, #96	@ 0x60
 8008cb2:	d877      	bhi.n	8008da4 <HAL_TIM_ConfigClockSource+0x1c0>
 8008cb4:	2b50      	cmp	r3, #80	@ 0x50
 8008cb6:	d03c      	beq.n	8008d32 <HAL_TIM_ConfigClockSource+0x14e>
 8008cb8:	2b50      	cmp	r3, #80	@ 0x50
 8008cba:	d873      	bhi.n	8008da4 <HAL_TIM_ConfigClockSource+0x1c0>
 8008cbc:	2b40      	cmp	r3, #64	@ 0x40
 8008cbe:	d058      	beq.n	8008d72 <HAL_TIM_ConfigClockSource+0x18e>
 8008cc0:	2b40      	cmp	r3, #64	@ 0x40
 8008cc2:	d86f      	bhi.n	8008da4 <HAL_TIM_ConfigClockSource+0x1c0>
 8008cc4:	2b30      	cmp	r3, #48	@ 0x30
 8008cc6:	d064      	beq.n	8008d92 <HAL_TIM_ConfigClockSource+0x1ae>
 8008cc8:	2b30      	cmp	r3, #48	@ 0x30
 8008cca:	d86b      	bhi.n	8008da4 <HAL_TIM_ConfigClockSource+0x1c0>
 8008ccc:	2b20      	cmp	r3, #32
 8008cce:	d060      	beq.n	8008d92 <HAL_TIM_ConfigClockSource+0x1ae>
 8008cd0:	2b20      	cmp	r3, #32
 8008cd2:	d867      	bhi.n	8008da4 <HAL_TIM_ConfigClockSource+0x1c0>
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d05c      	beq.n	8008d92 <HAL_TIM_ConfigClockSource+0x1ae>
 8008cd8:	2b10      	cmp	r3, #16
 8008cda:	d05a      	beq.n	8008d92 <HAL_TIM_ConfigClockSource+0x1ae>
 8008cdc:	e062      	b.n	8008da4 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008cee:	f000 fce9 	bl	80096c4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	689b      	ldr	r3, [r3, #8]
 8008cf8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008cfa:	68bb      	ldr	r3, [r7, #8]
 8008cfc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008d00:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	68ba      	ldr	r2, [r7, #8]
 8008d08:	609a      	str	r2, [r3, #8]
      break;
 8008d0a:	e04f      	b.n	8008dac <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008d1c:	f000 fcd2 	bl	80096c4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	689a      	ldr	r2, [r3, #8]
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008d2e:	609a      	str	r2, [r3, #8]
      break;
 8008d30:	e03c      	b.n	8008dac <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d3e:	461a      	mov	r2, r3
 8008d40:	f000 fc44 	bl	80095cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	2150      	movs	r1, #80	@ 0x50
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	f000 fc9d 	bl	800968a <TIM_ITRx_SetConfig>
      break;
 8008d50:	e02c      	b.n	8008dac <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d5e:	461a      	mov	r2, r3
 8008d60:	f000 fc63 	bl	800962a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	2160      	movs	r1, #96	@ 0x60
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f000 fc8d 	bl	800968a <TIM_ITRx_SetConfig>
      break;
 8008d70:	e01c      	b.n	8008dac <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d7e:	461a      	mov	r2, r3
 8008d80:	f000 fc24 	bl	80095cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	2140      	movs	r1, #64	@ 0x40
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	f000 fc7d 	bl	800968a <TIM_ITRx_SetConfig>
      break;
 8008d90:	e00c      	b.n	8008dac <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681a      	ldr	r2, [r3, #0]
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	4619      	mov	r1, r3
 8008d9c:	4610      	mov	r0, r2
 8008d9e:	f000 fc74 	bl	800968a <TIM_ITRx_SetConfig>
      break;
 8008da2:	e003      	b.n	8008dac <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8008da4:	2301      	movs	r3, #1
 8008da6:	73fb      	strb	r3, [r7, #15]
      break;
 8008da8:	e000      	b.n	8008dac <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8008daa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2201      	movs	r2, #1
 8008db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2200      	movs	r2, #0
 8008db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	3710      	adds	r7, #16
 8008dc2:	46bd      	mov	sp, r7
 8008dc4:	bd80      	pop	{r7, pc}
 8008dc6:	bf00      	nop
 8008dc8:	00100070 	.word	0x00100070
 8008dcc:	00100040 	.word	0x00100040
 8008dd0:	00100030 	.word	0x00100030
 8008dd4:	00100020 	.word	0x00100020

08008dd8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b085      	sub	sp, #20
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
 8008de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	4a42      	ldr	r2, [pc, #264]	@ (8008ef4 <TIM_Base_SetConfig+0x11c>)
 8008dec:	4293      	cmp	r3, r2
 8008dee:	d00f      	beq.n	8008e10 <TIM_Base_SetConfig+0x38>
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008df6:	d00b      	beq.n	8008e10 <TIM_Base_SetConfig+0x38>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	4a3f      	ldr	r2, [pc, #252]	@ (8008ef8 <TIM_Base_SetConfig+0x120>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d007      	beq.n	8008e10 <TIM_Base_SetConfig+0x38>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	4a3e      	ldr	r2, [pc, #248]	@ (8008efc <TIM_Base_SetConfig+0x124>)
 8008e04:	4293      	cmp	r3, r2
 8008e06:	d003      	beq.n	8008e10 <TIM_Base_SetConfig+0x38>
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	4a3d      	ldr	r2, [pc, #244]	@ (8008f00 <TIM_Base_SetConfig+0x128>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d108      	bne.n	8008e22 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	685b      	ldr	r3, [r3, #4]
 8008e1c:	68fa      	ldr	r2, [r7, #12]
 8008e1e:	4313      	orrs	r3, r2
 8008e20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	4a33      	ldr	r2, [pc, #204]	@ (8008ef4 <TIM_Base_SetConfig+0x11c>)
 8008e26:	4293      	cmp	r3, r2
 8008e28:	d01b      	beq.n	8008e62 <TIM_Base_SetConfig+0x8a>
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e30:	d017      	beq.n	8008e62 <TIM_Base_SetConfig+0x8a>
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	4a30      	ldr	r2, [pc, #192]	@ (8008ef8 <TIM_Base_SetConfig+0x120>)
 8008e36:	4293      	cmp	r3, r2
 8008e38:	d013      	beq.n	8008e62 <TIM_Base_SetConfig+0x8a>
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	4a2f      	ldr	r2, [pc, #188]	@ (8008efc <TIM_Base_SetConfig+0x124>)
 8008e3e:	4293      	cmp	r3, r2
 8008e40:	d00f      	beq.n	8008e62 <TIM_Base_SetConfig+0x8a>
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	4a2e      	ldr	r2, [pc, #184]	@ (8008f00 <TIM_Base_SetConfig+0x128>)
 8008e46:	4293      	cmp	r3, r2
 8008e48:	d00b      	beq.n	8008e62 <TIM_Base_SetConfig+0x8a>
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	4a2d      	ldr	r2, [pc, #180]	@ (8008f04 <TIM_Base_SetConfig+0x12c>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d007      	beq.n	8008e62 <TIM_Base_SetConfig+0x8a>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	4a2c      	ldr	r2, [pc, #176]	@ (8008f08 <TIM_Base_SetConfig+0x130>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d003      	beq.n	8008e62 <TIM_Base_SetConfig+0x8a>
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	4a2b      	ldr	r2, [pc, #172]	@ (8008f0c <TIM_Base_SetConfig+0x134>)
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d108      	bne.n	8008e74 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008e68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	68db      	ldr	r3, [r3, #12]
 8008e6e:	68fa      	ldr	r2, [r7, #12]
 8008e70:	4313      	orrs	r3, r2
 8008e72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	695b      	ldr	r3, [r3, #20]
 8008e7e:	4313      	orrs	r3, r2
 8008e80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	68fa      	ldr	r2, [r7, #12]
 8008e86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	689a      	ldr	r2, [r3, #8]
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	681a      	ldr	r2, [r3, #0]
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	4a16      	ldr	r2, [pc, #88]	@ (8008ef4 <TIM_Base_SetConfig+0x11c>)
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	d00f      	beq.n	8008ec0 <TIM_Base_SetConfig+0xe8>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	4a17      	ldr	r2, [pc, #92]	@ (8008f00 <TIM_Base_SetConfig+0x128>)
 8008ea4:	4293      	cmp	r3, r2
 8008ea6:	d00b      	beq.n	8008ec0 <TIM_Base_SetConfig+0xe8>
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	4a16      	ldr	r2, [pc, #88]	@ (8008f04 <TIM_Base_SetConfig+0x12c>)
 8008eac:	4293      	cmp	r3, r2
 8008eae:	d007      	beq.n	8008ec0 <TIM_Base_SetConfig+0xe8>
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	4a15      	ldr	r2, [pc, #84]	@ (8008f08 <TIM_Base_SetConfig+0x130>)
 8008eb4:	4293      	cmp	r3, r2
 8008eb6:	d003      	beq.n	8008ec0 <TIM_Base_SetConfig+0xe8>
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	4a14      	ldr	r2, [pc, #80]	@ (8008f0c <TIM_Base_SetConfig+0x134>)
 8008ebc:	4293      	cmp	r3, r2
 8008ebe:	d103      	bne.n	8008ec8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	691a      	ldr	r2, [r3, #16]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2201      	movs	r2, #1
 8008ecc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	691b      	ldr	r3, [r3, #16]
 8008ed2:	f003 0301 	and.w	r3, r3, #1
 8008ed6:	2b01      	cmp	r3, #1
 8008ed8:	d105      	bne.n	8008ee6 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	691b      	ldr	r3, [r3, #16]
 8008ede:	f023 0201 	bic.w	r2, r3, #1
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	611a      	str	r2, [r3, #16]
  }
}
 8008ee6:	bf00      	nop
 8008ee8:	3714      	adds	r7, #20
 8008eea:	46bd      	mov	sp, r7
 8008eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef0:	4770      	bx	lr
 8008ef2:	bf00      	nop
 8008ef4:	40012c00 	.word	0x40012c00
 8008ef8:	40000400 	.word	0x40000400
 8008efc:	40000800 	.word	0x40000800
 8008f00:	40013400 	.word	0x40013400
 8008f04:	40014000 	.word	0x40014000
 8008f08:	40014400 	.word	0x40014400
 8008f0c:	40014800 	.word	0x40014800

08008f10 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f10:	b480      	push	{r7}
 8008f12:	b087      	sub	sp, #28
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
 8008f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6a1b      	ldr	r3, [r3, #32]
 8008f1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	6a1b      	ldr	r3, [r3, #32]
 8008f24:	f023 0201 	bic.w	r2, r3, #1
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	685b      	ldr	r3, [r3, #4]
 8008f30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	699b      	ldr	r3, [r3, #24]
 8008f36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008f3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	f023 0303 	bic.w	r3, r3, #3
 8008f4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008f4c:	683b      	ldr	r3, [r7, #0]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	68fa      	ldr	r2, [r7, #12]
 8008f52:	4313      	orrs	r3, r2
 8008f54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008f56:	697b      	ldr	r3, [r7, #20]
 8008f58:	f023 0302 	bic.w	r3, r3, #2
 8008f5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	689b      	ldr	r3, [r3, #8]
 8008f62:	697a      	ldr	r2, [r7, #20]
 8008f64:	4313      	orrs	r3, r2
 8008f66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	4a2c      	ldr	r2, [pc, #176]	@ (800901c <TIM_OC1_SetConfig+0x10c>)
 8008f6c:	4293      	cmp	r3, r2
 8008f6e:	d00f      	beq.n	8008f90 <TIM_OC1_SetConfig+0x80>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	4a2b      	ldr	r2, [pc, #172]	@ (8009020 <TIM_OC1_SetConfig+0x110>)
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d00b      	beq.n	8008f90 <TIM_OC1_SetConfig+0x80>
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	4a2a      	ldr	r2, [pc, #168]	@ (8009024 <TIM_OC1_SetConfig+0x114>)
 8008f7c:	4293      	cmp	r3, r2
 8008f7e:	d007      	beq.n	8008f90 <TIM_OC1_SetConfig+0x80>
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	4a29      	ldr	r2, [pc, #164]	@ (8009028 <TIM_OC1_SetConfig+0x118>)
 8008f84:	4293      	cmp	r3, r2
 8008f86:	d003      	beq.n	8008f90 <TIM_OC1_SetConfig+0x80>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	4a28      	ldr	r2, [pc, #160]	@ (800902c <TIM_OC1_SetConfig+0x11c>)
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	d10c      	bne.n	8008faa <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008f90:	697b      	ldr	r3, [r7, #20]
 8008f92:	f023 0308 	bic.w	r3, r3, #8
 8008f96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	68db      	ldr	r3, [r3, #12]
 8008f9c:	697a      	ldr	r2, [r7, #20]
 8008f9e:	4313      	orrs	r3, r2
 8008fa0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008fa2:	697b      	ldr	r3, [r7, #20]
 8008fa4:	f023 0304 	bic.w	r3, r3, #4
 8008fa8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	4a1b      	ldr	r2, [pc, #108]	@ (800901c <TIM_OC1_SetConfig+0x10c>)
 8008fae:	4293      	cmp	r3, r2
 8008fb0:	d00f      	beq.n	8008fd2 <TIM_OC1_SetConfig+0xc2>
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	4a1a      	ldr	r2, [pc, #104]	@ (8009020 <TIM_OC1_SetConfig+0x110>)
 8008fb6:	4293      	cmp	r3, r2
 8008fb8:	d00b      	beq.n	8008fd2 <TIM_OC1_SetConfig+0xc2>
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	4a19      	ldr	r2, [pc, #100]	@ (8009024 <TIM_OC1_SetConfig+0x114>)
 8008fbe:	4293      	cmp	r3, r2
 8008fc0:	d007      	beq.n	8008fd2 <TIM_OC1_SetConfig+0xc2>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	4a18      	ldr	r2, [pc, #96]	@ (8009028 <TIM_OC1_SetConfig+0x118>)
 8008fc6:	4293      	cmp	r3, r2
 8008fc8:	d003      	beq.n	8008fd2 <TIM_OC1_SetConfig+0xc2>
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	4a17      	ldr	r2, [pc, #92]	@ (800902c <TIM_OC1_SetConfig+0x11c>)
 8008fce:	4293      	cmp	r3, r2
 8008fd0:	d111      	bne.n	8008ff6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008fd2:	693b      	ldr	r3, [r7, #16]
 8008fd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008fd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008fda:	693b      	ldr	r3, [r7, #16]
 8008fdc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008fe0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	695b      	ldr	r3, [r3, #20]
 8008fe6:	693a      	ldr	r2, [r7, #16]
 8008fe8:	4313      	orrs	r3, r2
 8008fea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008fec:	683b      	ldr	r3, [r7, #0]
 8008fee:	699b      	ldr	r3, [r3, #24]
 8008ff0:	693a      	ldr	r2, [r7, #16]
 8008ff2:	4313      	orrs	r3, r2
 8008ff4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	693a      	ldr	r2, [r7, #16]
 8008ffa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	68fa      	ldr	r2, [r7, #12]
 8009000:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	685a      	ldr	r2, [r3, #4]
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	697a      	ldr	r2, [r7, #20]
 800900e:	621a      	str	r2, [r3, #32]
}
 8009010:	bf00      	nop
 8009012:	371c      	adds	r7, #28
 8009014:	46bd      	mov	sp, r7
 8009016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901a:	4770      	bx	lr
 800901c:	40012c00 	.word	0x40012c00
 8009020:	40013400 	.word	0x40013400
 8009024:	40014000 	.word	0x40014000
 8009028:	40014400 	.word	0x40014400
 800902c:	40014800 	.word	0x40014800

08009030 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009030:	b480      	push	{r7}
 8009032:	b087      	sub	sp, #28
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
 8009038:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	6a1b      	ldr	r3, [r3, #32]
 800903e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	6a1b      	ldr	r3, [r3, #32]
 8009044:	f023 0210 	bic.w	r2, r3, #16
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	685b      	ldr	r3, [r3, #4]
 8009050:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	699b      	ldr	r3, [r3, #24]
 8009056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800905e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009062:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800906a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	021b      	lsls	r3, r3, #8
 8009072:	68fa      	ldr	r2, [r7, #12]
 8009074:	4313      	orrs	r3, r2
 8009076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009078:	697b      	ldr	r3, [r7, #20]
 800907a:	f023 0320 	bic.w	r3, r3, #32
 800907e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	689b      	ldr	r3, [r3, #8]
 8009084:	011b      	lsls	r3, r3, #4
 8009086:	697a      	ldr	r2, [r7, #20]
 8009088:	4313      	orrs	r3, r2
 800908a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	4a28      	ldr	r2, [pc, #160]	@ (8009130 <TIM_OC2_SetConfig+0x100>)
 8009090:	4293      	cmp	r3, r2
 8009092:	d003      	beq.n	800909c <TIM_OC2_SetConfig+0x6c>
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	4a27      	ldr	r2, [pc, #156]	@ (8009134 <TIM_OC2_SetConfig+0x104>)
 8009098:	4293      	cmp	r3, r2
 800909a:	d10d      	bne.n	80090b8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800909c:	697b      	ldr	r3, [r7, #20]
 800909e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80090a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	68db      	ldr	r3, [r3, #12]
 80090a8:	011b      	lsls	r3, r3, #4
 80090aa:	697a      	ldr	r2, [r7, #20]
 80090ac:	4313      	orrs	r3, r2
 80090ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80090b0:	697b      	ldr	r3, [r7, #20]
 80090b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80090b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	4a1d      	ldr	r2, [pc, #116]	@ (8009130 <TIM_OC2_SetConfig+0x100>)
 80090bc:	4293      	cmp	r3, r2
 80090be:	d00f      	beq.n	80090e0 <TIM_OC2_SetConfig+0xb0>
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	4a1c      	ldr	r2, [pc, #112]	@ (8009134 <TIM_OC2_SetConfig+0x104>)
 80090c4:	4293      	cmp	r3, r2
 80090c6:	d00b      	beq.n	80090e0 <TIM_OC2_SetConfig+0xb0>
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	4a1b      	ldr	r2, [pc, #108]	@ (8009138 <TIM_OC2_SetConfig+0x108>)
 80090cc:	4293      	cmp	r3, r2
 80090ce:	d007      	beq.n	80090e0 <TIM_OC2_SetConfig+0xb0>
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	4a1a      	ldr	r2, [pc, #104]	@ (800913c <TIM_OC2_SetConfig+0x10c>)
 80090d4:	4293      	cmp	r3, r2
 80090d6:	d003      	beq.n	80090e0 <TIM_OC2_SetConfig+0xb0>
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	4a19      	ldr	r2, [pc, #100]	@ (8009140 <TIM_OC2_SetConfig+0x110>)
 80090dc:	4293      	cmp	r3, r2
 80090de:	d113      	bne.n	8009108 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80090e0:	693b      	ldr	r3, [r7, #16]
 80090e2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80090e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80090e8:	693b      	ldr	r3, [r7, #16]
 80090ea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80090ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	695b      	ldr	r3, [r3, #20]
 80090f4:	009b      	lsls	r3, r3, #2
 80090f6:	693a      	ldr	r2, [r7, #16]
 80090f8:	4313      	orrs	r3, r2
 80090fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	699b      	ldr	r3, [r3, #24]
 8009100:	009b      	lsls	r3, r3, #2
 8009102:	693a      	ldr	r2, [r7, #16]
 8009104:	4313      	orrs	r3, r2
 8009106:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	693a      	ldr	r2, [r7, #16]
 800910c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	68fa      	ldr	r2, [r7, #12]
 8009112:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	685a      	ldr	r2, [r3, #4]
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	697a      	ldr	r2, [r7, #20]
 8009120:	621a      	str	r2, [r3, #32]
}
 8009122:	bf00      	nop
 8009124:	371c      	adds	r7, #28
 8009126:	46bd      	mov	sp, r7
 8009128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912c:	4770      	bx	lr
 800912e:	bf00      	nop
 8009130:	40012c00 	.word	0x40012c00
 8009134:	40013400 	.word	0x40013400
 8009138:	40014000 	.word	0x40014000
 800913c:	40014400 	.word	0x40014400
 8009140:	40014800 	.word	0x40014800

08009144 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009144:	b480      	push	{r7}
 8009146:	b087      	sub	sp, #28
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
 800914c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6a1b      	ldr	r3, [r3, #32]
 8009152:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	6a1b      	ldr	r3, [r3, #32]
 8009158:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	685b      	ldr	r3, [r3, #4]
 8009164:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	69db      	ldr	r3, [r3, #28]
 800916a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009172:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009176:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	f023 0303 	bic.w	r3, r3, #3
 800917e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	68fa      	ldr	r2, [r7, #12]
 8009186:	4313      	orrs	r3, r2
 8009188:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800918a:	697b      	ldr	r3, [r7, #20]
 800918c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009190:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	689b      	ldr	r3, [r3, #8]
 8009196:	021b      	lsls	r3, r3, #8
 8009198:	697a      	ldr	r2, [r7, #20]
 800919a:	4313      	orrs	r3, r2
 800919c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	4a27      	ldr	r2, [pc, #156]	@ (8009240 <TIM_OC3_SetConfig+0xfc>)
 80091a2:	4293      	cmp	r3, r2
 80091a4:	d003      	beq.n	80091ae <TIM_OC3_SetConfig+0x6a>
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	4a26      	ldr	r2, [pc, #152]	@ (8009244 <TIM_OC3_SetConfig+0x100>)
 80091aa:	4293      	cmp	r3, r2
 80091ac:	d10d      	bne.n	80091ca <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80091ae:	697b      	ldr	r3, [r7, #20]
 80091b0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80091b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80091b6:	683b      	ldr	r3, [r7, #0]
 80091b8:	68db      	ldr	r3, [r3, #12]
 80091ba:	021b      	lsls	r3, r3, #8
 80091bc:	697a      	ldr	r2, [r7, #20]
 80091be:	4313      	orrs	r3, r2
 80091c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80091c2:	697b      	ldr	r3, [r7, #20]
 80091c4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80091c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	4a1c      	ldr	r2, [pc, #112]	@ (8009240 <TIM_OC3_SetConfig+0xfc>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d00f      	beq.n	80091f2 <TIM_OC3_SetConfig+0xae>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	4a1b      	ldr	r2, [pc, #108]	@ (8009244 <TIM_OC3_SetConfig+0x100>)
 80091d6:	4293      	cmp	r3, r2
 80091d8:	d00b      	beq.n	80091f2 <TIM_OC3_SetConfig+0xae>
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	4a1a      	ldr	r2, [pc, #104]	@ (8009248 <TIM_OC3_SetConfig+0x104>)
 80091de:	4293      	cmp	r3, r2
 80091e0:	d007      	beq.n	80091f2 <TIM_OC3_SetConfig+0xae>
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	4a19      	ldr	r2, [pc, #100]	@ (800924c <TIM_OC3_SetConfig+0x108>)
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d003      	beq.n	80091f2 <TIM_OC3_SetConfig+0xae>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	4a18      	ldr	r2, [pc, #96]	@ (8009250 <TIM_OC3_SetConfig+0x10c>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d113      	bne.n	800921a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80091f2:	693b      	ldr	r3, [r7, #16]
 80091f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80091f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80091fa:	693b      	ldr	r3, [r7, #16]
 80091fc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009200:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	695b      	ldr	r3, [r3, #20]
 8009206:	011b      	lsls	r3, r3, #4
 8009208:	693a      	ldr	r2, [r7, #16]
 800920a:	4313      	orrs	r3, r2
 800920c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	699b      	ldr	r3, [r3, #24]
 8009212:	011b      	lsls	r3, r3, #4
 8009214:	693a      	ldr	r2, [r7, #16]
 8009216:	4313      	orrs	r3, r2
 8009218:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	693a      	ldr	r2, [r7, #16]
 800921e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	68fa      	ldr	r2, [r7, #12]
 8009224:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	685a      	ldr	r2, [r3, #4]
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	697a      	ldr	r2, [r7, #20]
 8009232:	621a      	str	r2, [r3, #32]
}
 8009234:	bf00      	nop
 8009236:	371c      	adds	r7, #28
 8009238:	46bd      	mov	sp, r7
 800923a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923e:	4770      	bx	lr
 8009240:	40012c00 	.word	0x40012c00
 8009244:	40013400 	.word	0x40013400
 8009248:	40014000 	.word	0x40014000
 800924c:	40014400 	.word	0x40014400
 8009250:	40014800 	.word	0x40014800

08009254 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009254:	b480      	push	{r7}
 8009256:	b087      	sub	sp, #28
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
 800925c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6a1b      	ldr	r3, [r3, #32]
 8009262:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6a1b      	ldr	r3, [r3, #32]
 8009268:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	685b      	ldr	r3, [r3, #4]
 8009274:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	69db      	ldr	r3, [r3, #28]
 800927a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009282:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009286:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800928e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009290:	683b      	ldr	r3, [r7, #0]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	021b      	lsls	r3, r3, #8
 8009296:	68fa      	ldr	r2, [r7, #12]
 8009298:	4313      	orrs	r3, r2
 800929a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800929c:	697b      	ldr	r3, [r7, #20]
 800929e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80092a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	689b      	ldr	r3, [r3, #8]
 80092a8:	031b      	lsls	r3, r3, #12
 80092aa:	697a      	ldr	r2, [r7, #20]
 80092ac:	4313      	orrs	r3, r2
 80092ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	4a28      	ldr	r2, [pc, #160]	@ (8009354 <TIM_OC4_SetConfig+0x100>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d003      	beq.n	80092c0 <TIM_OC4_SetConfig+0x6c>
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	4a27      	ldr	r2, [pc, #156]	@ (8009358 <TIM_OC4_SetConfig+0x104>)
 80092bc:	4293      	cmp	r3, r2
 80092be:	d10d      	bne.n	80092dc <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80092c0:	697b      	ldr	r3, [r7, #20]
 80092c2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80092c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	68db      	ldr	r3, [r3, #12]
 80092cc:	031b      	lsls	r3, r3, #12
 80092ce:	697a      	ldr	r2, [r7, #20]
 80092d0:	4313      	orrs	r3, r2
 80092d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80092d4:	697b      	ldr	r3, [r7, #20]
 80092d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80092da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	4a1d      	ldr	r2, [pc, #116]	@ (8009354 <TIM_OC4_SetConfig+0x100>)
 80092e0:	4293      	cmp	r3, r2
 80092e2:	d00f      	beq.n	8009304 <TIM_OC4_SetConfig+0xb0>
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	4a1c      	ldr	r2, [pc, #112]	@ (8009358 <TIM_OC4_SetConfig+0x104>)
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d00b      	beq.n	8009304 <TIM_OC4_SetConfig+0xb0>
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	4a1b      	ldr	r2, [pc, #108]	@ (800935c <TIM_OC4_SetConfig+0x108>)
 80092f0:	4293      	cmp	r3, r2
 80092f2:	d007      	beq.n	8009304 <TIM_OC4_SetConfig+0xb0>
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	4a1a      	ldr	r2, [pc, #104]	@ (8009360 <TIM_OC4_SetConfig+0x10c>)
 80092f8:	4293      	cmp	r3, r2
 80092fa:	d003      	beq.n	8009304 <TIM_OC4_SetConfig+0xb0>
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	4a19      	ldr	r2, [pc, #100]	@ (8009364 <TIM_OC4_SetConfig+0x110>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d113      	bne.n	800932c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009304:	693b      	ldr	r3, [r7, #16]
 8009306:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800930a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009312:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	695b      	ldr	r3, [r3, #20]
 8009318:	019b      	lsls	r3, r3, #6
 800931a:	693a      	ldr	r2, [r7, #16]
 800931c:	4313      	orrs	r3, r2
 800931e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009320:	683b      	ldr	r3, [r7, #0]
 8009322:	699b      	ldr	r3, [r3, #24]
 8009324:	019b      	lsls	r3, r3, #6
 8009326:	693a      	ldr	r2, [r7, #16]
 8009328:	4313      	orrs	r3, r2
 800932a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	693a      	ldr	r2, [r7, #16]
 8009330:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	68fa      	ldr	r2, [r7, #12]
 8009336:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009338:	683b      	ldr	r3, [r7, #0]
 800933a:	685a      	ldr	r2, [r3, #4]
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	697a      	ldr	r2, [r7, #20]
 8009344:	621a      	str	r2, [r3, #32]
}
 8009346:	bf00      	nop
 8009348:	371c      	adds	r7, #28
 800934a:	46bd      	mov	sp, r7
 800934c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009350:	4770      	bx	lr
 8009352:	bf00      	nop
 8009354:	40012c00 	.word	0x40012c00
 8009358:	40013400 	.word	0x40013400
 800935c:	40014000 	.word	0x40014000
 8009360:	40014400 	.word	0x40014400
 8009364:	40014800 	.word	0x40014800

08009368 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009368:	b480      	push	{r7}
 800936a:	b087      	sub	sp, #28
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
 8009370:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6a1b      	ldr	r3, [r3, #32]
 8009376:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	6a1b      	ldr	r3, [r3, #32]
 800937c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	685b      	ldr	r3, [r3, #4]
 8009388:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800938e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009396:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800939a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	68fa      	ldr	r2, [r7, #12]
 80093a2:	4313      	orrs	r3, r2
 80093a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80093a6:	693b      	ldr	r3, [r7, #16]
 80093a8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80093ac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	689b      	ldr	r3, [r3, #8]
 80093b2:	041b      	lsls	r3, r3, #16
 80093b4:	693a      	ldr	r2, [r7, #16]
 80093b6:	4313      	orrs	r3, r2
 80093b8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	4a17      	ldr	r2, [pc, #92]	@ (800941c <TIM_OC5_SetConfig+0xb4>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	d00f      	beq.n	80093e2 <TIM_OC5_SetConfig+0x7a>
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	4a16      	ldr	r2, [pc, #88]	@ (8009420 <TIM_OC5_SetConfig+0xb8>)
 80093c6:	4293      	cmp	r3, r2
 80093c8:	d00b      	beq.n	80093e2 <TIM_OC5_SetConfig+0x7a>
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	4a15      	ldr	r2, [pc, #84]	@ (8009424 <TIM_OC5_SetConfig+0xbc>)
 80093ce:	4293      	cmp	r3, r2
 80093d0:	d007      	beq.n	80093e2 <TIM_OC5_SetConfig+0x7a>
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	4a14      	ldr	r2, [pc, #80]	@ (8009428 <TIM_OC5_SetConfig+0xc0>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d003      	beq.n	80093e2 <TIM_OC5_SetConfig+0x7a>
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	4a13      	ldr	r2, [pc, #76]	@ (800942c <TIM_OC5_SetConfig+0xc4>)
 80093de:	4293      	cmp	r3, r2
 80093e0:	d109      	bne.n	80093f6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80093e2:	697b      	ldr	r3, [r7, #20]
 80093e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80093e8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	695b      	ldr	r3, [r3, #20]
 80093ee:	021b      	lsls	r3, r3, #8
 80093f0:	697a      	ldr	r2, [r7, #20]
 80093f2:	4313      	orrs	r3, r2
 80093f4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	697a      	ldr	r2, [r7, #20]
 80093fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	68fa      	ldr	r2, [r7, #12]
 8009400:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	685a      	ldr	r2, [r3, #4]
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	693a      	ldr	r2, [r7, #16]
 800940e:	621a      	str	r2, [r3, #32]
}
 8009410:	bf00      	nop
 8009412:	371c      	adds	r7, #28
 8009414:	46bd      	mov	sp, r7
 8009416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941a:	4770      	bx	lr
 800941c:	40012c00 	.word	0x40012c00
 8009420:	40013400 	.word	0x40013400
 8009424:	40014000 	.word	0x40014000
 8009428:	40014400 	.word	0x40014400
 800942c:	40014800 	.word	0x40014800

08009430 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009430:	b480      	push	{r7}
 8009432:	b087      	sub	sp, #28
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
 8009438:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	6a1b      	ldr	r3, [r3, #32]
 800943e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	6a1b      	ldr	r3, [r3, #32]
 8009444:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	685b      	ldr	r3, [r3, #4]
 8009450:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800945e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009462:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	021b      	lsls	r3, r3, #8
 800946a:	68fa      	ldr	r2, [r7, #12]
 800946c:	4313      	orrs	r3, r2
 800946e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009470:	693b      	ldr	r3, [r7, #16]
 8009472:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009476:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	689b      	ldr	r3, [r3, #8]
 800947c:	051b      	lsls	r3, r3, #20
 800947e:	693a      	ldr	r2, [r7, #16]
 8009480:	4313      	orrs	r3, r2
 8009482:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	4a18      	ldr	r2, [pc, #96]	@ (80094e8 <TIM_OC6_SetConfig+0xb8>)
 8009488:	4293      	cmp	r3, r2
 800948a:	d00f      	beq.n	80094ac <TIM_OC6_SetConfig+0x7c>
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	4a17      	ldr	r2, [pc, #92]	@ (80094ec <TIM_OC6_SetConfig+0xbc>)
 8009490:	4293      	cmp	r3, r2
 8009492:	d00b      	beq.n	80094ac <TIM_OC6_SetConfig+0x7c>
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	4a16      	ldr	r2, [pc, #88]	@ (80094f0 <TIM_OC6_SetConfig+0xc0>)
 8009498:	4293      	cmp	r3, r2
 800949a:	d007      	beq.n	80094ac <TIM_OC6_SetConfig+0x7c>
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	4a15      	ldr	r2, [pc, #84]	@ (80094f4 <TIM_OC6_SetConfig+0xc4>)
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d003      	beq.n	80094ac <TIM_OC6_SetConfig+0x7c>
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	4a14      	ldr	r2, [pc, #80]	@ (80094f8 <TIM_OC6_SetConfig+0xc8>)
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d109      	bne.n	80094c0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80094ac:	697b      	ldr	r3, [r7, #20]
 80094ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80094b2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80094b4:	683b      	ldr	r3, [r7, #0]
 80094b6:	695b      	ldr	r3, [r3, #20]
 80094b8:	029b      	lsls	r3, r3, #10
 80094ba:	697a      	ldr	r2, [r7, #20]
 80094bc:	4313      	orrs	r3, r2
 80094be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	697a      	ldr	r2, [r7, #20]
 80094c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	68fa      	ldr	r2, [r7, #12]
 80094ca:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80094cc:	683b      	ldr	r3, [r7, #0]
 80094ce:	685a      	ldr	r2, [r3, #4]
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	693a      	ldr	r2, [r7, #16]
 80094d8:	621a      	str	r2, [r3, #32]
}
 80094da:	bf00      	nop
 80094dc:	371c      	adds	r7, #28
 80094de:	46bd      	mov	sp, r7
 80094e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e4:	4770      	bx	lr
 80094e6:	bf00      	nop
 80094e8:	40012c00 	.word	0x40012c00
 80094ec:	40013400 	.word	0x40013400
 80094f0:	40014000 	.word	0x40014000
 80094f4:	40014400 	.word	0x40014400
 80094f8:	40014800 	.word	0x40014800

080094fc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80094fc:	b480      	push	{r7}
 80094fe:	b087      	sub	sp, #28
 8009500:	af00      	add	r7, sp, #0
 8009502:	60f8      	str	r0, [r7, #12]
 8009504:	60b9      	str	r1, [r7, #8]
 8009506:	607a      	str	r2, [r7, #4]
 8009508:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	6a1b      	ldr	r3, [r3, #32]
 800950e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	6a1b      	ldr	r3, [r3, #32]
 8009514:	f023 0201 	bic.w	r2, r3, #1
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	699b      	ldr	r3, [r3, #24]
 8009520:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	4a24      	ldr	r2, [pc, #144]	@ (80095b8 <TIM_TI1_SetConfig+0xbc>)
 8009526:	4293      	cmp	r3, r2
 8009528:	d013      	beq.n	8009552 <TIM_TI1_SetConfig+0x56>
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009530:	d00f      	beq.n	8009552 <TIM_TI1_SetConfig+0x56>
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	4a21      	ldr	r2, [pc, #132]	@ (80095bc <TIM_TI1_SetConfig+0xc0>)
 8009536:	4293      	cmp	r3, r2
 8009538:	d00b      	beq.n	8009552 <TIM_TI1_SetConfig+0x56>
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	4a20      	ldr	r2, [pc, #128]	@ (80095c0 <TIM_TI1_SetConfig+0xc4>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d007      	beq.n	8009552 <TIM_TI1_SetConfig+0x56>
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	4a1f      	ldr	r2, [pc, #124]	@ (80095c4 <TIM_TI1_SetConfig+0xc8>)
 8009546:	4293      	cmp	r3, r2
 8009548:	d003      	beq.n	8009552 <TIM_TI1_SetConfig+0x56>
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	4a1e      	ldr	r2, [pc, #120]	@ (80095c8 <TIM_TI1_SetConfig+0xcc>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d101      	bne.n	8009556 <TIM_TI1_SetConfig+0x5a>
 8009552:	2301      	movs	r3, #1
 8009554:	e000      	b.n	8009558 <TIM_TI1_SetConfig+0x5c>
 8009556:	2300      	movs	r3, #0
 8009558:	2b00      	cmp	r3, #0
 800955a:	d008      	beq.n	800956e <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800955c:	697b      	ldr	r3, [r7, #20]
 800955e:	f023 0303 	bic.w	r3, r3, #3
 8009562:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009564:	697a      	ldr	r2, [r7, #20]
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	4313      	orrs	r3, r2
 800956a:	617b      	str	r3, [r7, #20]
 800956c:	e003      	b.n	8009576 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800956e:	697b      	ldr	r3, [r7, #20]
 8009570:	f043 0301 	orr.w	r3, r3, #1
 8009574:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009576:	697b      	ldr	r3, [r7, #20]
 8009578:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800957c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	011b      	lsls	r3, r3, #4
 8009582:	b2db      	uxtb	r3, r3
 8009584:	697a      	ldr	r2, [r7, #20]
 8009586:	4313      	orrs	r3, r2
 8009588:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800958a:	693b      	ldr	r3, [r7, #16]
 800958c:	f023 030a 	bic.w	r3, r3, #10
 8009590:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8009592:	68bb      	ldr	r3, [r7, #8]
 8009594:	f003 030a 	and.w	r3, r3, #10
 8009598:	693a      	ldr	r2, [r7, #16]
 800959a:	4313      	orrs	r3, r2
 800959c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	697a      	ldr	r2, [r7, #20]
 80095a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	693a      	ldr	r2, [r7, #16]
 80095a8:	621a      	str	r2, [r3, #32]
}
 80095aa:	bf00      	nop
 80095ac:	371c      	adds	r7, #28
 80095ae:	46bd      	mov	sp, r7
 80095b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b4:	4770      	bx	lr
 80095b6:	bf00      	nop
 80095b8:	40012c00 	.word	0x40012c00
 80095bc:	40000400 	.word	0x40000400
 80095c0:	40000800 	.word	0x40000800
 80095c4:	40013400 	.word	0x40013400
 80095c8:	40014000 	.word	0x40014000

080095cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80095cc:	b480      	push	{r7}
 80095ce:	b087      	sub	sp, #28
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	60f8      	str	r0, [r7, #12]
 80095d4:	60b9      	str	r1, [r7, #8]
 80095d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	6a1b      	ldr	r3, [r3, #32]
 80095dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	6a1b      	ldr	r3, [r3, #32]
 80095e2:	f023 0201 	bic.w	r2, r3, #1
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	699b      	ldr	r3, [r3, #24]
 80095ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80095f0:	693b      	ldr	r3, [r7, #16]
 80095f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80095f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	011b      	lsls	r3, r3, #4
 80095fc:	693a      	ldr	r2, [r7, #16]
 80095fe:	4313      	orrs	r3, r2
 8009600:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009602:	697b      	ldr	r3, [r7, #20]
 8009604:	f023 030a 	bic.w	r3, r3, #10
 8009608:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800960a:	697a      	ldr	r2, [r7, #20]
 800960c:	68bb      	ldr	r3, [r7, #8]
 800960e:	4313      	orrs	r3, r2
 8009610:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	693a      	ldr	r2, [r7, #16]
 8009616:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	697a      	ldr	r2, [r7, #20]
 800961c:	621a      	str	r2, [r3, #32]
}
 800961e:	bf00      	nop
 8009620:	371c      	adds	r7, #28
 8009622:	46bd      	mov	sp, r7
 8009624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009628:	4770      	bx	lr

0800962a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800962a:	b480      	push	{r7}
 800962c:	b087      	sub	sp, #28
 800962e:	af00      	add	r7, sp, #0
 8009630:	60f8      	str	r0, [r7, #12]
 8009632:	60b9      	str	r1, [r7, #8]
 8009634:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	6a1b      	ldr	r3, [r3, #32]
 800963a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	6a1b      	ldr	r3, [r3, #32]
 8009640:	f023 0210 	bic.w	r2, r3, #16
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	699b      	ldr	r3, [r3, #24]
 800964c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800964e:	693b      	ldr	r3, [r7, #16]
 8009650:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009654:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	031b      	lsls	r3, r3, #12
 800965a:	693a      	ldr	r2, [r7, #16]
 800965c:	4313      	orrs	r3, r2
 800965e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009660:	697b      	ldr	r3, [r7, #20]
 8009662:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009666:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009668:	68bb      	ldr	r3, [r7, #8]
 800966a:	011b      	lsls	r3, r3, #4
 800966c:	697a      	ldr	r2, [r7, #20]
 800966e:	4313      	orrs	r3, r2
 8009670:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	693a      	ldr	r2, [r7, #16]
 8009676:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	697a      	ldr	r2, [r7, #20]
 800967c:	621a      	str	r2, [r3, #32]
}
 800967e:	bf00      	nop
 8009680:	371c      	adds	r7, #28
 8009682:	46bd      	mov	sp, r7
 8009684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009688:	4770      	bx	lr

0800968a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800968a:	b480      	push	{r7}
 800968c:	b085      	sub	sp, #20
 800968e:	af00      	add	r7, sp, #0
 8009690:	6078      	str	r0, [r7, #4]
 8009692:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	689b      	ldr	r3, [r3, #8]
 8009698:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80096a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80096a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80096a6:	683a      	ldr	r2, [r7, #0]
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	4313      	orrs	r3, r2
 80096ac:	f043 0307 	orr.w	r3, r3, #7
 80096b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	68fa      	ldr	r2, [r7, #12]
 80096b6:	609a      	str	r2, [r3, #8]
}
 80096b8:	bf00      	nop
 80096ba:	3714      	adds	r7, #20
 80096bc:	46bd      	mov	sp, r7
 80096be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c2:	4770      	bx	lr

080096c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80096c4:	b480      	push	{r7}
 80096c6:	b087      	sub	sp, #28
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	60f8      	str	r0, [r7, #12]
 80096cc:	60b9      	str	r1, [r7, #8]
 80096ce:	607a      	str	r2, [r7, #4]
 80096d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	689b      	ldr	r3, [r3, #8]
 80096d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80096d8:	697b      	ldr	r3, [r7, #20]
 80096da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80096de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	021a      	lsls	r2, r3, #8
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	431a      	orrs	r2, r3
 80096e8:	68bb      	ldr	r3, [r7, #8]
 80096ea:	4313      	orrs	r3, r2
 80096ec:	697a      	ldr	r2, [r7, #20]
 80096ee:	4313      	orrs	r3, r2
 80096f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	697a      	ldr	r2, [r7, #20]
 80096f6:	609a      	str	r2, [r3, #8]
}
 80096f8:	bf00      	nop
 80096fa:	371c      	adds	r7, #28
 80096fc:	46bd      	mov	sp, r7
 80096fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009702:	4770      	bx	lr

08009704 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009704:	b480      	push	{r7}
 8009706:	b087      	sub	sp, #28
 8009708:	af00      	add	r7, sp, #0
 800970a:	60f8      	str	r0, [r7, #12]
 800970c:	60b9      	str	r1, [r7, #8]
 800970e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009710:	68bb      	ldr	r3, [r7, #8]
 8009712:	f003 031f 	and.w	r3, r3, #31
 8009716:	2201      	movs	r2, #1
 8009718:	fa02 f303 	lsl.w	r3, r2, r3
 800971c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	6a1a      	ldr	r2, [r3, #32]
 8009722:	697b      	ldr	r3, [r7, #20]
 8009724:	43db      	mvns	r3, r3
 8009726:	401a      	ands	r2, r3
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	6a1a      	ldr	r2, [r3, #32]
 8009730:	68bb      	ldr	r3, [r7, #8]
 8009732:	f003 031f 	and.w	r3, r3, #31
 8009736:	6879      	ldr	r1, [r7, #4]
 8009738:	fa01 f303 	lsl.w	r3, r1, r3
 800973c:	431a      	orrs	r2, r3
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	621a      	str	r2, [r3, #32]
}
 8009742:	bf00      	nop
 8009744:	371c      	adds	r7, #28
 8009746:	46bd      	mov	sp, r7
 8009748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974c:	4770      	bx	lr

0800974e <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 800974e:	b580      	push	{r7, lr}
 8009750:	b08a      	sub	sp, #40	@ 0x28
 8009752:	af00      	add	r7, sp, #0
 8009754:	6078      	str	r0, [r7, #4]
 8009756:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d101      	bne.n	8009762 <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 800975e:	2301      	movs	r3, #1
 8009760:	e0a0      	b.n	80098a4 <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009768:	b2db      	uxtb	r3, r3
 800976a:	2b00      	cmp	r3, #0
 800976c:	d106      	bne.n	800977c <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	2200      	movs	r2, #0
 8009772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 8009776:	6878      	ldr	r0, [r7, #4]
 8009778:	f000 f898 	bl	80098ac <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2202      	movs	r2, #2
 8009780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681a      	ldr	r2, [r3, #0]
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	3304      	adds	r3, #4
 800978c:	4619      	mov	r1, r3
 800978e:	4610      	mov	r0, r2
 8009790:	f7ff fb22 	bl	8008dd8 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	6818      	ldr	r0, [r3, #0]
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	6819      	ldr	r1, [r3, #0]
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	689b      	ldr	r3, [r3, #8]
 80097a0:	2203      	movs	r2, #3
 80097a2:	f7ff feab 	bl	80094fc <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	699a      	ldr	r2, [r3, #24]
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f022 020c 	bic.w	r2, r2, #12
 80097b4:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	6999      	ldr	r1, [r3, #24]
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	685a      	ldr	r2, [r3, #4]
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	430a      	orrs	r2, r1
 80097c6:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	685a      	ldr	r2, [r3, #4]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80097d6:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	689b      	ldr	r3, [r3, #8]
 80097de:	687a      	ldr	r2, [r7, #4]
 80097e0:	6812      	ldr	r2, [r2, #0]
 80097e2:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80097e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097ea:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	689a      	ldr	r2, [r3, #8]
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80097fa:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	689b      	ldr	r3, [r3, #8]
 8009802:	687a      	ldr	r2, [r7, #4]
 8009804:	6812      	ldr	r2, [r2, #0]
 8009806:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800980a:	f023 0307 	bic.w	r3, r3, #7
 800980e:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	689a      	ldr	r2, [r3, #8]
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f042 0204 	orr.w	r2, r2, #4
 800981e:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8009820:	2300      	movs	r3, #0
 8009822:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8009824:	2300      	movs	r3, #0
 8009826:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8009828:	2370      	movs	r3, #112	@ 0x70
 800982a:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800982c:	2300      	movs	r3, #0
 800982e:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8009830:	2300      	movs	r3, #0
 8009832:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009834:	2300      	movs	r3, #0
 8009836:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	68db      	ldr	r3, [r3, #12]
 800983c:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f107 020c 	add.w	r2, r7, #12
 8009846:	4611      	mov	r1, r2
 8009848:	4618      	mov	r0, r3
 800984a:	f7ff fbf1 	bl	8009030 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	685b      	ldr	r3, [r3, #4]
 8009854:	687a      	ldr	r2, [r7, #4]
 8009856:	6812      	ldr	r2, [r2, #0]
 8009858:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800985c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009860:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	685a      	ldr	r2, [r3, #4]
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 8009870:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2201      	movs	r2, #1
 8009876:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	2201      	movs	r2, #1
 800987e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	2201      	movs	r2, #1
 8009886:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	2201      	movs	r2, #1
 800988e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	2201      	movs	r2, #1
 8009896:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	2201      	movs	r2, #1
 800989e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80098a2:	2300      	movs	r3, #0
}
 80098a4:	4618      	mov	r0, r3
 80098a6:	3728      	adds	r7, #40	@ 0x28
 80098a8:	46bd      	mov	sp, r7
 80098aa:	bd80      	pop	{r7, pc}

080098ac <HAL_TIMEx_HallSensor_MspInit>:
  * @brief  Initializes the TIM Hall Sensor MSP.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval None
  */
__weak void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim)
{
 80098ac:	b480      	push	{r7}
 80098ae:	b083      	sub	sp, #12
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 80098b4:	bf00      	nop
 80098b6:	370c      	adds	r7, #12
 80098b8:	46bd      	mov	sp, r7
 80098ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098be:	4770      	bx	lr

080098c0 <HAL_TIMEx_HallSensor_Start_IT>:
  * @brief  Starts the TIM Hall Sensor Interface in interrupt mode.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim)
{
 80098c0:	b580      	push	{r7, lr}
 80098c2:	b084      	sub	sp, #16
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80098ce:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80098d6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80098de:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80098e6:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80098e8:	7bfb      	ldrb	r3, [r7, #15]
 80098ea:	2b01      	cmp	r3, #1
 80098ec:	d108      	bne.n	8009900 <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80098ee:	7bbb      	ldrb	r3, [r7, #14]
 80098f0:	2b01      	cmp	r3, #1
 80098f2:	d105      	bne.n	8009900 <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80098f4:	7b7b      	ldrb	r3, [r7, #13]
 80098f6:	2b01      	cmp	r3, #1
 80098f8:	d102      	bne.n	8009900 <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80098fa:	7b3b      	ldrb	r3, [r7, #12]
 80098fc:	2b01      	cmp	r3, #1
 80098fe:	d001      	beq.n	8009904 <HAL_TIMEx_HallSensor_Start_IT+0x44>
  {
    return HAL_ERROR;
 8009900:	2301      	movs	r3, #1
 8009902:	e05d      	b.n	80099c0 <HAL_TIMEx_HallSensor_Start_IT+0x100>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2202      	movs	r2, #2
 8009908:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2202      	movs	r2, #2
 8009910:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2202      	movs	r2, #2
 8009918:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2202      	movs	r2, #2
 8009920:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the capture compare Interrupts 1 event */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	68da      	ldr	r2, [r3, #12]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f042 0202 	orr.w	r2, r2, #2
 8009932:	60da      	str	r2, [r3, #12]

  /* Enable the Input Capture channel 1
  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	2201      	movs	r2, #1
 800993a:	2100      	movs	r1, #0
 800993c:	4618      	mov	r0, r3
 800993e:	f7ff fee1 	bl	8009704 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	4a20      	ldr	r2, [pc, #128]	@ (80099c8 <HAL_TIMEx_HallSensor_Start_IT+0x108>)
 8009948:	4293      	cmp	r3, r2
 800994a:	d018      	beq.n	800997e <HAL_TIMEx_HallSensor_Start_IT+0xbe>
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009954:	d013      	beq.n	800997e <HAL_TIMEx_HallSensor_Start_IT+0xbe>
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	4a1c      	ldr	r2, [pc, #112]	@ (80099cc <HAL_TIMEx_HallSensor_Start_IT+0x10c>)
 800995c:	4293      	cmp	r3, r2
 800995e:	d00e      	beq.n	800997e <HAL_TIMEx_HallSensor_Start_IT+0xbe>
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	4a1a      	ldr	r2, [pc, #104]	@ (80099d0 <HAL_TIMEx_HallSensor_Start_IT+0x110>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d009      	beq.n	800997e <HAL_TIMEx_HallSensor_Start_IT+0xbe>
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	4a19      	ldr	r2, [pc, #100]	@ (80099d4 <HAL_TIMEx_HallSensor_Start_IT+0x114>)
 8009970:	4293      	cmp	r3, r2
 8009972:	d004      	beq.n	800997e <HAL_TIMEx_HallSensor_Start_IT+0xbe>
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	4a17      	ldr	r2, [pc, #92]	@ (80099d8 <HAL_TIMEx_HallSensor_Start_IT+0x118>)
 800997a:	4293      	cmp	r3, r2
 800997c:	d115      	bne.n	80099aa <HAL_TIMEx_HallSensor_Start_IT+0xea>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	689a      	ldr	r2, [r3, #8]
 8009984:	4b15      	ldr	r3, [pc, #84]	@ (80099dc <HAL_TIMEx_HallSensor_Start_IT+0x11c>)
 8009986:	4013      	ands	r3, r2
 8009988:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800998a:	68bb      	ldr	r3, [r7, #8]
 800998c:	2b06      	cmp	r3, #6
 800998e:	d015      	beq.n	80099bc <HAL_TIMEx_HallSensor_Start_IT+0xfc>
 8009990:	68bb      	ldr	r3, [r7, #8]
 8009992:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009996:	d011      	beq.n	80099bc <HAL_TIMEx_HallSensor_Start_IT+0xfc>
    {
      __HAL_TIM_ENABLE(htim);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	681a      	ldr	r2, [r3, #0]
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	f042 0201 	orr.w	r2, r2, #1
 80099a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099a8:	e008      	b.n	80099bc <HAL_TIMEx_HallSensor_Start_IT+0xfc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	681a      	ldr	r2, [r3, #0]
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	f042 0201 	orr.w	r2, r2, #1
 80099b8:	601a      	str	r2, [r3, #0]
 80099ba:	e000      	b.n	80099be <HAL_TIMEx_HallSensor_Start_IT+0xfe>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099bc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80099be:	2300      	movs	r3, #0
}
 80099c0:	4618      	mov	r0, r3
 80099c2:	3710      	adds	r7, #16
 80099c4:	46bd      	mov	sp, r7
 80099c6:	bd80      	pop	{r7, pc}
 80099c8:	40012c00 	.word	0x40012c00
 80099cc:	40000400 	.word	0x40000400
 80099d0:	40000800 	.word	0x40000800
 80099d4:	40013400 	.word	0x40013400
 80099d8:	40014000 	.word	0x40014000
 80099dc:	00010007 	.word	0x00010007

080099e0 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b084      	sub	sp, #16
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
 80099e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80099ea:	683b      	ldr	r3, [r7, #0]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d109      	bne.n	8009a04 <HAL_TIMEx_PWMN_Start+0x24>
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80099f6:	b2db      	uxtb	r3, r3
 80099f8:	2b01      	cmp	r3, #1
 80099fa:	bf14      	ite	ne
 80099fc:	2301      	movne	r3, #1
 80099fe:	2300      	moveq	r3, #0
 8009a00:	b2db      	uxtb	r3, r3
 8009a02:	e022      	b.n	8009a4a <HAL_TIMEx_PWMN_Start+0x6a>
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	2b04      	cmp	r3, #4
 8009a08:	d109      	bne.n	8009a1e <HAL_TIMEx_PWMN_Start+0x3e>
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009a10:	b2db      	uxtb	r3, r3
 8009a12:	2b01      	cmp	r3, #1
 8009a14:	bf14      	ite	ne
 8009a16:	2301      	movne	r3, #1
 8009a18:	2300      	moveq	r3, #0
 8009a1a:	b2db      	uxtb	r3, r3
 8009a1c:	e015      	b.n	8009a4a <HAL_TIMEx_PWMN_Start+0x6a>
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	2b08      	cmp	r3, #8
 8009a22:	d109      	bne.n	8009a38 <HAL_TIMEx_PWMN_Start+0x58>
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8009a2a:	b2db      	uxtb	r3, r3
 8009a2c:	2b01      	cmp	r3, #1
 8009a2e:	bf14      	ite	ne
 8009a30:	2301      	movne	r3, #1
 8009a32:	2300      	moveq	r3, #0
 8009a34:	b2db      	uxtb	r3, r3
 8009a36:	e008      	b.n	8009a4a <HAL_TIMEx_PWMN_Start+0x6a>
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8009a3e:	b2db      	uxtb	r3, r3
 8009a40:	2b01      	cmp	r3, #1
 8009a42:	bf14      	ite	ne
 8009a44:	2301      	movne	r3, #1
 8009a46:	2300      	moveq	r3, #0
 8009a48:	b2db      	uxtb	r3, r3
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d001      	beq.n	8009a52 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8009a4e:	2301      	movs	r3, #1
 8009a50:	e069      	b.n	8009b26 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d104      	bne.n	8009a62 <HAL_TIMEx_PWMN_Start+0x82>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2202      	movs	r2, #2
 8009a5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009a60:	e013      	b.n	8009a8a <HAL_TIMEx_PWMN_Start+0xaa>
 8009a62:	683b      	ldr	r3, [r7, #0]
 8009a64:	2b04      	cmp	r3, #4
 8009a66:	d104      	bne.n	8009a72 <HAL_TIMEx_PWMN_Start+0x92>
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2202      	movs	r2, #2
 8009a6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009a70:	e00b      	b.n	8009a8a <HAL_TIMEx_PWMN_Start+0xaa>
 8009a72:	683b      	ldr	r3, [r7, #0]
 8009a74:	2b08      	cmp	r3, #8
 8009a76:	d104      	bne.n	8009a82 <HAL_TIMEx_PWMN_Start+0xa2>
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2202      	movs	r2, #2
 8009a7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009a80:	e003      	b.n	8009a8a <HAL_TIMEx_PWMN_Start+0xaa>
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2202      	movs	r2, #2
 8009a86:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	2204      	movs	r2, #4
 8009a90:	6839      	ldr	r1, [r7, #0]
 8009a92:	4618      	mov	r0, r3
 8009a94:	f000 fa9c 	bl	8009fd0 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009aa6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	4a20      	ldr	r2, [pc, #128]	@ (8009b30 <HAL_TIMEx_PWMN_Start+0x150>)
 8009aae:	4293      	cmp	r3, r2
 8009ab0:	d018      	beq.n	8009ae4 <HAL_TIMEx_PWMN_Start+0x104>
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009aba:	d013      	beq.n	8009ae4 <HAL_TIMEx_PWMN_Start+0x104>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	4a1c      	ldr	r2, [pc, #112]	@ (8009b34 <HAL_TIMEx_PWMN_Start+0x154>)
 8009ac2:	4293      	cmp	r3, r2
 8009ac4:	d00e      	beq.n	8009ae4 <HAL_TIMEx_PWMN_Start+0x104>
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	4a1b      	ldr	r2, [pc, #108]	@ (8009b38 <HAL_TIMEx_PWMN_Start+0x158>)
 8009acc:	4293      	cmp	r3, r2
 8009ace:	d009      	beq.n	8009ae4 <HAL_TIMEx_PWMN_Start+0x104>
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	4a19      	ldr	r2, [pc, #100]	@ (8009b3c <HAL_TIMEx_PWMN_Start+0x15c>)
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	d004      	beq.n	8009ae4 <HAL_TIMEx_PWMN_Start+0x104>
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	4a18      	ldr	r2, [pc, #96]	@ (8009b40 <HAL_TIMEx_PWMN_Start+0x160>)
 8009ae0:	4293      	cmp	r3, r2
 8009ae2:	d115      	bne.n	8009b10 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	689a      	ldr	r2, [r3, #8]
 8009aea:	4b16      	ldr	r3, [pc, #88]	@ (8009b44 <HAL_TIMEx_PWMN_Start+0x164>)
 8009aec:	4013      	ands	r3, r2
 8009aee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	2b06      	cmp	r3, #6
 8009af4:	d015      	beq.n	8009b22 <HAL_TIMEx_PWMN_Start+0x142>
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009afc:	d011      	beq.n	8009b22 <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	681a      	ldr	r2, [r3, #0]
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	f042 0201 	orr.w	r2, r2, #1
 8009b0c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009b0e:	e008      	b.n	8009b22 <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	681a      	ldr	r2, [r3, #0]
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	f042 0201 	orr.w	r2, r2, #1
 8009b1e:	601a      	str	r2, [r3, #0]
 8009b20:	e000      	b.n	8009b24 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009b22:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009b24:	2300      	movs	r3, #0
}
 8009b26:	4618      	mov	r0, r3
 8009b28:	3710      	adds	r7, #16
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	bd80      	pop	{r7, pc}
 8009b2e:	bf00      	nop
 8009b30:	40012c00 	.word	0x40012c00
 8009b34:	40000400 	.word	0x40000400
 8009b38:	40000800 	.word	0x40000800
 8009b3c:	40013400 	.word	0x40013400
 8009b40:	40014000 	.word	0x40014000
 8009b44:	00010007 	.word	0x00010007

08009b48 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b082      	sub	sp, #8
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
 8009b50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	2200      	movs	r2, #0
 8009b58:	6839      	ldr	r1, [r7, #0]
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	f000 fa38 	bl	8009fd0 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	6a1a      	ldr	r2, [r3, #32]
 8009b66:	f241 1311 	movw	r3, #4369	@ 0x1111
 8009b6a:	4013      	ands	r3, r2
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d10f      	bne.n	8009b90 <HAL_TIMEx_PWMN_Stop+0x48>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	6a1a      	ldr	r2, [r3, #32]
 8009b76:	f244 4344 	movw	r3, #17476	@ 0x4444
 8009b7a:	4013      	ands	r3, r2
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d107      	bne.n	8009b90 <HAL_TIMEx_PWMN_Stop+0x48>
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009b8e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	6a1a      	ldr	r2, [r3, #32]
 8009b96:	f241 1311 	movw	r3, #4369	@ 0x1111
 8009b9a:	4013      	ands	r3, r2
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d10f      	bne.n	8009bc0 <HAL_TIMEx_PWMN_Stop+0x78>
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	6a1a      	ldr	r2, [r3, #32]
 8009ba6:	f244 4344 	movw	r3, #17476	@ 0x4444
 8009baa:	4013      	ands	r3, r2
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d107      	bne.n	8009bc0 <HAL_TIMEx_PWMN_Stop+0x78>
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	681a      	ldr	r2, [r3, #0]
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	f022 0201 	bic.w	r2, r2, #1
 8009bbe:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d104      	bne.n	8009bd0 <HAL_TIMEx_PWMN_Stop+0x88>
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2201      	movs	r2, #1
 8009bca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009bce:	e013      	b.n	8009bf8 <HAL_TIMEx_PWMN_Stop+0xb0>
 8009bd0:	683b      	ldr	r3, [r7, #0]
 8009bd2:	2b04      	cmp	r3, #4
 8009bd4:	d104      	bne.n	8009be0 <HAL_TIMEx_PWMN_Stop+0x98>
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	2201      	movs	r2, #1
 8009bda:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009bde:	e00b      	b.n	8009bf8 <HAL_TIMEx_PWMN_Stop+0xb0>
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	2b08      	cmp	r3, #8
 8009be4:	d104      	bne.n	8009bf0 <HAL_TIMEx_PWMN_Stop+0xa8>
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	2201      	movs	r2, #1
 8009bea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009bee:	e003      	b.n	8009bf8 <HAL_TIMEx_PWMN_Stop+0xb0>
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2201      	movs	r2, #1
 8009bf4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 8009bf8:	2300      	movs	r3, #0
}
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	3708      	adds	r7, #8
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	bd80      	pop	{r7, pc}
	...

08009c04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009c04:	b480      	push	{r7}
 8009c06:	b085      	sub	sp, #20
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
 8009c0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009c14:	2b01      	cmp	r3, #1
 8009c16:	d101      	bne.n	8009c1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009c18:	2302      	movs	r3, #2
 8009c1a:	e065      	b.n	8009ce8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	2201      	movs	r2, #1
 8009c20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2202      	movs	r2, #2
 8009c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	685b      	ldr	r3, [r3, #4]
 8009c32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	689b      	ldr	r3, [r3, #8]
 8009c3a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	4a2c      	ldr	r2, [pc, #176]	@ (8009cf4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009c42:	4293      	cmp	r3, r2
 8009c44:	d004      	beq.n	8009c50 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	4a2b      	ldr	r2, [pc, #172]	@ (8009cf8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009c4c:	4293      	cmp	r3, r2
 8009c4e:	d108      	bne.n	8009c62 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009c56:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	685b      	ldr	r3, [r3, #4]
 8009c5c:	68fa      	ldr	r2, [r7, #12]
 8009c5e:	4313      	orrs	r3, r2
 8009c60:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009c68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c6c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009c6e:	683b      	ldr	r3, [r7, #0]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	68fa      	ldr	r2, [r7, #12]
 8009c74:	4313      	orrs	r3, r2
 8009c76:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	68fa      	ldr	r2, [r7, #12]
 8009c7e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	4a1b      	ldr	r2, [pc, #108]	@ (8009cf4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009c86:	4293      	cmp	r3, r2
 8009c88:	d018      	beq.n	8009cbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c92:	d013      	beq.n	8009cbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	4a18      	ldr	r2, [pc, #96]	@ (8009cfc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009c9a:	4293      	cmp	r3, r2
 8009c9c:	d00e      	beq.n	8009cbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	4a17      	ldr	r2, [pc, #92]	@ (8009d00 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009ca4:	4293      	cmp	r3, r2
 8009ca6:	d009      	beq.n	8009cbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	4a12      	ldr	r2, [pc, #72]	@ (8009cf8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d004      	beq.n	8009cbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	4a13      	ldr	r2, [pc, #76]	@ (8009d04 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009cb8:	4293      	cmp	r3, r2
 8009cba:	d10c      	bne.n	8009cd6 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009cbc:	68bb      	ldr	r3, [r7, #8]
 8009cbe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009cc2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009cc4:	683b      	ldr	r3, [r7, #0]
 8009cc6:	689b      	ldr	r3, [r3, #8]
 8009cc8:	68ba      	ldr	r2, [r7, #8]
 8009cca:	4313      	orrs	r3, r2
 8009ccc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	68ba      	ldr	r2, [r7, #8]
 8009cd4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	2201      	movs	r2, #1
 8009cda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009ce6:	2300      	movs	r3, #0
}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	3714      	adds	r7, #20
 8009cec:	46bd      	mov	sp, r7
 8009cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf2:	4770      	bx	lr
 8009cf4:	40012c00 	.word	0x40012c00
 8009cf8:	40013400 	.word	0x40013400
 8009cfc:	40000400 	.word	0x40000400
 8009d00:	40000800 	.word	0x40000800
 8009d04:	40014000 	.word	0x40014000

08009d08 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009d08:	b480      	push	{r7}
 8009d0a:	b085      	sub	sp, #20
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
 8009d10:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009d12:	2300      	movs	r3, #0
 8009d14:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009d1c:	2b01      	cmp	r3, #1
 8009d1e:	d101      	bne.n	8009d24 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009d20:	2302      	movs	r3, #2
 8009d22:	e073      	b.n	8009e0c <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2201      	movs	r2, #1
 8009d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	68db      	ldr	r3, [r3, #12]
 8009d36:	4313      	orrs	r3, r2
 8009d38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	689b      	ldr	r3, [r3, #8]
 8009d44:	4313      	orrs	r3, r2
 8009d46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	685b      	ldr	r3, [r3, #4]
 8009d52:	4313      	orrs	r3, r2
 8009d54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	4313      	orrs	r3, r2
 8009d62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009d6a:	683b      	ldr	r3, [r7, #0]
 8009d6c:	691b      	ldr	r3, [r3, #16]
 8009d6e:	4313      	orrs	r3, r2
 8009d70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	695b      	ldr	r3, [r3, #20]
 8009d7c:	4313      	orrs	r3, r2
 8009d7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009d86:	683b      	ldr	r3, [r7, #0]
 8009d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d8a:	4313      	orrs	r3, r2
 8009d8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8009d94:	683b      	ldr	r3, [r7, #0]
 8009d96:	699b      	ldr	r3, [r3, #24]
 8009d98:	041b      	lsls	r3, r3, #16
 8009d9a:	4313      	orrs	r3, r2
 8009d9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	69db      	ldr	r3, [r3, #28]
 8009da8:	4313      	orrs	r3, r2
 8009daa:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	4a19      	ldr	r2, [pc, #100]	@ (8009e18 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8009db2:	4293      	cmp	r3, r2
 8009db4:	d004      	beq.n	8009dc0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	4a18      	ldr	r2, [pc, #96]	@ (8009e1c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8009dbc:	4293      	cmp	r3, r2
 8009dbe:	d11c      	bne.n	8009dfa <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dca:	051b      	lsls	r3, r3, #20
 8009dcc:	4313      	orrs	r3, r2
 8009dce:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	6a1b      	ldr	r3, [r3, #32]
 8009dda:	4313      	orrs	r3, r2
 8009ddc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8009de4:	683b      	ldr	r3, [r7, #0]
 8009de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009de8:	4313      	orrs	r3, r2
 8009dea:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8009df2:	683b      	ldr	r3, [r7, #0]
 8009df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009df6:	4313      	orrs	r3, r2
 8009df8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	68fa      	ldr	r2, [r7, #12]
 8009e00:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	2200      	movs	r2, #0
 8009e06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009e0a:	2300      	movs	r3, #0
}
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	3714      	adds	r7, #20
 8009e10:	46bd      	mov	sp, r7
 8009e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e16:	4770      	bx	lr
 8009e18:	40012c00 	.word	0x40012c00
 8009e1c:	40013400 	.word	0x40013400

08009e20 <HAL_TIMEx_ConfigBreakInput>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)
{
 8009e20:	b480      	push	{r7}
 8009e22:	b08b      	sub	sp, #44	@ 0x2c
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	60f8      	str	r0, [r7, #12]
 8009e28:	60b9      	str	r1, [r7, #8]
 8009e2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009e38:	2b01      	cmp	r3, #1
 8009e3a:	d101      	bne.n	8009e40 <HAL_TIMEx_ConfigBreakInput+0x20>
 8009e3c:	2302      	movs	r3, #2
 8009e3e:	e0c1      	b.n	8009fc4 <HAL_TIMEx_ConfigBreakInput+0x1a4>
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	2201      	movs	r2, #1
 8009e44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (sBreakInputConfig->Source)
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	3b01      	subs	r3, #1
 8009e4e:	2b0f      	cmp	r3, #15
 8009e50:	d854      	bhi.n	8009efc <HAL_TIMEx_ConfigBreakInput+0xdc>
 8009e52:	a201      	add	r2, pc, #4	@ (adr r2, 8009e58 <HAL_TIMEx_ConfigBreakInput+0x38>)
 8009e54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e58:	08009e99 	.word	0x08009e99
 8009e5c:	08009ead 	.word	0x08009ead
 8009e60:	08009efd 	.word	0x08009efd
 8009e64:	08009ec1 	.word	0x08009ec1
 8009e68:	08009efd 	.word	0x08009efd
 8009e6c:	08009efd 	.word	0x08009efd
 8009e70:	08009efd 	.word	0x08009efd
 8009e74:	08009ed5 	.word	0x08009ed5
 8009e78:	08009efd 	.word	0x08009efd
 8009e7c:	08009efd 	.word	0x08009efd
 8009e80:	08009efd 	.word	0x08009efd
 8009e84:	08009efd 	.word	0x08009efd
 8009e88:	08009efd 	.word	0x08009efd
 8009e8c:	08009efd 	.word	0x08009efd
 8009e90:	08009efd 	.word	0x08009efd
 8009e94:	08009ee9 	.word	0x08009ee9
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_AF1_BKINE;
 8009e98:	2301      	movs	r3, #1
 8009e9a:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKINP;
 8009ea0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009ea4:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 8009ea6:	2309      	movs	r3, #9
 8009ea8:	617b      	str	r3, [r7, #20]
      break;
 8009eaa:	e030      	b.n	8009f0e <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP1E;
 8009eac:	2302      	movs	r3, #2
 8009eae:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos;
 8009eb0:	2301      	movs	r3, #1
 8009eb2:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP1P;
 8009eb4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009eb8:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos;
 8009eba:	230a      	movs	r3, #10
 8009ebc:	617b      	str	r3, [r7, #20]
      break;
 8009ebe:	e026      	b.n	8009f0e <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP2E;
 8009ec0:	2304      	movs	r3, #4
 8009ec2:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;
 8009ec4:	2302      	movs	r3, #2
 8009ec6:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP2P;
 8009ec8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009ecc:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;
 8009ece:	230b      	movs	r3, #11
 8009ed0:	617b      	str	r3, [r7, #20]
      break;
 8009ed2:	e01c      	b.n	8009f0e <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP3:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP3E;
 8009ed4:	2308      	movs	r3, #8
 8009ed6:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP3E_Pos;
 8009ed8:	2303      	movs	r3, #3
 8009eda:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP3P;
 8009edc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009ee0:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP3P_Pos;
 8009ee2:	230c      	movs	r3, #12
 8009ee4:	617b      	str	r3, [r7, #20]
      break;
 8009ee6:	e012      	b.n	8009f0e <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP4:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP4E;
 8009ee8:	2310      	movs	r3, #16
 8009eea:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP4E_Pos;
 8009eec:	2304      	movs	r3, #4
 8009eee:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP4P;
 8009ef0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009ef4:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP4P_Pos;
 8009ef6:	230d      	movs	r3, #13
 8009ef8:	617b      	str	r3, [r7, #20]
      break;
 8009efa:	e008      	b.n	8009f0e <HAL_TIMEx_ConfigBreakInput+0xee>
    }
#endif /* COMP7 */

    default:
    {
      bkin_enable_mask = 0U;
 8009efc:	2300      	movs	r3, #0
 8009efe:	623b      	str	r3, [r7, #32]
      bkin_polarity_mask = 0U;
 8009f00:	2300      	movs	r3, #0
 8009f02:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = 0U;
 8009f04:	2300      	movs	r3, #0
 8009f06:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = 0U;
 8009f08:	2300      	movs	r3, #0
 8009f0a:	617b      	str	r3, [r7, #20]
      break;
 8009f0c:	bf00      	nop
    }
  }

  switch (BreakInput)
 8009f0e:	68bb      	ldr	r3, [r7, #8]
 8009f10:	2b01      	cmp	r3, #1
 8009f12:	d003      	beq.n	8009f1c <HAL_TIMEx_ConfigBreakInput+0xfc>
 8009f14:	68bb      	ldr	r3, [r7, #8]
 8009f16:	2b02      	cmp	r3, #2
 8009f18:	d025      	beq.n	8009f66 <HAL_TIMEx_ConfigBreakInput+0x146>
 8009f1a:	e049      	b.n	8009fb0 <HAL_TIMEx_ConfigBreakInput+0x190>
  {
    case TIM_BREAKINPUT_BRK:
    {
      /* Get the TIMx_AF1 register value */
      tmporx = htim->Instance->AF1;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009f22:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 8009f24:	6a3b      	ldr	r3, [r7, #32]
 8009f26:	43db      	mvns	r3, r3
 8009f28:	693a      	ldr	r2, [r7, #16]
 8009f2a:	4013      	ands	r3, r2
 8009f2c:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	685a      	ldr	r2, [r3, #4]
 8009f32:	69bb      	ldr	r3, [r7, #24]
 8009f34:	409a      	lsls	r2, r3
 8009f36:	6a3b      	ldr	r3, [r7, #32]
 8009f38:	4013      	ands	r3, r2
 8009f3a:	693a      	ldr	r2, [r7, #16]
 8009f3c:	4313      	orrs	r3, r2
 8009f3e:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 8009f40:	69fb      	ldr	r3, [r7, #28]
 8009f42:	43db      	mvns	r3, r3
 8009f44:	693a      	ldr	r2, [r7, #16]
 8009f46:	4013      	ands	r3, r2
 8009f48:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	689a      	ldr	r2, [r3, #8]
 8009f4e:	697b      	ldr	r3, [r7, #20]
 8009f50:	409a      	lsls	r2, r3
 8009f52:	69fb      	ldr	r3, [r7, #28]
 8009f54:	4013      	ands	r3, r2
 8009f56:	693a      	ldr	r2, [r7, #16]
 8009f58:	4313      	orrs	r3, r2
 8009f5a:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF1 */
      htim->Instance->AF1 = tmporx;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	693a      	ldr	r2, [r7, #16]
 8009f62:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8009f64:	e028      	b.n	8009fb8 <HAL_TIMEx_ConfigBreakInput+0x198>
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_AF2 register value */
      tmporx = htim->Instance->AF2;
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009f6c:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 8009f6e:	6a3b      	ldr	r3, [r7, #32]
 8009f70:	43db      	mvns	r3, r3
 8009f72:	693a      	ldr	r2, [r7, #16]
 8009f74:	4013      	ands	r3, r2
 8009f76:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	685a      	ldr	r2, [r3, #4]
 8009f7c:	69bb      	ldr	r3, [r7, #24]
 8009f7e:	409a      	lsls	r2, r3
 8009f80:	6a3b      	ldr	r3, [r7, #32]
 8009f82:	4013      	ands	r3, r2
 8009f84:	693a      	ldr	r2, [r7, #16]
 8009f86:	4313      	orrs	r3, r2
 8009f88:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 8009f8a:	69fb      	ldr	r3, [r7, #28]
 8009f8c:	43db      	mvns	r3, r3
 8009f8e:	693a      	ldr	r2, [r7, #16]
 8009f90:	4013      	ands	r3, r2
 8009f92:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	689a      	ldr	r2, [r3, #8]
 8009f98:	697b      	ldr	r3, [r7, #20]
 8009f9a:	409a      	lsls	r2, r3
 8009f9c:	69fb      	ldr	r3, [r7, #28]
 8009f9e:	4013      	ands	r3, r2
 8009fa0:	693a      	ldr	r2, [r7, #16]
 8009fa2:	4313      	orrs	r3, r2
 8009fa4:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	693a      	ldr	r2, [r7, #16]
 8009fac:	665a      	str	r2, [r3, #100]	@ 0x64
      break;
 8009fae:	e003      	b.n	8009fb8 <HAL_TIMEx_ConfigBreakInput+0x198>
    }
    default:
      status = HAL_ERROR;
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8009fb6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	2200      	movs	r2, #0
 8009fbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009fc0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	372c      	adds	r7, #44	@ 0x2c
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fce:	4770      	bx	lr

08009fd0 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8009fd0:	b480      	push	{r7}
 8009fd2:	b087      	sub	sp, #28
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	60f8      	str	r0, [r7, #12]
 8009fd8:	60b9      	str	r1, [r7, #8]
 8009fda:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8009fdc:	68bb      	ldr	r3, [r7, #8]
 8009fde:	f003 030f 	and.w	r3, r3, #15
 8009fe2:	2204      	movs	r2, #4
 8009fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8009fe8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	6a1a      	ldr	r2, [r3, #32]
 8009fee:	697b      	ldr	r3, [r7, #20]
 8009ff0:	43db      	mvns	r3, r3
 8009ff2:	401a      	ands	r2, r3
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	6a1a      	ldr	r2, [r3, #32]
 8009ffc:	68bb      	ldr	r3, [r7, #8]
 8009ffe:	f003 030f 	and.w	r3, r3, #15
 800a002:	6879      	ldr	r1, [r7, #4]
 800a004:	fa01 f303 	lsl.w	r3, r1, r3
 800a008:	431a      	orrs	r2, r3
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	621a      	str	r2, [r3, #32]
}
 800a00e:	bf00      	nop
 800a010:	371c      	adds	r7, #28
 800a012:	46bd      	mov	sp, r7
 800a014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a018:	4770      	bx	lr

0800a01a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a01a:	b580      	push	{r7, lr}
 800a01c:	b082      	sub	sp, #8
 800a01e:	af00      	add	r7, sp, #0
 800a020:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2b00      	cmp	r3, #0
 800a026:	d101      	bne.n	800a02c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a028:	2301      	movs	r3, #1
 800a02a:	e042      	b.n	800a0b2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a032:	2b00      	cmp	r3, #0
 800a034:	d106      	bne.n	800a044 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2200      	movs	r2, #0
 800a03a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a03e:	6878      	ldr	r0, [r7, #4]
 800a040:	f7f8 fa54 	bl	80024ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	2224      	movs	r2, #36	@ 0x24
 800a048:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	681a      	ldr	r2, [r3, #0]
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	f022 0201 	bic.w	r2, r2, #1
 800a05a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a060:	2b00      	cmp	r3, #0
 800a062:	d002      	beq.n	800a06a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a064:	6878      	ldr	r0, [r7, #4]
 800a066:	f000 ff6f 	bl	800af48 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a06a:	6878      	ldr	r0, [r7, #4]
 800a06c:	f000 fca0 	bl	800a9b0 <UART_SetConfig>
 800a070:	4603      	mov	r3, r0
 800a072:	2b01      	cmp	r3, #1
 800a074:	d101      	bne.n	800a07a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a076:	2301      	movs	r3, #1
 800a078:	e01b      	b.n	800a0b2 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	685a      	ldr	r2, [r3, #4]
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a088:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	689a      	ldr	r2, [r3, #8]
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a098:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	681a      	ldr	r2, [r3, #0]
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	f042 0201 	orr.w	r2, r2, #1
 800a0a8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a0aa:	6878      	ldr	r0, [r7, #4]
 800a0ac:	f000 ffee 	bl	800b08c <UART_CheckIdleState>
 800a0b0:	4603      	mov	r3, r0
}
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	3708      	adds	r7, #8
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bd80      	pop	{r7, pc}

0800a0ba <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a0ba:	b580      	push	{r7, lr}
 800a0bc:	b08a      	sub	sp, #40	@ 0x28
 800a0be:	af02      	add	r7, sp, #8
 800a0c0:	60f8      	str	r0, [r7, #12]
 800a0c2:	60b9      	str	r1, [r7, #8]
 800a0c4:	603b      	str	r3, [r7, #0]
 800a0c6:	4613      	mov	r3, r2
 800a0c8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0d0:	2b20      	cmp	r3, #32
 800a0d2:	d17b      	bne.n	800a1cc <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a0d4:	68bb      	ldr	r3, [r7, #8]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d002      	beq.n	800a0e0 <HAL_UART_Transmit+0x26>
 800a0da:	88fb      	ldrh	r3, [r7, #6]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d101      	bne.n	800a0e4 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a0e0:	2301      	movs	r3, #1
 800a0e2:	e074      	b.n	800a1ce <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	2221      	movs	r2, #33	@ 0x21
 800a0f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a0f4:	f7f8 fb46 	bl	8002784 <HAL_GetTick>
 800a0f8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	88fa      	ldrh	r2, [r7, #6]
 800a0fe:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	88fa      	ldrh	r2, [r7, #6]
 800a106:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	689b      	ldr	r3, [r3, #8]
 800a10e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a112:	d108      	bne.n	800a126 <HAL_UART_Transmit+0x6c>
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	691b      	ldr	r3, [r3, #16]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d104      	bne.n	800a126 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a11c:	2300      	movs	r3, #0
 800a11e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a120:	68bb      	ldr	r3, [r7, #8]
 800a122:	61bb      	str	r3, [r7, #24]
 800a124:	e003      	b.n	800a12e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a126:	68bb      	ldr	r3, [r7, #8]
 800a128:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a12a:	2300      	movs	r3, #0
 800a12c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a12e:	e030      	b.n	800a192 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	9300      	str	r3, [sp, #0]
 800a134:	697b      	ldr	r3, [r7, #20]
 800a136:	2200      	movs	r2, #0
 800a138:	2180      	movs	r1, #128	@ 0x80
 800a13a:	68f8      	ldr	r0, [r7, #12]
 800a13c:	f001 f850 	bl	800b1e0 <UART_WaitOnFlagUntilTimeout>
 800a140:	4603      	mov	r3, r0
 800a142:	2b00      	cmp	r3, #0
 800a144:	d005      	beq.n	800a152 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	2220      	movs	r2, #32
 800a14a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a14e:	2303      	movs	r3, #3
 800a150:	e03d      	b.n	800a1ce <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a152:	69fb      	ldr	r3, [r7, #28]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d10b      	bne.n	800a170 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a158:	69bb      	ldr	r3, [r7, #24]
 800a15a:	881b      	ldrh	r3, [r3, #0]
 800a15c:	461a      	mov	r2, r3
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a166:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a168:	69bb      	ldr	r3, [r7, #24]
 800a16a:	3302      	adds	r3, #2
 800a16c:	61bb      	str	r3, [r7, #24]
 800a16e:	e007      	b.n	800a180 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a170:	69fb      	ldr	r3, [r7, #28]
 800a172:	781a      	ldrb	r2, [r3, #0]
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a17a:	69fb      	ldr	r3, [r7, #28]
 800a17c:	3301      	adds	r3, #1
 800a17e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a186:	b29b      	uxth	r3, r3
 800a188:	3b01      	subs	r3, #1
 800a18a:	b29a      	uxth	r2, r3
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a198:	b29b      	uxth	r3, r3
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d1c8      	bne.n	800a130 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	9300      	str	r3, [sp, #0]
 800a1a2:	697b      	ldr	r3, [r7, #20]
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	2140      	movs	r1, #64	@ 0x40
 800a1a8:	68f8      	ldr	r0, [r7, #12]
 800a1aa:	f001 f819 	bl	800b1e0 <UART_WaitOnFlagUntilTimeout>
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d005      	beq.n	800a1c0 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	2220      	movs	r2, #32
 800a1b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a1bc:	2303      	movs	r3, #3
 800a1be:	e006      	b.n	800a1ce <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	2220      	movs	r2, #32
 800a1c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	e000      	b.n	800a1ce <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a1cc:	2302      	movs	r3, #2
  }
}
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	3720      	adds	r7, #32
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	bd80      	pop	{r7, pc}
	...

0800a1d8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	b08a      	sub	sp, #40	@ 0x28
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	60f8      	str	r0, [r7, #12]
 800a1e0:	60b9      	str	r1, [r7, #8]
 800a1e2:	4613      	mov	r3, r2
 800a1e4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1ec:	2b20      	cmp	r3, #32
 800a1ee:	d167      	bne.n	800a2c0 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800a1f0:	68bb      	ldr	r3, [r7, #8]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d002      	beq.n	800a1fc <HAL_UART_Transmit_DMA+0x24>
 800a1f6:	88fb      	ldrh	r3, [r7, #6]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d101      	bne.n	800a200 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800a1fc:	2301      	movs	r3, #1
 800a1fe:	e060      	b.n	800a2c2 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	68ba      	ldr	r2, [r7, #8]
 800a204:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	88fa      	ldrh	r2, [r7, #6]
 800a20a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	88fa      	ldrh	r2, [r7, #6]
 800a212:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	2200      	movs	r2, #0
 800a21a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	2221      	movs	r2, #33	@ 0x21
 800a222:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d028      	beq.n	800a280 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a232:	4a26      	ldr	r2, [pc, #152]	@ (800a2cc <HAL_UART_Transmit_DMA+0xf4>)
 800a234:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a23a:	4a25      	ldr	r2, [pc, #148]	@ (800a2d0 <HAL_UART_Transmit_DMA+0xf8>)
 800a23c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a242:	4a24      	ldr	r2, [pc, #144]	@ (800a2d4 <HAL_UART_Transmit_DMA+0xfc>)
 800a244:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a24a:	2200      	movs	r2, #0
 800a24c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a256:	4619      	mov	r1, r3
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	3328      	adds	r3, #40	@ 0x28
 800a25e:	461a      	mov	r2, r3
 800a260:	88fb      	ldrh	r3, [r7, #6]
 800a262:	f7fb fdf9 	bl	8005e58 <HAL_DMA_Start_IT>
 800a266:	4603      	mov	r3, r0
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d009      	beq.n	800a280 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	2210      	movs	r2, #16
 800a270:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	2220      	movs	r2, #32
 800a278:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800a27c:	2301      	movs	r3, #1
 800a27e:	e020      	b.n	800a2c2 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	2240      	movs	r2, #64	@ 0x40
 800a286:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	3308      	adds	r3, #8
 800a28e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a290:	697b      	ldr	r3, [r7, #20]
 800a292:	e853 3f00 	ldrex	r3, [r3]
 800a296:	613b      	str	r3, [r7, #16]
   return(result);
 800a298:	693b      	ldr	r3, [r7, #16]
 800a29a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a29e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	3308      	adds	r3, #8
 800a2a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2a8:	623a      	str	r2, [r7, #32]
 800a2aa:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2ac:	69f9      	ldr	r1, [r7, #28]
 800a2ae:	6a3a      	ldr	r2, [r7, #32]
 800a2b0:	e841 2300 	strex	r3, r2, [r1]
 800a2b4:	61bb      	str	r3, [r7, #24]
   return(result);
 800a2b6:	69bb      	ldr	r3, [r7, #24]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d1e5      	bne.n	800a288 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800a2bc:	2300      	movs	r3, #0
 800a2be:	e000      	b.n	800a2c2 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800a2c0:	2302      	movs	r3, #2
  }
}
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	3728      	adds	r7, #40	@ 0x28
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bd80      	pop	{r7, pc}
 800a2ca:	bf00      	nop
 800a2cc:	0800b557 	.word	0x0800b557
 800a2d0:	0800b5f1 	.word	0x0800b5f1
 800a2d4:	0800b777 	.word	0x0800b777

0800a2d8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b0ba      	sub	sp, #232	@ 0xe8
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	69db      	ldr	r3, [r3, #28]
 800a2e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	689b      	ldr	r3, [r3, #8]
 800a2fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a2fe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a302:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a306:	4013      	ands	r3, r2
 800a308:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a30c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a310:	2b00      	cmp	r3, #0
 800a312:	d11b      	bne.n	800a34c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a314:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a318:	f003 0320 	and.w	r3, r3, #32
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d015      	beq.n	800a34c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a320:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a324:	f003 0320 	and.w	r3, r3, #32
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d105      	bne.n	800a338 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a32c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a330:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a334:	2b00      	cmp	r3, #0
 800a336:	d009      	beq.n	800a34c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	f000 82e3 	beq.w	800a908 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a346:	6878      	ldr	r0, [r7, #4]
 800a348:	4798      	blx	r3
      }
      return;
 800a34a:	e2dd      	b.n	800a908 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a34c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a350:	2b00      	cmp	r3, #0
 800a352:	f000 8123 	beq.w	800a59c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a356:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a35a:	4b8d      	ldr	r3, [pc, #564]	@ (800a590 <HAL_UART_IRQHandler+0x2b8>)
 800a35c:	4013      	ands	r3, r2
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d106      	bne.n	800a370 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a362:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a366:	4b8b      	ldr	r3, [pc, #556]	@ (800a594 <HAL_UART_IRQHandler+0x2bc>)
 800a368:	4013      	ands	r3, r2
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	f000 8116 	beq.w	800a59c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a370:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a374:	f003 0301 	and.w	r3, r3, #1
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d011      	beq.n	800a3a0 <HAL_UART_IRQHandler+0xc8>
 800a37c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a380:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a384:	2b00      	cmp	r3, #0
 800a386:	d00b      	beq.n	800a3a0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	2201      	movs	r2, #1
 800a38e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a396:	f043 0201 	orr.w	r2, r3, #1
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a3a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a3a4:	f003 0302 	and.w	r3, r3, #2
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d011      	beq.n	800a3d0 <HAL_UART_IRQHandler+0xf8>
 800a3ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a3b0:	f003 0301 	and.w	r3, r3, #1
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d00b      	beq.n	800a3d0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	2202      	movs	r2, #2
 800a3be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a3c6:	f043 0204 	orr.w	r2, r3, #4
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a3d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a3d4:	f003 0304 	and.w	r3, r3, #4
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d011      	beq.n	800a400 <HAL_UART_IRQHandler+0x128>
 800a3dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a3e0:	f003 0301 	and.w	r3, r3, #1
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d00b      	beq.n	800a400 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	2204      	movs	r2, #4
 800a3ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a3f6:	f043 0202 	orr.w	r2, r3, #2
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a400:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a404:	f003 0308 	and.w	r3, r3, #8
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d017      	beq.n	800a43c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a40c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a410:	f003 0320 	and.w	r3, r3, #32
 800a414:	2b00      	cmp	r3, #0
 800a416:	d105      	bne.n	800a424 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a418:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a41c:	4b5c      	ldr	r3, [pc, #368]	@ (800a590 <HAL_UART_IRQHandler+0x2b8>)
 800a41e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a420:	2b00      	cmp	r3, #0
 800a422:	d00b      	beq.n	800a43c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	2208      	movs	r2, #8
 800a42a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a432:	f043 0208 	orr.w	r2, r3, #8
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a43c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a440:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a444:	2b00      	cmp	r3, #0
 800a446:	d012      	beq.n	800a46e <HAL_UART_IRQHandler+0x196>
 800a448:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a44c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a450:	2b00      	cmp	r3, #0
 800a452:	d00c      	beq.n	800a46e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a45c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a464:	f043 0220 	orr.w	r2, r3, #32
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a474:	2b00      	cmp	r3, #0
 800a476:	f000 8249 	beq.w	800a90c <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a47a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a47e:	f003 0320 	and.w	r3, r3, #32
 800a482:	2b00      	cmp	r3, #0
 800a484:	d013      	beq.n	800a4ae <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a486:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a48a:	f003 0320 	and.w	r3, r3, #32
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d105      	bne.n	800a49e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a492:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a496:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d007      	beq.n	800a4ae <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d003      	beq.n	800a4ae <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a4aa:	6878      	ldr	r0, [r7, #4]
 800a4ac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a4b4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	689b      	ldr	r3, [r3, #8]
 800a4be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4c2:	2b40      	cmp	r3, #64	@ 0x40
 800a4c4:	d005      	beq.n	800a4d2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a4c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a4ca:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d054      	beq.n	800a57c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a4d2:	6878      	ldr	r0, [r7, #4]
 800a4d4:	f000 ffd9 	bl	800b48a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	689b      	ldr	r3, [r3, #8]
 800a4de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4e2:	2b40      	cmp	r3, #64	@ 0x40
 800a4e4:	d146      	bne.n	800a574 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	3308      	adds	r3, #8
 800a4ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a4f4:	e853 3f00 	ldrex	r3, [r3]
 800a4f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a4fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a500:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a504:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	3308      	adds	r3, #8
 800a50e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a512:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a516:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a51a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a51e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a522:	e841 2300 	strex	r3, r2, [r1]
 800a526:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a52a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d1d9      	bne.n	800a4e6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d017      	beq.n	800a56c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a542:	4a15      	ldr	r2, [pc, #84]	@ (800a598 <HAL_UART_IRQHandler+0x2c0>)
 800a544:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a54c:	4618      	mov	r0, r3
 800a54e:	f7fb fd57 	bl	8006000 <HAL_DMA_Abort_IT>
 800a552:	4603      	mov	r3, r0
 800a554:	2b00      	cmp	r3, #0
 800a556:	d019      	beq.n	800a58c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a55e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a560:	687a      	ldr	r2, [r7, #4]
 800a562:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a566:	4610      	mov	r0, r2
 800a568:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a56a:	e00f      	b.n	800a58c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a56c:	6878      	ldr	r0, [r7, #4]
 800a56e:	f000 f9ff 	bl	800a970 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a572:	e00b      	b.n	800a58c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a574:	6878      	ldr	r0, [r7, #4]
 800a576:	f000 f9fb 	bl	800a970 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a57a:	e007      	b.n	800a58c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a57c:	6878      	ldr	r0, [r7, #4]
 800a57e:	f000 f9f7 	bl	800a970 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	2200      	movs	r2, #0
 800a586:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800a58a:	e1bf      	b.n	800a90c <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a58c:	bf00      	nop
    return;
 800a58e:	e1bd      	b.n	800a90c <HAL_UART_IRQHandler+0x634>
 800a590:	10000001 	.word	0x10000001
 800a594:	04000120 	.word	0x04000120
 800a598:	0800b7f7 	.word	0x0800b7f7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a5a0:	2b01      	cmp	r3, #1
 800a5a2:	f040 8153 	bne.w	800a84c <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a5a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a5aa:	f003 0310 	and.w	r3, r3, #16
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	f000 814c 	beq.w	800a84c <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a5b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a5b8:	f003 0310 	and.w	r3, r3, #16
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	f000 8145 	beq.w	800a84c <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	2210      	movs	r2, #16
 800a5c8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	689b      	ldr	r3, [r3, #8]
 800a5d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5d4:	2b40      	cmp	r3, #64	@ 0x40
 800a5d6:	f040 80bb 	bne.w	800a750 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	685b      	ldr	r3, [r3, #4]
 800a5e4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a5e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	f000 818f 	beq.w	800a910 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a5f8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a5fc:	429a      	cmp	r2, r3
 800a5fe:	f080 8187 	bcs.w	800a910 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a608:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	f003 0320 	and.w	r3, r3, #32
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	f040 8087 	bne.w	800a72e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a628:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a62c:	e853 3f00 	ldrex	r3, [r3]
 800a630:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a634:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a638:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a63c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	461a      	mov	r2, r3
 800a646:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a64a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a64e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a652:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a656:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a65a:	e841 2300 	strex	r3, r2, [r1]
 800a65e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a662:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a666:	2b00      	cmp	r3, #0
 800a668:	d1da      	bne.n	800a620 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	3308      	adds	r3, #8
 800a670:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a672:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a674:	e853 3f00 	ldrex	r3, [r3]
 800a678:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a67a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a67c:	f023 0301 	bic.w	r3, r3, #1
 800a680:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	3308      	adds	r3, #8
 800a68a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a68e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a692:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a694:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a696:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a69a:	e841 2300 	strex	r3, r2, [r1]
 800a69e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a6a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d1e1      	bne.n	800a66a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	3308      	adds	r3, #8
 800a6ac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a6b0:	e853 3f00 	ldrex	r3, [r3]
 800a6b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a6b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a6b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a6bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	3308      	adds	r3, #8
 800a6c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a6ca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a6cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6ce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a6d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a6d2:	e841 2300 	strex	r3, r2, [r1]
 800a6d6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a6d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d1e3      	bne.n	800a6a6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	2220      	movs	r2, #32
 800a6e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6f4:	e853 3f00 	ldrex	r3, [r3]
 800a6f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a6fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a6fc:	f023 0310 	bic.w	r3, r3, #16
 800a700:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	461a      	mov	r2, r3
 800a70a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a70e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a710:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a712:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a714:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a716:	e841 2300 	strex	r3, r2, [r1]
 800a71a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a71c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d1e4      	bne.n	800a6ec <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a728:	4618      	mov	r0, r3
 800a72a:	f7fb fc10 	bl	8005f4e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	2202      	movs	r2, #2
 800a732:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a740:	b29b      	uxth	r3, r3
 800a742:	1ad3      	subs	r3, r2, r3
 800a744:	b29b      	uxth	r3, r3
 800a746:	4619      	mov	r1, r3
 800a748:	6878      	ldr	r0, [r7, #4]
 800a74a:	f001 fd11 	bl	800c170 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a74e:	e0df      	b.n	800a910 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a75c:	b29b      	uxth	r3, r3
 800a75e:	1ad3      	subs	r3, r2, r3
 800a760:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a76a:	b29b      	uxth	r3, r3
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	f000 80d1 	beq.w	800a914 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800a772:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a776:	2b00      	cmp	r3, #0
 800a778:	f000 80cc 	beq.w	800a914 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a784:	e853 3f00 	ldrex	r3, [r3]
 800a788:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a78a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a78c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a790:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	461a      	mov	r2, r3
 800a79a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a79e:	647b      	str	r3, [r7, #68]	@ 0x44
 800a7a0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a7a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a7a6:	e841 2300 	strex	r3, r2, [r1]
 800a7aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a7ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d1e4      	bne.n	800a77c <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	3308      	adds	r3, #8
 800a7b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7bc:	e853 3f00 	ldrex	r3, [r3]
 800a7c0:	623b      	str	r3, [r7, #32]
   return(result);
 800a7c2:	6a3b      	ldr	r3, [r7, #32]
 800a7c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a7c8:	f023 0301 	bic.w	r3, r3, #1
 800a7cc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	3308      	adds	r3, #8
 800a7d6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a7da:	633a      	str	r2, [r7, #48]	@ 0x30
 800a7dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a7e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a7e2:	e841 2300 	strex	r3, r2, [r1]
 800a7e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a7e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d1e1      	bne.n	800a7b2 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	2220      	movs	r2, #32
 800a7f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	2200      	movs	r2, #0
 800a7fa:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	2200      	movs	r2, #0
 800a800:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a808:	693b      	ldr	r3, [r7, #16]
 800a80a:	e853 3f00 	ldrex	r3, [r3]
 800a80e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	f023 0310 	bic.w	r3, r3, #16
 800a816:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	461a      	mov	r2, r3
 800a820:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a824:	61fb      	str	r3, [r7, #28]
 800a826:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a828:	69b9      	ldr	r1, [r7, #24]
 800a82a:	69fa      	ldr	r2, [r7, #28]
 800a82c:	e841 2300 	strex	r3, r2, [r1]
 800a830:	617b      	str	r3, [r7, #20]
   return(result);
 800a832:	697b      	ldr	r3, [r7, #20]
 800a834:	2b00      	cmp	r3, #0
 800a836:	d1e4      	bne.n	800a802 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	2202      	movs	r2, #2
 800a83c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a83e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a842:	4619      	mov	r1, r3
 800a844:	6878      	ldr	r0, [r7, #4]
 800a846:	f001 fc93 	bl	800c170 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a84a:	e063      	b.n	800a914 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a84c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a850:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a854:	2b00      	cmp	r3, #0
 800a856:	d00e      	beq.n	800a876 <HAL_UART_IRQHandler+0x59e>
 800a858:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a85c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a860:	2b00      	cmp	r3, #0
 800a862:	d008      	beq.n	800a876 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a86c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a86e:	6878      	ldr	r0, [r7, #4]
 800a870:	f001 f802 	bl	800b878 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a874:	e051      	b.n	800a91a <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a876:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a87a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d014      	beq.n	800a8ac <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a882:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a886:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d105      	bne.n	800a89a <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a88e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a892:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a896:	2b00      	cmp	r3, #0
 800a898:	d008      	beq.n	800a8ac <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d03a      	beq.n	800a918 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a8a6:	6878      	ldr	r0, [r7, #4]
 800a8a8:	4798      	blx	r3
    }
    return;
 800a8aa:	e035      	b.n	800a918 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a8ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a8b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d009      	beq.n	800a8cc <HAL_UART_IRQHandler+0x5f4>
 800a8b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a8bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d003      	beq.n	800a8cc <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 800a8c4:	6878      	ldr	r0, [r7, #4]
 800a8c6:	f000 ffac 	bl	800b822 <UART_EndTransmit_IT>
    return;
 800a8ca:	e026      	b.n	800a91a <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a8cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a8d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d009      	beq.n	800a8ec <HAL_UART_IRQHandler+0x614>
 800a8d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a8dc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d003      	beq.n	800a8ec <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a8e4:	6878      	ldr	r0, [r7, #4]
 800a8e6:	f000 ffdb 	bl	800b8a0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a8ea:	e016      	b.n	800a91a <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a8ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a8f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d010      	beq.n	800a91a <HAL_UART_IRQHandler+0x642>
 800a8f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	da0c      	bge.n	800a91a <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a900:	6878      	ldr	r0, [r7, #4]
 800a902:	f000 ffc3 	bl	800b88c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a906:	e008      	b.n	800a91a <HAL_UART_IRQHandler+0x642>
      return;
 800a908:	bf00      	nop
 800a90a:	e006      	b.n	800a91a <HAL_UART_IRQHandler+0x642>
    return;
 800a90c:	bf00      	nop
 800a90e:	e004      	b.n	800a91a <HAL_UART_IRQHandler+0x642>
      return;
 800a910:	bf00      	nop
 800a912:	e002      	b.n	800a91a <HAL_UART_IRQHandler+0x642>
      return;
 800a914:	bf00      	nop
 800a916:	e000      	b.n	800a91a <HAL_UART_IRQHandler+0x642>
    return;
 800a918:	bf00      	nop
  }
}
 800a91a:	37e8      	adds	r7, #232	@ 0xe8
 800a91c:	46bd      	mov	sp, r7
 800a91e:	bd80      	pop	{r7, pc}

0800a920 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a920:	b480      	push	{r7}
 800a922:	b083      	sub	sp, #12
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a928:	bf00      	nop
 800a92a:	370c      	adds	r7, #12
 800a92c:	46bd      	mov	sp, r7
 800a92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a932:	4770      	bx	lr

0800a934 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a934:	b480      	push	{r7}
 800a936:	b083      	sub	sp, #12
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800a93c:	bf00      	nop
 800a93e:	370c      	adds	r7, #12
 800a940:	46bd      	mov	sp, r7
 800a942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a946:	4770      	bx	lr

0800a948 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a948:	b480      	push	{r7}
 800a94a:	b083      	sub	sp, #12
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800a950:	bf00      	nop
 800a952:	370c      	adds	r7, #12
 800a954:	46bd      	mov	sp, r7
 800a956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95a:	4770      	bx	lr

0800a95c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a95c:	b480      	push	{r7}
 800a95e:	b083      	sub	sp, #12
 800a960:	af00      	add	r7, sp, #0
 800a962:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800a964:	bf00      	nop
 800a966:	370c      	adds	r7, #12
 800a968:	46bd      	mov	sp, r7
 800a96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96e:	4770      	bx	lr

0800a970 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a970:	b480      	push	{r7}
 800a972:	b083      	sub	sp, #12
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a978:	bf00      	nop
 800a97a:	370c      	adds	r7, #12
 800a97c:	46bd      	mov	sp, r7
 800a97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a982:	4770      	bx	lr

0800a984 <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 800a984:	b480      	push	{r7}
 800a986:	b085      	sub	sp, #20
 800a988:	af00      	add	r7, sp, #0
 800a98a:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a992:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a99a:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 800a99c:	68fa      	ldr	r2, [r7, #12]
 800a99e:	68bb      	ldr	r3, [r7, #8]
 800a9a0:	4313      	orrs	r3, r2
}
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	3714      	adds	r7, #20
 800a9a6:	46bd      	mov	sp, r7
 800a9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ac:	4770      	bx	lr
	...

0800a9b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a9b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a9b4:	b08c      	sub	sp, #48	@ 0x30
 800a9b6:	af00      	add	r7, sp, #0
 800a9b8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a9c0:	697b      	ldr	r3, [r7, #20]
 800a9c2:	689a      	ldr	r2, [r3, #8]
 800a9c4:	697b      	ldr	r3, [r7, #20]
 800a9c6:	691b      	ldr	r3, [r3, #16]
 800a9c8:	431a      	orrs	r2, r3
 800a9ca:	697b      	ldr	r3, [r7, #20]
 800a9cc:	695b      	ldr	r3, [r3, #20]
 800a9ce:	431a      	orrs	r2, r3
 800a9d0:	697b      	ldr	r3, [r7, #20]
 800a9d2:	69db      	ldr	r3, [r3, #28]
 800a9d4:	4313      	orrs	r3, r2
 800a9d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a9d8:	697b      	ldr	r3, [r7, #20]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	681a      	ldr	r2, [r3, #0]
 800a9de:	4bab      	ldr	r3, [pc, #684]	@ (800ac8c <UART_SetConfig+0x2dc>)
 800a9e0:	4013      	ands	r3, r2
 800a9e2:	697a      	ldr	r2, [r7, #20]
 800a9e4:	6812      	ldr	r2, [r2, #0]
 800a9e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a9e8:	430b      	orrs	r3, r1
 800a9ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a9ec:	697b      	ldr	r3, [r7, #20]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	685b      	ldr	r3, [r3, #4]
 800a9f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a9f6:	697b      	ldr	r3, [r7, #20]
 800a9f8:	68da      	ldr	r2, [r3, #12]
 800a9fa:	697b      	ldr	r3, [r7, #20]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	430a      	orrs	r2, r1
 800aa00:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800aa02:	697b      	ldr	r3, [r7, #20]
 800aa04:	699b      	ldr	r3, [r3, #24]
 800aa06:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800aa08:	697b      	ldr	r3, [r7, #20]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	4aa0      	ldr	r2, [pc, #640]	@ (800ac90 <UART_SetConfig+0x2e0>)
 800aa0e:	4293      	cmp	r3, r2
 800aa10:	d004      	beq.n	800aa1c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800aa12:	697b      	ldr	r3, [r7, #20]
 800aa14:	6a1b      	ldr	r3, [r3, #32]
 800aa16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aa18:	4313      	orrs	r3, r2
 800aa1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800aa1c:	697b      	ldr	r3, [r7, #20]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	689b      	ldr	r3, [r3, #8]
 800aa22:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800aa26:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800aa2a:	697a      	ldr	r2, [r7, #20]
 800aa2c:	6812      	ldr	r2, [r2, #0]
 800aa2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aa30:	430b      	orrs	r3, r1
 800aa32:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800aa34:	697b      	ldr	r3, [r7, #20]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa3a:	f023 010f 	bic.w	r1, r3, #15
 800aa3e:	697b      	ldr	r3, [r7, #20]
 800aa40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aa42:	697b      	ldr	r3, [r7, #20]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	430a      	orrs	r2, r1
 800aa48:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aa4a:	697b      	ldr	r3, [r7, #20]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	4a91      	ldr	r2, [pc, #580]	@ (800ac94 <UART_SetConfig+0x2e4>)
 800aa50:	4293      	cmp	r3, r2
 800aa52:	d125      	bne.n	800aaa0 <UART_SetConfig+0xf0>
 800aa54:	4b90      	ldr	r3, [pc, #576]	@ (800ac98 <UART_SetConfig+0x2e8>)
 800aa56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa5a:	f003 0303 	and.w	r3, r3, #3
 800aa5e:	2b03      	cmp	r3, #3
 800aa60:	d81a      	bhi.n	800aa98 <UART_SetConfig+0xe8>
 800aa62:	a201      	add	r2, pc, #4	@ (adr r2, 800aa68 <UART_SetConfig+0xb8>)
 800aa64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa68:	0800aa79 	.word	0x0800aa79
 800aa6c:	0800aa89 	.word	0x0800aa89
 800aa70:	0800aa81 	.word	0x0800aa81
 800aa74:	0800aa91 	.word	0x0800aa91
 800aa78:	2301      	movs	r3, #1
 800aa7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa7e:	e0d6      	b.n	800ac2e <UART_SetConfig+0x27e>
 800aa80:	2302      	movs	r3, #2
 800aa82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa86:	e0d2      	b.n	800ac2e <UART_SetConfig+0x27e>
 800aa88:	2304      	movs	r3, #4
 800aa8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa8e:	e0ce      	b.n	800ac2e <UART_SetConfig+0x27e>
 800aa90:	2308      	movs	r3, #8
 800aa92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa96:	e0ca      	b.n	800ac2e <UART_SetConfig+0x27e>
 800aa98:	2310      	movs	r3, #16
 800aa9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa9e:	e0c6      	b.n	800ac2e <UART_SetConfig+0x27e>
 800aaa0:	697b      	ldr	r3, [r7, #20]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	4a7d      	ldr	r2, [pc, #500]	@ (800ac9c <UART_SetConfig+0x2ec>)
 800aaa6:	4293      	cmp	r3, r2
 800aaa8:	d138      	bne.n	800ab1c <UART_SetConfig+0x16c>
 800aaaa:	4b7b      	ldr	r3, [pc, #492]	@ (800ac98 <UART_SetConfig+0x2e8>)
 800aaac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aab0:	f003 030c 	and.w	r3, r3, #12
 800aab4:	2b0c      	cmp	r3, #12
 800aab6:	d82d      	bhi.n	800ab14 <UART_SetConfig+0x164>
 800aab8:	a201      	add	r2, pc, #4	@ (adr r2, 800aac0 <UART_SetConfig+0x110>)
 800aaba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aabe:	bf00      	nop
 800aac0:	0800aaf5 	.word	0x0800aaf5
 800aac4:	0800ab15 	.word	0x0800ab15
 800aac8:	0800ab15 	.word	0x0800ab15
 800aacc:	0800ab15 	.word	0x0800ab15
 800aad0:	0800ab05 	.word	0x0800ab05
 800aad4:	0800ab15 	.word	0x0800ab15
 800aad8:	0800ab15 	.word	0x0800ab15
 800aadc:	0800ab15 	.word	0x0800ab15
 800aae0:	0800aafd 	.word	0x0800aafd
 800aae4:	0800ab15 	.word	0x0800ab15
 800aae8:	0800ab15 	.word	0x0800ab15
 800aaec:	0800ab15 	.word	0x0800ab15
 800aaf0:	0800ab0d 	.word	0x0800ab0d
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aafa:	e098      	b.n	800ac2e <UART_SetConfig+0x27e>
 800aafc:	2302      	movs	r3, #2
 800aafe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab02:	e094      	b.n	800ac2e <UART_SetConfig+0x27e>
 800ab04:	2304      	movs	r3, #4
 800ab06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab0a:	e090      	b.n	800ac2e <UART_SetConfig+0x27e>
 800ab0c:	2308      	movs	r3, #8
 800ab0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab12:	e08c      	b.n	800ac2e <UART_SetConfig+0x27e>
 800ab14:	2310      	movs	r3, #16
 800ab16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab1a:	e088      	b.n	800ac2e <UART_SetConfig+0x27e>
 800ab1c:	697b      	ldr	r3, [r7, #20]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	4a5f      	ldr	r2, [pc, #380]	@ (800aca0 <UART_SetConfig+0x2f0>)
 800ab22:	4293      	cmp	r3, r2
 800ab24:	d125      	bne.n	800ab72 <UART_SetConfig+0x1c2>
 800ab26:	4b5c      	ldr	r3, [pc, #368]	@ (800ac98 <UART_SetConfig+0x2e8>)
 800ab28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab2c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ab30:	2b30      	cmp	r3, #48	@ 0x30
 800ab32:	d016      	beq.n	800ab62 <UART_SetConfig+0x1b2>
 800ab34:	2b30      	cmp	r3, #48	@ 0x30
 800ab36:	d818      	bhi.n	800ab6a <UART_SetConfig+0x1ba>
 800ab38:	2b20      	cmp	r3, #32
 800ab3a:	d00a      	beq.n	800ab52 <UART_SetConfig+0x1a2>
 800ab3c:	2b20      	cmp	r3, #32
 800ab3e:	d814      	bhi.n	800ab6a <UART_SetConfig+0x1ba>
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d002      	beq.n	800ab4a <UART_SetConfig+0x19a>
 800ab44:	2b10      	cmp	r3, #16
 800ab46:	d008      	beq.n	800ab5a <UART_SetConfig+0x1aa>
 800ab48:	e00f      	b.n	800ab6a <UART_SetConfig+0x1ba>
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab50:	e06d      	b.n	800ac2e <UART_SetConfig+0x27e>
 800ab52:	2302      	movs	r3, #2
 800ab54:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab58:	e069      	b.n	800ac2e <UART_SetConfig+0x27e>
 800ab5a:	2304      	movs	r3, #4
 800ab5c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab60:	e065      	b.n	800ac2e <UART_SetConfig+0x27e>
 800ab62:	2308      	movs	r3, #8
 800ab64:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab68:	e061      	b.n	800ac2e <UART_SetConfig+0x27e>
 800ab6a:	2310      	movs	r3, #16
 800ab6c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab70:	e05d      	b.n	800ac2e <UART_SetConfig+0x27e>
 800ab72:	697b      	ldr	r3, [r7, #20]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	4a4b      	ldr	r2, [pc, #300]	@ (800aca4 <UART_SetConfig+0x2f4>)
 800ab78:	4293      	cmp	r3, r2
 800ab7a:	d125      	bne.n	800abc8 <UART_SetConfig+0x218>
 800ab7c:	4b46      	ldr	r3, [pc, #280]	@ (800ac98 <UART_SetConfig+0x2e8>)
 800ab7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab82:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ab86:	2bc0      	cmp	r3, #192	@ 0xc0
 800ab88:	d016      	beq.n	800abb8 <UART_SetConfig+0x208>
 800ab8a:	2bc0      	cmp	r3, #192	@ 0xc0
 800ab8c:	d818      	bhi.n	800abc0 <UART_SetConfig+0x210>
 800ab8e:	2b80      	cmp	r3, #128	@ 0x80
 800ab90:	d00a      	beq.n	800aba8 <UART_SetConfig+0x1f8>
 800ab92:	2b80      	cmp	r3, #128	@ 0x80
 800ab94:	d814      	bhi.n	800abc0 <UART_SetConfig+0x210>
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d002      	beq.n	800aba0 <UART_SetConfig+0x1f0>
 800ab9a:	2b40      	cmp	r3, #64	@ 0x40
 800ab9c:	d008      	beq.n	800abb0 <UART_SetConfig+0x200>
 800ab9e:	e00f      	b.n	800abc0 <UART_SetConfig+0x210>
 800aba0:	2300      	movs	r3, #0
 800aba2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aba6:	e042      	b.n	800ac2e <UART_SetConfig+0x27e>
 800aba8:	2302      	movs	r3, #2
 800abaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abae:	e03e      	b.n	800ac2e <UART_SetConfig+0x27e>
 800abb0:	2304      	movs	r3, #4
 800abb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abb6:	e03a      	b.n	800ac2e <UART_SetConfig+0x27e>
 800abb8:	2308      	movs	r3, #8
 800abba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abbe:	e036      	b.n	800ac2e <UART_SetConfig+0x27e>
 800abc0:	2310      	movs	r3, #16
 800abc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abc6:	e032      	b.n	800ac2e <UART_SetConfig+0x27e>
 800abc8:	697b      	ldr	r3, [r7, #20]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	4a30      	ldr	r2, [pc, #192]	@ (800ac90 <UART_SetConfig+0x2e0>)
 800abce:	4293      	cmp	r3, r2
 800abd0:	d12a      	bne.n	800ac28 <UART_SetConfig+0x278>
 800abd2:	4b31      	ldr	r3, [pc, #196]	@ (800ac98 <UART_SetConfig+0x2e8>)
 800abd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800abd8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800abdc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800abe0:	d01a      	beq.n	800ac18 <UART_SetConfig+0x268>
 800abe2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800abe6:	d81b      	bhi.n	800ac20 <UART_SetConfig+0x270>
 800abe8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800abec:	d00c      	beq.n	800ac08 <UART_SetConfig+0x258>
 800abee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800abf2:	d815      	bhi.n	800ac20 <UART_SetConfig+0x270>
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d003      	beq.n	800ac00 <UART_SetConfig+0x250>
 800abf8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800abfc:	d008      	beq.n	800ac10 <UART_SetConfig+0x260>
 800abfe:	e00f      	b.n	800ac20 <UART_SetConfig+0x270>
 800ac00:	2300      	movs	r3, #0
 800ac02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac06:	e012      	b.n	800ac2e <UART_SetConfig+0x27e>
 800ac08:	2302      	movs	r3, #2
 800ac0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac0e:	e00e      	b.n	800ac2e <UART_SetConfig+0x27e>
 800ac10:	2304      	movs	r3, #4
 800ac12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac16:	e00a      	b.n	800ac2e <UART_SetConfig+0x27e>
 800ac18:	2308      	movs	r3, #8
 800ac1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac1e:	e006      	b.n	800ac2e <UART_SetConfig+0x27e>
 800ac20:	2310      	movs	r3, #16
 800ac22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac26:	e002      	b.n	800ac2e <UART_SetConfig+0x27e>
 800ac28:	2310      	movs	r3, #16
 800ac2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ac2e:	697b      	ldr	r3, [r7, #20]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	4a17      	ldr	r2, [pc, #92]	@ (800ac90 <UART_SetConfig+0x2e0>)
 800ac34:	4293      	cmp	r3, r2
 800ac36:	f040 80a8 	bne.w	800ad8a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ac3a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ac3e:	2b08      	cmp	r3, #8
 800ac40:	d834      	bhi.n	800acac <UART_SetConfig+0x2fc>
 800ac42:	a201      	add	r2, pc, #4	@ (adr r2, 800ac48 <UART_SetConfig+0x298>)
 800ac44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac48:	0800ac6d 	.word	0x0800ac6d
 800ac4c:	0800acad 	.word	0x0800acad
 800ac50:	0800ac75 	.word	0x0800ac75
 800ac54:	0800acad 	.word	0x0800acad
 800ac58:	0800ac7b 	.word	0x0800ac7b
 800ac5c:	0800acad 	.word	0x0800acad
 800ac60:	0800acad 	.word	0x0800acad
 800ac64:	0800acad 	.word	0x0800acad
 800ac68:	0800ac83 	.word	0x0800ac83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ac6c:	f7fc fd52 	bl	8007714 <HAL_RCC_GetPCLK1Freq>
 800ac70:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ac72:	e021      	b.n	800acb8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ac74:	4b0c      	ldr	r3, [pc, #48]	@ (800aca8 <UART_SetConfig+0x2f8>)
 800ac76:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ac78:	e01e      	b.n	800acb8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ac7a:	f7fc fcdd 	bl	8007638 <HAL_RCC_GetSysClockFreq>
 800ac7e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ac80:	e01a      	b.n	800acb8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ac82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ac86:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ac88:	e016      	b.n	800acb8 <UART_SetConfig+0x308>
 800ac8a:	bf00      	nop
 800ac8c:	cfff69f3 	.word	0xcfff69f3
 800ac90:	40008000 	.word	0x40008000
 800ac94:	40013800 	.word	0x40013800
 800ac98:	40021000 	.word	0x40021000
 800ac9c:	40004400 	.word	0x40004400
 800aca0:	40004800 	.word	0x40004800
 800aca4:	40004c00 	.word	0x40004c00
 800aca8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800acac:	2300      	movs	r3, #0
 800acae:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800acb0:	2301      	movs	r3, #1
 800acb2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800acb6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800acb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acba:	2b00      	cmp	r3, #0
 800acbc:	f000 812a 	beq.w	800af14 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800acc0:	697b      	ldr	r3, [r7, #20]
 800acc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acc4:	4a9e      	ldr	r2, [pc, #632]	@ (800af40 <UART_SetConfig+0x590>)
 800acc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800acca:	461a      	mov	r2, r3
 800accc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acce:	fbb3 f3f2 	udiv	r3, r3, r2
 800acd2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800acd4:	697b      	ldr	r3, [r7, #20]
 800acd6:	685a      	ldr	r2, [r3, #4]
 800acd8:	4613      	mov	r3, r2
 800acda:	005b      	lsls	r3, r3, #1
 800acdc:	4413      	add	r3, r2
 800acde:	69ba      	ldr	r2, [r7, #24]
 800ace0:	429a      	cmp	r2, r3
 800ace2:	d305      	bcc.n	800acf0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ace4:	697b      	ldr	r3, [r7, #20]
 800ace6:	685b      	ldr	r3, [r3, #4]
 800ace8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800acea:	69ba      	ldr	r2, [r7, #24]
 800acec:	429a      	cmp	r2, r3
 800acee:	d903      	bls.n	800acf8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800acf0:	2301      	movs	r3, #1
 800acf2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800acf6:	e10d      	b.n	800af14 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800acf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acfa:	2200      	movs	r2, #0
 800acfc:	60bb      	str	r3, [r7, #8]
 800acfe:	60fa      	str	r2, [r7, #12]
 800ad00:	697b      	ldr	r3, [r7, #20]
 800ad02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad04:	4a8e      	ldr	r2, [pc, #568]	@ (800af40 <UART_SetConfig+0x590>)
 800ad06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ad0a:	b29b      	uxth	r3, r3
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	603b      	str	r3, [r7, #0]
 800ad10:	607a      	str	r2, [r7, #4]
 800ad12:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ad16:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ad1a:	f7f5 ffdd 	bl	8000cd8 <__aeabi_uldivmod>
 800ad1e:	4602      	mov	r2, r0
 800ad20:	460b      	mov	r3, r1
 800ad22:	4610      	mov	r0, r2
 800ad24:	4619      	mov	r1, r3
 800ad26:	f04f 0200 	mov.w	r2, #0
 800ad2a:	f04f 0300 	mov.w	r3, #0
 800ad2e:	020b      	lsls	r3, r1, #8
 800ad30:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ad34:	0202      	lsls	r2, r0, #8
 800ad36:	6979      	ldr	r1, [r7, #20]
 800ad38:	6849      	ldr	r1, [r1, #4]
 800ad3a:	0849      	lsrs	r1, r1, #1
 800ad3c:	2000      	movs	r0, #0
 800ad3e:	460c      	mov	r4, r1
 800ad40:	4605      	mov	r5, r0
 800ad42:	eb12 0804 	adds.w	r8, r2, r4
 800ad46:	eb43 0905 	adc.w	r9, r3, r5
 800ad4a:	697b      	ldr	r3, [r7, #20]
 800ad4c:	685b      	ldr	r3, [r3, #4]
 800ad4e:	2200      	movs	r2, #0
 800ad50:	469a      	mov	sl, r3
 800ad52:	4693      	mov	fp, r2
 800ad54:	4652      	mov	r2, sl
 800ad56:	465b      	mov	r3, fp
 800ad58:	4640      	mov	r0, r8
 800ad5a:	4649      	mov	r1, r9
 800ad5c:	f7f5 ffbc 	bl	8000cd8 <__aeabi_uldivmod>
 800ad60:	4602      	mov	r2, r0
 800ad62:	460b      	mov	r3, r1
 800ad64:	4613      	mov	r3, r2
 800ad66:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ad68:	6a3b      	ldr	r3, [r7, #32]
 800ad6a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ad6e:	d308      	bcc.n	800ad82 <UART_SetConfig+0x3d2>
 800ad70:	6a3b      	ldr	r3, [r7, #32]
 800ad72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ad76:	d204      	bcs.n	800ad82 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800ad78:	697b      	ldr	r3, [r7, #20]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	6a3a      	ldr	r2, [r7, #32]
 800ad7e:	60da      	str	r2, [r3, #12]
 800ad80:	e0c8      	b.n	800af14 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800ad82:	2301      	movs	r3, #1
 800ad84:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ad88:	e0c4      	b.n	800af14 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ad8a:	697b      	ldr	r3, [r7, #20]
 800ad8c:	69db      	ldr	r3, [r3, #28]
 800ad8e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ad92:	d167      	bne.n	800ae64 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800ad94:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ad98:	2b08      	cmp	r3, #8
 800ad9a:	d828      	bhi.n	800adee <UART_SetConfig+0x43e>
 800ad9c:	a201      	add	r2, pc, #4	@ (adr r2, 800ada4 <UART_SetConfig+0x3f4>)
 800ad9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ada2:	bf00      	nop
 800ada4:	0800adc9 	.word	0x0800adc9
 800ada8:	0800add1 	.word	0x0800add1
 800adac:	0800add9 	.word	0x0800add9
 800adb0:	0800adef 	.word	0x0800adef
 800adb4:	0800addf 	.word	0x0800addf
 800adb8:	0800adef 	.word	0x0800adef
 800adbc:	0800adef 	.word	0x0800adef
 800adc0:	0800adef 	.word	0x0800adef
 800adc4:	0800ade7 	.word	0x0800ade7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800adc8:	f7fc fca4 	bl	8007714 <HAL_RCC_GetPCLK1Freq>
 800adcc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800adce:	e014      	b.n	800adfa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800add0:	f7fc fcb6 	bl	8007740 <HAL_RCC_GetPCLK2Freq>
 800add4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800add6:	e010      	b.n	800adfa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800add8:	4b5a      	ldr	r3, [pc, #360]	@ (800af44 <UART_SetConfig+0x594>)
 800adda:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800addc:	e00d      	b.n	800adfa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800adde:	f7fc fc2b 	bl	8007638 <HAL_RCC_GetSysClockFreq>
 800ade2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ade4:	e009      	b.n	800adfa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ade6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800adea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800adec:	e005      	b.n	800adfa <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800adee:	2300      	movs	r3, #0
 800adf0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800adf2:	2301      	movs	r3, #1
 800adf4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800adf8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800adfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	f000 8089 	beq.w	800af14 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ae02:	697b      	ldr	r3, [r7, #20]
 800ae04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae06:	4a4e      	ldr	r2, [pc, #312]	@ (800af40 <UART_SetConfig+0x590>)
 800ae08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ae0c:	461a      	mov	r2, r3
 800ae0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae10:	fbb3 f3f2 	udiv	r3, r3, r2
 800ae14:	005a      	lsls	r2, r3, #1
 800ae16:	697b      	ldr	r3, [r7, #20]
 800ae18:	685b      	ldr	r3, [r3, #4]
 800ae1a:	085b      	lsrs	r3, r3, #1
 800ae1c:	441a      	add	r2, r3
 800ae1e:	697b      	ldr	r3, [r7, #20]
 800ae20:	685b      	ldr	r3, [r3, #4]
 800ae22:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae26:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ae28:	6a3b      	ldr	r3, [r7, #32]
 800ae2a:	2b0f      	cmp	r3, #15
 800ae2c:	d916      	bls.n	800ae5c <UART_SetConfig+0x4ac>
 800ae2e:	6a3b      	ldr	r3, [r7, #32]
 800ae30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ae34:	d212      	bcs.n	800ae5c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ae36:	6a3b      	ldr	r3, [r7, #32]
 800ae38:	b29b      	uxth	r3, r3
 800ae3a:	f023 030f 	bic.w	r3, r3, #15
 800ae3e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ae40:	6a3b      	ldr	r3, [r7, #32]
 800ae42:	085b      	lsrs	r3, r3, #1
 800ae44:	b29b      	uxth	r3, r3
 800ae46:	f003 0307 	and.w	r3, r3, #7
 800ae4a:	b29a      	uxth	r2, r3
 800ae4c:	8bfb      	ldrh	r3, [r7, #30]
 800ae4e:	4313      	orrs	r3, r2
 800ae50:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800ae52:	697b      	ldr	r3, [r7, #20]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	8bfa      	ldrh	r2, [r7, #30]
 800ae58:	60da      	str	r2, [r3, #12]
 800ae5a:	e05b      	b.n	800af14 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800ae5c:	2301      	movs	r3, #1
 800ae5e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ae62:	e057      	b.n	800af14 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ae64:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ae68:	2b08      	cmp	r3, #8
 800ae6a:	d828      	bhi.n	800aebe <UART_SetConfig+0x50e>
 800ae6c:	a201      	add	r2, pc, #4	@ (adr r2, 800ae74 <UART_SetConfig+0x4c4>)
 800ae6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae72:	bf00      	nop
 800ae74:	0800ae99 	.word	0x0800ae99
 800ae78:	0800aea1 	.word	0x0800aea1
 800ae7c:	0800aea9 	.word	0x0800aea9
 800ae80:	0800aebf 	.word	0x0800aebf
 800ae84:	0800aeaf 	.word	0x0800aeaf
 800ae88:	0800aebf 	.word	0x0800aebf
 800ae8c:	0800aebf 	.word	0x0800aebf
 800ae90:	0800aebf 	.word	0x0800aebf
 800ae94:	0800aeb7 	.word	0x0800aeb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ae98:	f7fc fc3c 	bl	8007714 <HAL_RCC_GetPCLK1Freq>
 800ae9c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ae9e:	e014      	b.n	800aeca <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aea0:	f7fc fc4e 	bl	8007740 <HAL_RCC_GetPCLK2Freq>
 800aea4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aea6:	e010      	b.n	800aeca <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aea8:	4b26      	ldr	r3, [pc, #152]	@ (800af44 <UART_SetConfig+0x594>)
 800aeaa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aeac:	e00d      	b.n	800aeca <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aeae:	f7fc fbc3 	bl	8007638 <HAL_RCC_GetSysClockFreq>
 800aeb2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aeb4:	e009      	b.n	800aeca <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aeb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aeba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aebc:	e005      	b.n	800aeca <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800aebe:	2300      	movs	r3, #0
 800aec0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800aec2:	2301      	movs	r3, #1
 800aec4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800aec8:	bf00      	nop
    }

    if (pclk != 0U)
 800aeca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d021      	beq.n	800af14 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aed0:	697b      	ldr	r3, [r7, #20]
 800aed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aed4:	4a1a      	ldr	r2, [pc, #104]	@ (800af40 <UART_SetConfig+0x590>)
 800aed6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aeda:	461a      	mov	r2, r3
 800aedc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aede:	fbb3 f2f2 	udiv	r2, r3, r2
 800aee2:	697b      	ldr	r3, [r7, #20]
 800aee4:	685b      	ldr	r3, [r3, #4]
 800aee6:	085b      	lsrs	r3, r3, #1
 800aee8:	441a      	add	r2, r3
 800aeea:	697b      	ldr	r3, [r7, #20]
 800aeec:	685b      	ldr	r3, [r3, #4]
 800aeee:	fbb2 f3f3 	udiv	r3, r2, r3
 800aef2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aef4:	6a3b      	ldr	r3, [r7, #32]
 800aef6:	2b0f      	cmp	r3, #15
 800aef8:	d909      	bls.n	800af0e <UART_SetConfig+0x55e>
 800aefa:	6a3b      	ldr	r3, [r7, #32]
 800aefc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800af00:	d205      	bcs.n	800af0e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800af02:	6a3b      	ldr	r3, [r7, #32]
 800af04:	b29a      	uxth	r2, r3
 800af06:	697b      	ldr	r3, [r7, #20]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	60da      	str	r2, [r3, #12]
 800af0c:	e002      	b.n	800af14 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800af0e:	2301      	movs	r3, #1
 800af10:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800af14:	697b      	ldr	r3, [r7, #20]
 800af16:	2201      	movs	r2, #1
 800af18:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800af1c:	697b      	ldr	r3, [r7, #20]
 800af1e:	2201      	movs	r2, #1
 800af20:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800af24:	697b      	ldr	r3, [r7, #20]
 800af26:	2200      	movs	r2, #0
 800af28:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800af2a:	697b      	ldr	r3, [r7, #20]
 800af2c:	2200      	movs	r2, #0
 800af2e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800af30:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800af34:	4618      	mov	r0, r3
 800af36:	3730      	adds	r7, #48	@ 0x30
 800af38:	46bd      	mov	sp, r7
 800af3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800af3e:	bf00      	nop
 800af40:	080127a0 	.word	0x080127a0
 800af44:	00f42400 	.word	0x00f42400

0800af48 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800af48:	b480      	push	{r7}
 800af4a:	b083      	sub	sp, #12
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af54:	f003 0308 	and.w	r3, r3, #8
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d00a      	beq.n	800af72 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	685b      	ldr	r3, [r3, #4]
 800af62:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	430a      	orrs	r2, r1
 800af70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af76:	f003 0301 	and.w	r3, r3, #1
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d00a      	beq.n	800af94 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	685b      	ldr	r3, [r3, #4]
 800af84:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	430a      	orrs	r2, r1
 800af92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af98:	f003 0302 	and.w	r3, r3, #2
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d00a      	beq.n	800afb6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	685b      	ldr	r3, [r3, #4]
 800afa6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	430a      	orrs	r2, r1
 800afb4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afba:	f003 0304 	and.w	r3, r3, #4
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d00a      	beq.n	800afd8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	685b      	ldr	r3, [r3, #4]
 800afc8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	430a      	orrs	r2, r1
 800afd6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afdc:	f003 0310 	and.w	r3, r3, #16
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d00a      	beq.n	800affa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	689b      	ldr	r3, [r3, #8]
 800afea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	430a      	orrs	r2, r1
 800aff8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800affe:	f003 0320 	and.w	r3, r3, #32
 800b002:	2b00      	cmp	r3, #0
 800b004:	d00a      	beq.n	800b01c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	689b      	ldr	r3, [r3, #8]
 800b00c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	430a      	orrs	r2, r1
 800b01a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b020:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b024:	2b00      	cmp	r3, #0
 800b026:	d01a      	beq.n	800b05e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	685b      	ldr	r3, [r3, #4]
 800b02e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	430a      	orrs	r2, r1
 800b03c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b042:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b046:	d10a      	bne.n	800b05e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	685b      	ldr	r3, [r3, #4]
 800b04e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	430a      	orrs	r2, r1
 800b05c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b062:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b066:	2b00      	cmp	r3, #0
 800b068:	d00a      	beq.n	800b080 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	685b      	ldr	r3, [r3, #4]
 800b070:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	430a      	orrs	r2, r1
 800b07e:	605a      	str	r2, [r3, #4]
  }
}
 800b080:	bf00      	nop
 800b082:	370c      	adds	r7, #12
 800b084:	46bd      	mov	sp, r7
 800b086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b08a:	4770      	bx	lr

0800b08c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b098      	sub	sp, #96	@ 0x60
 800b090:	af02      	add	r7, sp, #8
 800b092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	2200      	movs	r2, #0
 800b098:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b09c:	f7f7 fb72 	bl	8002784 <HAL_GetTick>
 800b0a0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	f003 0308 	and.w	r3, r3, #8
 800b0ac:	2b08      	cmp	r3, #8
 800b0ae:	d12f      	bne.n	800b110 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b0b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b0b4:	9300      	str	r3, [sp, #0]
 800b0b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b0b8:	2200      	movs	r2, #0
 800b0ba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b0be:	6878      	ldr	r0, [r7, #4]
 800b0c0:	f000 f88e 	bl	800b1e0 <UART_WaitOnFlagUntilTimeout>
 800b0c4:	4603      	mov	r3, r0
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d022      	beq.n	800b110 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0d2:	e853 3f00 	ldrex	r3, [r3]
 800b0d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b0d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b0de:	653b      	str	r3, [r7, #80]	@ 0x50
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	461a      	mov	r2, r3
 800b0e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b0e8:	647b      	str	r3, [r7, #68]	@ 0x44
 800b0ea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b0ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b0f0:	e841 2300 	strex	r3, r2, [r1]
 800b0f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b0f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d1e6      	bne.n	800b0ca <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	2220      	movs	r2, #32
 800b100:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	2200      	movs	r2, #0
 800b108:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b10c:	2303      	movs	r3, #3
 800b10e:	e063      	b.n	800b1d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	f003 0304 	and.w	r3, r3, #4
 800b11a:	2b04      	cmp	r3, #4
 800b11c:	d149      	bne.n	800b1b2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b11e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b122:	9300      	str	r3, [sp, #0]
 800b124:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b126:	2200      	movs	r2, #0
 800b128:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b12c:	6878      	ldr	r0, [r7, #4]
 800b12e:	f000 f857 	bl	800b1e0 <UART_WaitOnFlagUntilTimeout>
 800b132:	4603      	mov	r3, r0
 800b134:	2b00      	cmp	r3, #0
 800b136:	d03c      	beq.n	800b1b2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b13e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b140:	e853 3f00 	ldrex	r3, [r3]
 800b144:	623b      	str	r3, [r7, #32]
   return(result);
 800b146:	6a3b      	ldr	r3, [r7, #32]
 800b148:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b14c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	461a      	mov	r2, r3
 800b154:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b156:	633b      	str	r3, [r7, #48]	@ 0x30
 800b158:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b15a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b15c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b15e:	e841 2300 	strex	r3, r2, [r1]
 800b162:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b166:	2b00      	cmp	r3, #0
 800b168:	d1e6      	bne.n	800b138 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	3308      	adds	r3, #8
 800b170:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b172:	693b      	ldr	r3, [r7, #16]
 800b174:	e853 3f00 	ldrex	r3, [r3]
 800b178:	60fb      	str	r3, [r7, #12]
   return(result);
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	f023 0301 	bic.w	r3, r3, #1
 800b180:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	3308      	adds	r3, #8
 800b188:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b18a:	61fa      	str	r2, [r7, #28]
 800b18c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b18e:	69b9      	ldr	r1, [r7, #24]
 800b190:	69fa      	ldr	r2, [r7, #28]
 800b192:	e841 2300 	strex	r3, r2, [r1]
 800b196:	617b      	str	r3, [r7, #20]
   return(result);
 800b198:	697b      	ldr	r3, [r7, #20]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d1e5      	bne.n	800b16a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	2220      	movs	r2, #32
 800b1a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	2200      	movs	r2, #0
 800b1aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b1ae:	2303      	movs	r3, #3
 800b1b0:	e012      	b.n	800b1d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	2220      	movs	r2, #32
 800b1b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	2220      	movs	r2, #32
 800b1be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	2200      	movs	r2, #0
 800b1cc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	2200      	movs	r2, #0
 800b1d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b1d6:	2300      	movs	r3, #0
}
 800b1d8:	4618      	mov	r0, r3
 800b1da:	3758      	adds	r7, #88	@ 0x58
 800b1dc:	46bd      	mov	sp, r7
 800b1de:	bd80      	pop	{r7, pc}

0800b1e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b1e0:	b580      	push	{r7, lr}
 800b1e2:	b084      	sub	sp, #16
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	60f8      	str	r0, [r7, #12]
 800b1e8:	60b9      	str	r1, [r7, #8]
 800b1ea:	603b      	str	r3, [r7, #0]
 800b1ec:	4613      	mov	r3, r2
 800b1ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b1f0:	e04f      	b.n	800b292 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b1f2:	69bb      	ldr	r3, [r7, #24]
 800b1f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1f8:	d04b      	beq.n	800b292 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b1fa:	f7f7 fac3 	bl	8002784 <HAL_GetTick>
 800b1fe:	4602      	mov	r2, r0
 800b200:	683b      	ldr	r3, [r7, #0]
 800b202:	1ad3      	subs	r3, r2, r3
 800b204:	69ba      	ldr	r2, [r7, #24]
 800b206:	429a      	cmp	r2, r3
 800b208:	d302      	bcc.n	800b210 <UART_WaitOnFlagUntilTimeout+0x30>
 800b20a:	69bb      	ldr	r3, [r7, #24]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d101      	bne.n	800b214 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b210:	2303      	movs	r3, #3
 800b212:	e04e      	b.n	800b2b2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	f003 0304 	and.w	r3, r3, #4
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d037      	beq.n	800b292 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b222:	68bb      	ldr	r3, [r7, #8]
 800b224:	2b80      	cmp	r3, #128	@ 0x80
 800b226:	d034      	beq.n	800b292 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b228:	68bb      	ldr	r3, [r7, #8]
 800b22a:	2b40      	cmp	r3, #64	@ 0x40
 800b22c:	d031      	beq.n	800b292 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	69db      	ldr	r3, [r3, #28]
 800b234:	f003 0308 	and.w	r3, r3, #8
 800b238:	2b08      	cmp	r3, #8
 800b23a:	d110      	bne.n	800b25e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	2208      	movs	r2, #8
 800b242:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b244:	68f8      	ldr	r0, [r7, #12]
 800b246:	f000 f920 	bl	800b48a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	2208      	movs	r2, #8
 800b24e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	2200      	movs	r2, #0
 800b256:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b25a:	2301      	movs	r3, #1
 800b25c:	e029      	b.n	800b2b2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	69db      	ldr	r3, [r3, #28]
 800b264:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b268:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b26c:	d111      	bne.n	800b292 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b276:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b278:	68f8      	ldr	r0, [r7, #12]
 800b27a:	f000 f906 	bl	800b48a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	2220      	movs	r2, #32
 800b282:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	2200      	movs	r2, #0
 800b28a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b28e:	2303      	movs	r3, #3
 800b290:	e00f      	b.n	800b2b2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	69da      	ldr	r2, [r3, #28]
 800b298:	68bb      	ldr	r3, [r7, #8]
 800b29a:	4013      	ands	r3, r2
 800b29c:	68ba      	ldr	r2, [r7, #8]
 800b29e:	429a      	cmp	r2, r3
 800b2a0:	bf0c      	ite	eq
 800b2a2:	2301      	moveq	r3, #1
 800b2a4:	2300      	movne	r3, #0
 800b2a6:	b2db      	uxtb	r3, r3
 800b2a8:	461a      	mov	r2, r3
 800b2aa:	79fb      	ldrb	r3, [r7, #7]
 800b2ac:	429a      	cmp	r2, r3
 800b2ae:	d0a0      	beq.n	800b1f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b2b0:	2300      	movs	r3, #0
}
 800b2b2:	4618      	mov	r0, r3
 800b2b4:	3710      	adds	r7, #16
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	bd80      	pop	{r7, pc}
	...

0800b2bc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b096      	sub	sp, #88	@ 0x58
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	60f8      	str	r0, [r7, #12]
 800b2c4:	60b9      	str	r1, [r7, #8]
 800b2c6:	4613      	mov	r3, r2
 800b2c8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	68ba      	ldr	r2, [r7, #8]
 800b2ce:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	88fa      	ldrh	r2, [r7, #6]
 800b2d4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	2200      	movs	r2, #0
 800b2dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	2222      	movs	r2, #34	@ 0x22
 800b2e4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d02d      	beq.n	800b34e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2f8:	4a40      	ldr	r2, [pc, #256]	@ (800b3fc <UART_Start_Receive_DMA+0x140>)
 800b2fa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b302:	4a3f      	ldr	r2, [pc, #252]	@ (800b400 <UART_Start_Receive_DMA+0x144>)
 800b304:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b30c:	4a3d      	ldr	r2, [pc, #244]	@ (800b404 <UART_Start_Receive_DMA+0x148>)
 800b30e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b316:	2200      	movs	r2, #0
 800b318:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	3324      	adds	r3, #36	@ 0x24
 800b326:	4619      	mov	r1, r3
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b32c:	461a      	mov	r2, r3
 800b32e:	88fb      	ldrh	r3, [r7, #6]
 800b330:	f7fa fd92 	bl	8005e58 <HAL_DMA_Start_IT>
 800b334:	4603      	mov	r3, r0
 800b336:	2b00      	cmp	r3, #0
 800b338:	d009      	beq.n	800b34e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	2210      	movs	r2, #16
 800b33e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	2220      	movs	r2, #32
 800b346:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800b34a:	2301      	movs	r3, #1
 800b34c:	e051      	b.n	800b3f2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	691b      	ldr	r3, [r3, #16]
 800b352:	2b00      	cmp	r3, #0
 800b354:	d018      	beq.n	800b388 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b35c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b35e:	e853 3f00 	ldrex	r3, [r3]
 800b362:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b366:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b36a:	657b      	str	r3, [r7, #84]	@ 0x54
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	461a      	mov	r2, r3
 800b372:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b374:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b376:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b378:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b37a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b37c:	e841 2300 	strex	r3, r2, [r1]
 800b380:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b382:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b384:	2b00      	cmp	r3, #0
 800b386:	d1e6      	bne.n	800b356 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	3308      	adds	r3, #8
 800b38e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b392:	e853 3f00 	ldrex	r3, [r3]
 800b396:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b39a:	f043 0301 	orr.w	r3, r3, #1
 800b39e:	653b      	str	r3, [r7, #80]	@ 0x50
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	3308      	adds	r3, #8
 800b3a6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b3a8:	637a      	str	r2, [r7, #52]	@ 0x34
 800b3aa:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3ac:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b3ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b3b0:	e841 2300 	strex	r3, r2, [r1]
 800b3b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b3b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d1e5      	bne.n	800b388 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	3308      	adds	r3, #8
 800b3c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3c4:	697b      	ldr	r3, [r7, #20]
 800b3c6:	e853 3f00 	ldrex	r3, [r3]
 800b3ca:	613b      	str	r3, [r7, #16]
   return(result);
 800b3cc:	693b      	ldr	r3, [r7, #16]
 800b3ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	3308      	adds	r3, #8
 800b3da:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b3dc:	623a      	str	r2, [r7, #32]
 800b3de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3e0:	69f9      	ldr	r1, [r7, #28]
 800b3e2:	6a3a      	ldr	r2, [r7, #32]
 800b3e4:	e841 2300 	strex	r3, r2, [r1]
 800b3e8:	61bb      	str	r3, [r7, #24]
   return(result);
 800b3ea:	69bb      	ldr	r3, [r7, #24]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d1e5      	bne.n	800b3bc <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800b3f0:	2300      	movs	r3, #0
}
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	3758      	adds	r7, #88	@ 0x58
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	bd80      	pop	{r7, pc}
 800b3fa:	bf00      	nop
 800b3fc:	0800b60d 	.word	0x0800b60d
 800b400:	0800b739 	.word	0x0800b739
 800b404:	0800b777 	.word	0x0800b777

0800b408 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b408:	b480      	push	{r7}
 800b40a:	b08f      	sub	sp, #60	@ 0x3c
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b416:	6a3b      	ldr	r3, [r7, #32]
 800b418:	e853 3f00 	ldrex	r3, [r3]
 800b41c:	61fb      	str	r3, [r7, #28]
   return(result);
 800b41e:	69fb      	ldr	r3, [r7, #28]
 800b420:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b424:	637b      	str	r3, [r7, #52]	@ 0x34
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	461a      	mov	r2, r3
 800b42c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b42e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b430:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b432:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b434:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b436:	e841 2300 	strex	r3, r2, [r1]
 800b43a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b43c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d1e6      	bne.n	800b410 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	3308      	adds	r3, #8
 800b448:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	e853 3f00 	ldrex	r3, [r3]
 800b450:	60bb      	str	r3, [r7, #8]
   return(result);
 800b452:	68bb      	ldr	r3, [r7, #8]
 800b454:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b458:	633b      	str	r3, [r7, #48]	@ 0x30
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	3308      	adds	r3, #8
 800b460:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b462:	61ba      	str	r2, [r7, #24]
 800b464:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b466:	6979      	ldr	r1, [r7, #20]
 800b468:	69ba      	ldr	r2, [r7, #24]
 800b46a:	e841 2300 	strex	r3, r2, [r1]
 800b46e:	613b      	str	r3, [r7, #16]
   return(result);
 800b470:	693b      	ldr	r3, [r7, #16]
 800b472:	2b00      	cmp	r3, #0
 800b474:	d1e5      	bne.n	800b442 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	2220      	movs	r2, #32
 800b47a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800b47e:	bf00      	nop
 800b480:	373c      	adds	r7, #60	@ 0x3c
 800b482:	46bd      	mov	sp, r7
 800b484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b488:	4770      	bx	lr

0800b48a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b48a:	b480      	push	{r7}
 800b48c:	b095      	sub	sp, #84	@ 0x54
 800b48e:	af00      	add	r7, sp, #0
 800b490:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b498:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b49a:	e853 3f00 	ldrex	r3, [r3]
 800b49e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b4a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4a2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b4a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	461a      	mov	r2, r3
 800b4ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b4b0:	643b      	str	r3, [r7, #64]	@ 0x40
 800b4b2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4b4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b4b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b4b8:	e841 2300 	strex	r3, r2, [r1]
 800b4bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b4be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d1e6      	bne.n	800b492 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	3308      	adds	r3, #8
 800b4ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4cc:	6a3b      	ldr	r3, [r7, #32]
 800b4ce:	e853 3f00 	ldrex	r3, [r3]
 800b4d2:	61fb      	str	r3, [r7, #28]
   return(result);
 800b4d4:	69fb      	ldr	r3, [r7, #28]
 800b4d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b4da:	f023 0301 	bic.w	r3, r3, #1
 800b4de:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	3308      	adds	r3, #8
 800b4e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b4e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b4ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b4ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b4f0:	e841 2300 	strex	r3, r2, [r1]
 800b4f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b4f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d1e3      	bne.n	800b4c4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b500:	2b01      	cmp	r3, #1
 800b502:	d118      	bne.n	800b536 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	e853 3f00 	ldrex	r3, [r3]
 800b510:	60bb      	str	r3, [r7, #8]
   return(result);
 800b512:	68bb      	ldr	r3, [r7, #8]
 800b514:	f023 0310 	bic.w	r3, r3, #16
 800b518:	647b      	str	r3, [r7, #68]	@ 0x44
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	461a      	mov	r2, r3
 800b520:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b522:	61bb      	str	r3, [r7, #24]
 800b524:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b526:	6979      	ldr	r1, [r7, #20]
 800b528:	69ba      	ldr	r2, [r7, #24]
 800b52a:	e841 2300 	strex	r3, r2, [r1]
 800b52e:	613b      	str	r3, [r7, #16]
   return(result);
 800b530:	693b      	ldr	r3, [r7, #16]
 800b532:	2b00      	cmp	r3, #0
 800b534:	d1e6      	bne.n	800b504 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	2220      	movs	r2, #32
 800b53a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	2200      	movs	r2, #0
 800b542:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	2200      	movs	r2, #0
 800b548:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b54a:	bf00      	nop
 800b54c:	3754      	adds	r7, #84	@ 0x54
 800b54e:	46bd      	mov	sp, r7
 800b550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b554:	4770      	bx	lr

0800b556 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b556:	b580      	push	{r7, lr}
 800b558:	b090      	sub	sp, #64	@ 0x40
 800b55a:	af00      	add	r7, sp, #0
 800b55c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b562:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	f003 0320 	and.w	r3, r3, #32
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d137      	bne.n	800b5e2 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800b572:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b574:	2200      	movs	r2, #0
 800b576:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b57a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	3308      	adds	r3, #8
 800b580:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b584:	e853 3f00 	ldrex	r3, [r3]
 800b588:	623b      	str	r3, [r7, #32]
   return(result);
 800b58a:	6a3b      	ldr	r3, [r7, #32]
 800b58c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b590:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	3308      	adds	r3, #8
 800b598:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b59a:	633a      	str	r2, [r7, #48]	@ 0x30
 800b59c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b59e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b5a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b5a2:	e841 2300 	strex	r3, r2, [r1]
 800b5a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b5a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d1e5      	bne.n	800b57a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b5ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5b4:	693b      	ldr	r3, [r7, #16]
 800b5b6:	e853 3f00 	ldrex	r3, [r3]
 800b5ba:	60fb      	str	r3, [r7, #12]
   return(result);
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b5c2:	637b      	str	r3, [r7, #52]	@ 0x34
 800b5c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	461a      	mov	r2, r3
 800b5ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5cc:	61fb      	str	r3, [r7, #28]
 800b5ce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5d0:	69b9      	ldr	r1, [r7, #24]
 800b5d2:	69fa      	ldr	r2, [r7, #28]
 800b5d4:	e841 2300 	strex	r3, r2, [r1]
 800b5d8:	617b      	str	r3, [r7, #20]
   return(result);
 800b5da:	697b      	ldr	r3, [r7, #20]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d1e6      	bne.n	800b5ae <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b5e0:	e002      	b.n	800b5e8 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800b5e2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800b5e4:	f7ff f99c 	bl	800a920 <HAL_UART_TxCpltCallback>
}
 800b5e8:	bf00      	nop
 800b5ea:	3740      	adds	r7, #64	@ 0x40
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	bd80      	pop	{r7, pc}

0800b5f0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b084      	sub	sp, #16
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5fc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800b5fe:	68f8      	ldr	r0, [r7, #12]
 800b600:	f7ff f998 	bl	800a934 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b604:	bf00      	nop
 800b606:	3710      	adds	r7, #16
 800b608:	46bd      	mov	sp, r7
 800b60a:	bd80      	pop	{r7, pc}

0800b60c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b60c:	b580      	push	{r7, lr}
 800b60e:	b09c      	sub	sp, #112	@ 0x70
 800b610:	af00      	add	r7, sp, #0
 800b612:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b618:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	f003 0320 	and.w	r3, r3, #32
 800b624:	2b00      	cmp	r3, #0
 800b626:	d171      	bne.n	800b70c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800b628:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b62a:	2200      	movs	r2, #0
 800b62c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b630:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b636:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b638:	e853 3f00 	ldrex	r3, [r3]
 800b63c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b63e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b640:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b644:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b646:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	461a      	mov	r2, r3
 800b64c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b64e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b650:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b652:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b654:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b656:	e841 2300 	strex	r3, r2, [r1]
 800b65a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b65c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d1e6      	bne.n	800b630 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b662:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	3308      	adds	r3, #8
 800b668:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b66a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b66c:	e853 3f00 	ldrex	r3, [r3]
 800b670:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b672:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b674:	f023 0301 	bic.w	r3, r3, #1
 800b678:	667b      	str	r3, [r7, #100]	@ 0x64
 800b67a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	3308      	adds	r3, #8
 800b680:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b682:	647a      	str	r2, [r7, #68]	@ 0x44
 800b684:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b686:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b688:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b68a:	e841 2300 	strex	r3, r2, [r1]
 800b68e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b690:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b692:	2b00      	cmp	r3, #0
 800b694:	d1e5      	bne.n	800b662 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b696:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	3308      	adds	r3, #8
 800b69c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b69e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6a0:	e853 3f00 	ldrex	r3, [r3]
 800b6a4:	623b      	str	r3, [r7, #32]
   return(result);
 800b6a6:	6a3b      	ldr	r3, [r7, #32]
 800b6a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b6ac:	663b      	str	r3, [r7, #96]	@ 0x60
 800b6ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	3308      	adds	r3, #8
 800b6b4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b6b6:	633a      	str	r2, [r7, #48]	@ 0x30
 800b6b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b6bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b6be:	e841 2300 	strex	r3, r2, [r1]
 800b6c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b6c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d1e5      	bne.n	800b696 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b6ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6cc:	2220      	movs	r2, #32
 800b6ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b6d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b6d6:	2b01      	cmp	r3, #1
 800b6d8:	d118      	bne.n	800b70c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b6da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6e0:	693b      	ldr	r3, [r7, #16]
 800b6e2:	e853 3f00 	ldrex	r3, [r3]
 800b6e6:	60fb      	str	r3, [r7, #12]
   return(result);
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	f023 0310 	bic.w	r3, r3, #16
 800b6ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b6f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	461a      	mov	r2, r3
 800b6f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b6f8:	61fb      	str	r3, [r7, #28]
 800b6fa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6fc:	69b9      	ldr	r1, [r7, #24]
 800b6fe:	69fa      	ldr	r2, [r7, #28]
 800b700:	e841 2300 	strex	r3, r2, [r1]
 800b704:	617b      	str	r3, [r7, #20]
   return(result);
 800b706:	697b      	ldr	r3, [r7, #20]
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d1e6      	bne.n	800b6da <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b70c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b70e:	2200      	movs	r2, #0
 800b710:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b712:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b714:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b716:	2b01      	cmp	r3, #1
 800b718:	d107      	bne.n	800b72a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b71a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b71c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b720:	4619      	mov	r1, r3
 800b722:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b724:	f000 fd24 	bl	800c170 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b728:	e002      	b.n	800b730 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800b72a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b72c:	f7ff f90c 	bl	800a948 <HAL_UART_RxCpltCallback>
}
 800b730:	bf00      	nop
 800b732:	3770      	adds	r7, #112	@ 0x70
 800b734:	46bd      	mov	sp, r7
 800b736:	bd80      	pop	{r7, pc}

0800b738 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b738:	b580      	push	{r7, lr}
 800b73a:	b084      	sub	sp, #16
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b744:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	2201      	movs	r2, #1
 800b74a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b750:	2b01      	cmp	r3, #1
 800b752:	d109      	bne.n	800b768 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b75a:	085b      	lsrs	r3, r3, #1
 800b75c:	b29b      	uxth	r3, r3
 800b75e:	4619      	mov	r1, r3
 800b760:	68f8      	ldr	r0, [r7, #12]
 800b762:	f000 fd05 	bl	800c170 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b766:	e002      	b.n	800b76e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800b768:	68f8      	ldr	r0, [r7, #12]
 800b76a:	f7ff f8f7 	bl	800a95c <HAL_UART_RxHalfCpltCallback>
}
 800b76e:	bf00      	nop
 800b770:	3710      	adds	r7, #16
 800b772:	46bd      	mov	sp, r7
 800b774:	bd80      	pop	{r7, pc}

0800b776 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b776:	b580      	push	{r7, lr}
 800b778:	b086      	sub	sp, #24
 800b77a:	af00      	add	r7, sp, #0
 800b77c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b782:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800b784:	697b      	ldr	r3, [r7, #20]
 800b786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b78a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800b78c:	697b      	ldr	r3, [r7, #20]
 800b78e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b792:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800b794:	697b      	ldr	r3, [r7, #20]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	689b      	ldr	r3, [r3, #8]
 800b79a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b79e:	2b80      	cmp	r3, #128	@ 0x80
 800b7a0:	d109      	bne.n	800b7b6 <UART_DMAError+0x40>
 800b7a2:	693b      	ldr	r3, [r7, #16]
 800b7a4:	2b21      	cmp	r3, #33	@ 0x21
 800b7a6:	d106      	bne.n	800b7b6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800b7a8:	697b      	ldr	r3, [r7, #20]
 800b7aa:	2200      	movs	r2, #0
 800b7ac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800b7b0:	6978      	ldr	r0, [r7, #20]
 800b7b2:	f7ff fe29 	bl	800b408 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800b7b6:	697b      	ldr	r3, [r7, #20]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	689b      	ldr	r3, [r3, #8]
 800b7bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7c0:	2b40      	cmp	r3, #64	@ 0x40
 800b7c2:	d109      	bne.n	800b7d8 <UART_DMAError+0x62>
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	2b22      	cmp	r3, #34	@ 0x22
 800b7c8:	d106      	bne.n	800b7d8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800b7ca:	697b      	ldr	r3, [r7, #20]
 800b7cc:	2200      	movs	r2, #0
 800b7ce:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800b7d2:	6978      	ldr	r0, [r7, #20]
 800b7d4:	f7ff fe59 	bl	800b48a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b7d8:	697b      	ldr	r3, [r7, #20]
 800b7da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b7de:	f043 0210 	orr.w	r2, r3, #16
 800b7e2:	697b      	ldr	r3, [r7, #20]
 800b7e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b7e8:	6978      	ldr	r0, [r7, #20]
 800b7ea:	f7ff f8c1 	bl	800a970 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b7ee:	bf00      	nop
 800b7f0:	3718      	adds	r7, #24
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	bd80      	pop	{r7, pc}

0800b7f6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b7f6:	b580      	push	{r7, lr}
 800b7f8:	b084      	sub	sp, #16
 800b7fa:	af00      	add	r7, sp, #0
 800b7fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b802:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	2200      	movs	r2, #0
 800b808:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	2200      	movs	r2, #0
 800b810:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b814:	68f8      	ldr	r0, [r7, #12]
 800b816:	f7ff f8ab 	bl	800a970 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b81a:	bf00      	nop
 800b81c:	3710      	adds	r7, #16
 800b81e:	46bd      	mov	sp, r7
 800b820:	bd80      	pop	{r7, pc}

0800b822 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b822:	b580      	push	{r7, lr}
 800b824:	b088      	sub	sp, #32
 800b826:	af00      	add	r7, sp, #0
 800b828:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	e853 3f00 	ldrex	r3, [r3]
 800b836:	60bb      	str	r3, [r7, #8]
   return(result);
 800b838:	68bb      	ldr	r3, [r7, #8]
 800b83a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b83e:	61fb      	str	r3, [r7, #28]
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	461a      	mov	r2, r3
 800b846:	69fb      	ldr	r3, [r7, #28]
 800b848:	61bb      	str	r3, [r7, #24]
 800b84a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b84c:	6979      	ldr	r1, [r7, #20]
 800b84e:	69ba      	ldr	r2, [r7, #24]
 800b850:	e841 2300 	strex	r3, r2, [r1]
 800b854:	613b      	str	r3, [r7, #16]
   return(result);
 800b856:	693b      	ldr	r3, [r7, #16]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d1e6      	bne.n	800b82a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	2220      	movs	r2, #32
 800b860:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	2200      	movs	r2, #0
 800b868:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b86a:	6878      	ldr	r0, [r7, #4]
 800b86c:	f7ff f858 	bl	800a920 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b870:	bf00      	nop
 800b872:	3720      	adds	r7, #32
 800b874:	46bd      	mov	sp, r7
 800b876:	bd80      	pop	{r7, pc}

0800b878 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b878:	b480      	push	{r7}
 800b87a:	b083      	sub	sp, #12
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b880:	bf00      	nop
 800b882:	370c      	adds	r7, #12
 800b884:	46bd      	mov	sp, r7
 800b886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88a:	4770      	bx	lr

0800b88c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b88c:	b480      	push	{r7}
 800b88e:	b083      	sub	sp, #12
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b894:	bf00      	nop
 800b896:	370c      	adds	r7, #12
 800b898:	46bd      	mov	sp, r7
 800b89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b89e:	4770      	bx	lr

0800b8a0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b8a0:	b480      	push	{r7}
 800b8a2:	b083      	sub	sp, #12
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b8a8:	bf00      	nop
 800b8aa:	370c      	adds	r7, #12
 800b8ac:	46bd      	mov	sp, r7
 800b8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b2:	4770      	bx	lr

0800b8b4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b8b4:	b480      	push	{r7}
 800b8b6:	b085      	sub	sp, #20
 800b8b8:	af00      	add	r7, sp, #0
 800b8ba:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b8c2:	2b01      	cmp	r3, #1
 800b8c4:	d101      	bne.n	800b8ca <HAL_UARTEx_DisableFifoMode+0x16>
 800b8c6:	2302      	movs	r3, #2
 800b8c8:	e027      	b.n	800b91a <HAL_UARTEx_DisableFifoMode+0x66>
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	2201      	movs	r2, #1
 800b8ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	2224      	movs	r2, #36	@ 0x24
 800b8d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	681a      	ldr	r2, [r3, #0]
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	f022 0201 	bic.w	r2, r2, #1
 800b8f0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b8f8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	2200      	movs	r2, #0
 800b8fe:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	68fa      	ldr	r2, [r7, #12]
 800b906:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	2220      	movs	r2, #32
 800b90c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	2200      	movs	r2, #0
 800b914:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b918:	2300      	movs	r3, #0
}
 800b91a:	4618      	mov	r0, r3
 800b91c:	3714      	adds	r7, #20
 800b91e:	46bd      	mov	sp, r7
 800b920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b924:	4770      	bx	lr

0800b926 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b926:	b580      	push	{r7, lr}
 800b928:	b084      	sub	sp, #16
 800b92a:	af00      	add	r7, sp, #0
 800b92c:	6078      	str	r0, [r7, #4]
 800b92e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b936:	2b01      	cmp	r3, #1
 800b938:	d101      	bne.n	800b93e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b93a:	2302      	movs	r3, #2
 800b93c:	e02d      	b.n	800b99a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	2201      	movs	r2, #1
 800b942:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	2224      	movs	r2, #36	@ 0x24
 800b94a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	681a      	ldr	r2, [r3, #0]
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	f022 0201 	bic.w	r2, r2, #1
 800b964:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	689b      	ldr	r3, [r3, #8]
 800b96c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	683a      	ldr	r2, [r7, #0]
 800b976:	430a      	orrs	r2, r1
 800b978:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b97a:	6878      	ldr	r0, [r7, #4]
 800b97c:	f000 f8a4 	bl	800bac8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	68fa      	ldr	r2, [r7, #12]
 800b986:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	2220      	movs	r2, #32
 800b98c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	2200      	movs	r2, #0
 800b994:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b998:	2300      	movs	r3, #0
}
 800b99a:	4618      	mov	r0, r3
 800b99c:	3710      	adds	r7, #16
 800b99e:	46bd      	mov	sp, r7
 800b9a0:	bd80      	pop	{r7, pc}

0800b9a2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b9a2:	b580      	push	{r7, lr}
 800b9a4:	b084      	sub	sp, #16
 800b9a6:	af00      	add	r7, sp, #0
 800b9a8:	6078      	str	r0, [r7, #4]
 800b9aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b9b2:	2b01      	cmp	r3, #1
 800b9b4:	d101      	bne.n	800b9ba <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b9b6:	2302      	movs	r3, #2
 800b9b8:	e02d      	b.n	800ba16 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	2201      	movs	r2, #1
 800b9be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	2224      	movs	r2, #36	@ 0x24
 800b9c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	681a      	ldr	r2, [r3, #0]
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	f022 0201 	bic.w	r2, r2, #1
 800b9e0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	689b      	ldr	r3, [r3, #8]
 800b9e8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	683a      	ldr	r2, [r7, #0]
 800b9f2:	430a      	orrs	r2, r1
 800b9f4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b9f6:	6878      	ldr	r0, [r7, #4]
 800b9f8:	f000 f866 	bl	800bac8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	68fa      	ldr	r2, [r7, #12]
 800ba02:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	2220      	movs	r2, #32
 800ba08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	2200      	movs	r2, #0
 800ba10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ba14:	2300      	movs	r3, #0
}
 800ba16:	4618      	mov	r0, r3
 800ba18:	3710      	adds	r7, #16
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bd80      	pop	{r7, pc}

0800ba1e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ba1e:	b580      	push	{r7, lr}
 800ba20:	b08c      	sub	sp, #48	@ 0x30
 800ba22:	af00      	add	r7, sp, #0
 800ba24:	60f8      	str	r0, [r7, #12]
 800ba26:	60b9      	str	r1, [r7, #8]
 800ba28:	4613      	mov	r3, r2
 800ba2a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ba32:	2b20      	cmp	r3, #32
 800ba34:	d142      	bne.n	800babc <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800ba36:	68bb      	ldr	r3, [r7, #8]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d002      	beq.n	800ba42 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800ba3c:	88fb      	ldrh	r3, [r7, #6]
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d101      	bne.n	800ba46 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800ba42:	2301      	movs	r3, #1
 800ba44:	e03b      	b.n	800babe <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	2201      	movs	r2, #1
 800ba4a:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	2200      	movs	r2, #0
 800ba50:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800ba52:	88fb      	ldrh	r3, [r7, #6]
 800ba54:	461a      	mov	r2, r3
 800ba56:	68b9      	ldr	r1, [r7, #8]
 800ba58:	68f8      	ldr	r0, [r7, #12]
 800ba5a:	f7ff fc2f 	bl	800b2bc <UART_Start_Receive_DMA>
 800ba5e:	4603      	mov	r3, r0
 800ba60:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800ba64:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d124      	bne.n	800bab6 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ba70:	2b01      	cmp	r3, #1
 800ba72:	d11d      	bne.n	800bab0 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	2210      	movs	r2, #16
 800ba7a:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba82:	69bb      	ldr	r3, [r7, #24]
 800ba84:	e853 3f00 	ldrex	r3, [r3]
 800ba88:	617b      	str	r3, [r7, #20]
   return(result);
 800ba8a:	697b      	ldr	r3, [r7, #20]
 800ba8c:	f043 0310 	orr.w	r3, r3, #16
 800ba90:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	461a      	mov	r2, r3
 800ba98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba9a:	627b      	str	r3, [r7, #36]	@ 0x24
 800ba9c:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba9e:	6a39      	ldr	r1, [r7, #32]
 800baa0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800baa2:	e841 2300 	strex	r3, r2, [r1]
 800baa6:	61fb      	str	r3, [r7, #28]
   return(result);
 800baa8:	69fb      	ldr	r3, [r7, #28]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d1e6      	bne.n	800ba7c <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800baae:	e002      	b.n	800bab6 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800bab0:	2301      	movs	r3, #1
 800bab2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800bab6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800baba:	e000      	b.n	800babe <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800babc:	2302      	movs	r3, #2
  }
}
 800babe:	4618      	mov	r0, r3
 800bac0:	3730      	adds	r7, #48	@ 0x30
 800bac2:	46bd      	mov	sp, r7
 800bac4:	bd80      	pop	{r7, pc}
	...

0800bac8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bac8:	b480      	push	{r7}
 800baca:	b085      	sub	sp, #20
 800bacc:	af00      	add	r7, sp, #0
 800bace:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d108      	bne.n	800baea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	2201      	movs	r2, #1
 800badc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	2201      	movs	r2, #1
 800bae4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bae8:	e031      	b.n	800bb4e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800baea:	2308      	movs	r3, #8
 800baec:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800baee:	2308      	movs	r3, #8
 800baf0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	689b      	ldr	r3, [r3, #8]
 800baf8:	0e5b      	lsrs	r3, r3, #25
 800bafa:	b2db      	uxtb	r3, r3
 800bafc:	f003 0307 	and.w	r3, r3, #7
 800bb00:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	689b      	ldr	r3, [r3, #8]
 800bb08:	0f5b      	lsrs	r3, r3, #29
 800bb0a:	b2db      	uxtb	r3, r3
 800bb0c:	f003 0307 	and.w	r3, r3, #7
 800bb10:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bb12:	7bbb      	ldrb	r3, [r7, #14]
 800bb14:	7b3a      	ldrb	r2, [r7, #12]
 800bb16:	4911      	ldr	r1, [pc, #68]	@ (800bb5c <UARTEx_SetNbDataToProcess+0x94>)
 800bb18:	5c8a      	ldrb	r2, [r1, r2]
 800bb1a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800bb1e:	7b3a      	ldrb	r2, [r7, #12]
 800bb20:	490f      	ldr	r1, [pc, #60]	@ (800bb60 <UARTEx_SetNbDataToProcess+0x98>)
 800bb22:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bb24:	fb93 f3f2 	sdiv	r3, r3, r2
 800bb28:	b29a      	uxth	r2, r3
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bb30:	7bfb      	ldrb	r3, [r7, #15]
 800bb32:	7b7a      	ldrb	r2, [r7, #13]
 800bb34:	4909      	ldr	r1, [pc, #36]	@ (800bb5c <UARTEx_SetNbDataToProcess+0x94>)
 800bb36:	5c8a      	ldrb	r2, [r1, r2]
 800bb38:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800bb3c:	7b7a      	ldrb	r2, [r7, #13]
 800bb3e:	4908      	ldr	r1, [pc, #32]	@ (800bb60 <UARTEx_SetNbDataToProcess+0x98>)
 800bb40:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bb42:	fb93 f3f2 	sdiv	r3, r3, r2
 800bb46:	b29a      	uxth	r2, r3
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800bb4e:	bf00      	nop
 800bb50:	3714      	adds	r7, #20
 800bb52:	46bd      	mov	sp, r7
 800bb54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb58:	4770      	bx	lr
 800bb5a:	bf00      	nop
 800bb5c:	080127b8 	.word	0x080127b8
 800bb60:	080127c0 	.word	0x080127c0

0800bb64 <updatePwm1>:
//     HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
//     HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3);
// }

static void updatePwm1(unsigned short int a, unsigned short int b, unsigned short int c)
{
 800bb64:	b480      	push	{r7}
 800bb66:	b083      	sub	sp, #12
 800bb68:	af00      	add	r7, sp, #0
 800bb6a:	4603      	mov	r3, r0
 800bb6c:	80fb      	strh	r3, [r7, #6]
 800bb6e:	460b      	mov	r3, r1
 800bb70:	80bb      	strh	r3, [r7, #4]
 800bb72:	4613      	mov	r3, r2
 800bb74:	807b      	strh	r3, [r7, #2]
    TIM1->CCR1 = a;
 800bb76:	4a07      	ldr	r2, [pc, #28]	@ (800bb94 <updatePwm1+0x30>)
 800bb78:	88fb      	ldrh	r3, [r7, #6]
 800bb7a:	6353      	str	r3, [r2, #52]	@ 0x34
    TIM1->CCR2 = b;
 800bb7c:	4a05      	ldr	r2, [pc, #20]	@ (800bb94 <updatePwm1+0x30>)
 800bb7e:	88bb      	ldrh	r3, [r7, #4]
 800bb80:	6393      	str	r3, [r2, #56]	@ 0x38
    TIM1->CCR3 = c;
 800bb82:	4a04      	ldr	r2, [pc, #16]	@ (800bb94 <updatePwm1+0x30>)
 800bb84:	887b      	ldrh	r3, [r7, #2]
 800bb86:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800bb88:	bf00      	nop
 800bb8a:	370c      	adds	r7, #12
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb92:	4770      	bx	lr
 800bb94:	40012c00 	.word	0x40012c00

0800bb98 <motorInit>:
// should be called before interruption enabled
static void motorInit()
{
 800bb98:	b580      	push	{r7, lr}
 800bb9a:	af00      	add	r7, sp, #0
    motor1.pole_pairs = 7;
 800bb9c:	4b62      	ldr	r3, [pc, #392]	@ (800bd28 <motorInit+0x190>)
 800bb9e:	2207      	movs	r2, #7
 800bba0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    // motor1.startPwm = startPwm1;
    // motor1.stopPwm = stopPwm1;
    motor1.updatePwm = updatePwm1;
 800bba4:	4b60      	ldr	r3, [pc, #384]	@ (800bd28 <motorInit+0x190>)
 800bba6:	4a61      	ldr	r2, [pc, #388]	@ (800bd2c <motorInit+0x194>)
 800bba8:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    motor1.zeroElectricAngleOffSet = 0;
 800bbac:	4b5e      	ldr	r3, [pc, #376]	@ (800bd28 <motorInit+0x190>)
 800bbae:	f04f 0200 	mov.w	r2, #0
 800bbb2:	631a      	str	r2, [r3, #48]	@ 0x30
    motor1.Ts = 100 * 1e-6f;
 800bbb4:	4b5c      	ldr	r3, [pc, #368]	@ (800bd28 <motorInit+0x190>)
 800bbb6:	4a5e      	ldr	r2, [pc, #376]	@ (800bd30 <motorInit+0x198>)
 800bbb8:	629a      	str	r2, [r3, #40]	@ 0x28
    motor1.torqueType = CURRENT;
 800bbba:	4b5b      	ldr	r3, [pc, #364]	@ (800bd28 <motorInit+0x190>)
 800bbbc:	2201      	movs	r2, #1
 800bbbe:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    motor1.controlType = ANGLE;
 800bbc2:	4b59      	ldr	r3, [pc, #356]	@ (800bd28 <motorInit+0x190>)
 800bbc4:	2202      	movs	r2, #2
 800bbc6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    encoderInit(&motor1.magEncoder, motor1.Ts, MT6701_GetRawAngle);
 800bbca:	4b57      	ldr	r3, [pc, #348]	@ (800bd28 <motorInit+0x190>)
 800bbcc:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800bbd0:	4958      	ldr	r1, [pc, #352]	@ (800bd34 <motorInit+0x19c>)
 800bbd2:	eeb0 0a67 	vmov.f32	s0, s15
 800bbd6:	4854      	ldr	r0, [pc, #336]	@ (800bd28 <motorInit+0x190>)
 800bbd8:	f000 fd25 	bl	800c626 <encoderInit>
    // motor1.velocity_limit = 200.0f;
    motor1.IqGoal = 0.15f;
 800bbdc:	4b52      	ldr	r3, [pc, #328]	@ (800bd28 <motorInit+0x190>)
 800bbde:	4a56      	ldr	r2, [pc, #344]	@ (800bd38 <motorInit+0x1a0>)
 800bbe0:	661a      	str	r2, [r3, #96]	@ 0x60
    setZeroElecAngle(&motor1);
 800bbe2:	4851      	ldr	r0, [pc, #324]	@ (800bd28 <motorInit+0x190>)
 800bbe4:	f000 fdda 	bl	800c79c <setZeroElecAngle>
    // motor1.stopPwm();

    if (motor1.controlType == TORQUE && motor1.torqueType == CURRENT)
 800bbe8:	4b4f      	ldr	r3, [pc, #316]	@ (800bd28 <motorInit+0x190>)
 800bbea:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d117      	bne.n	800bc22 <motorInit+0x8a>
 800bbf2:	4b4d      	ldr	r3, [pc, #308]	@ (800bd28 <motorInit+0x190>)
 800bbf4:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800bbf8:	2b01      	cmp	r3, #1
 800bbfa:	d112      	bne.n	800bc22 <motorInit+0x8a>
        pidInit(&motor1.currentPID, 5, 200, 0, 100000, 12.4, motor1.Ts);
 800bbfc:	4b4a      	ldr	r3, [pc, #296]	@ (800bd28 <motorInit+0x190>)
 800bbfe:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800bc02:	eef0 2a67 	vmov.f32	s5, s15
 800bc06:	ed9f 2a4d 	vldr	s4, [pc, #308]	@ 800bd3c <motorInit+0x1a4>
 800bc0a:	eddf 1a4d 	vldr	s3, [pc, #308]	@ 800bd40 <motorInit+0x1a8>
 800bc0e:	ed9f 1a4d 	vldr	s2, [pc, #308]	@ 800bd44 <motorInit+0x1ac>
 800bc12:	eddf 0a4d 	vldr	s1, [pc, #308]	@ 800bd48 <motorInit+0x1b0>
 800bc16:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 800bc1a:	484c      	ldr	r0, [pc, #304]	@ (800bd4c <motorInit+0x1b4>)
 800bc1c:	f001 fb5c 	bl	800d2d8 <pidInit>
 800bc20:	e05c      	b.n	800bcdc <motorInit+0x144>
    else if (motor1.controlType == VELOCITY && motor1.torqueType == CURRENT)
 800bc22:	4b41      	ldr	r3, [pc, #260]	@ (800bd28 <motorInit+0x190>)
 800bc24:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800bc28:	2b01      	cmp	r3, #1
 800bc2a:	d129      	bne.n	800bc80 <motorInit+0xe8>
 800bc2c:	4b3e      	ldr	r3, [pc, #248]	@ (800bd28 <motorInit+0x190>)
 800bc2e:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800bc32:	2b01      	cmp	r3, #1
 800bc34:	d124      	bne.n	800bc80 <motorInit+0xe8>
    {
        pidInit(&motor1.currentPID, 0.5, 50, 0, 100000, 12.4, motor1.Ts);
 800bc36:	4b3c      	ldr	r3, [pc, #240]	@ (800bd28 <motorInit+0x190>)
 800bc38:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800bc3c:	eef0 2a67 	vmov.f32	s5, s15
 800bc40:	ed9f 2a3e 	vldr	s4, [pc, #248]	@ 800bd3c <motorInit+0x1a4>
 800bc44:	eddf 1a3e 	vldr	s3, [pc, #248]	@ 800bd40 <motorInit+0x1a8>
 800bc48:	ed9f 1a3e 	vldr	s2, [pc, #248]	@ 800bd44 <motorInit+0x1ac>
 800bc4c:	eddf 0a40 	vldr	s1, [pc, #256]	@ 800bd50 <motorInit+0x1b8>
 800bc50:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800bc54:	483d      	ldr	r0, [pc, #244]	@ (800bd4c <motorInit+0x1b4>)
 800bc56:	f001 fb3f 	bl	800d2d8 <pidInit>
        pidInit(&motor1.velocityPID, 3, 2, 0, 100000, 0.5, motor1.Ts);
 800bc5a:	4b33      	ldr	r3, [pc, #204]	@ (800bd28 <motorInit+0x190>)
 800bc5c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800bc60:	eef0 2a67 	vmov.f32	s5, s15
 800bc64:	eeb6 2a00 	vmov.f32	s4, #96	@ 0x3f000000  0.5
 800bc68:	eddf 1a35 	vldr	s3, [pc, #212]	@ 800bd40 <motorInit+0x1a8>
 800bc6c:	ed9f 1a35 	vldr	s2, [pc, #212]	@ 800bd44 <motorInit+0x1ac>
 800bc70:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 800bc74:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 800bc78:	4836      	ldr	r0, [pc, #216]	@ (800bd54 <motorInit+0x1bc>)
 800bc7a:	f001 fb2d 	bl	800d2d8 <pidInit>
 800bc7e:	e02d      	b.n	800bcdc <motorInit+0x144>
    }
    else if (motor1.controlType == ANGLE && motor1.torqueType == CURRENT)
 800bc80:	4b29      	ldr	r3, [pc, #164]	@ (800bd28 <motorInit+0x190>)
 800bc82:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800bc86:	2b02      	cmp	r3, #2
 800bc88:	d128      	bne.n	800bcdc <motorInit+0x144>
 800bc8a:	4b27      	ldr	r3, [pc, #156]	@ (800bd28 <motorInit+0x190>)
 800bc8c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800bc90:	2b01      	cmp	r3, #1
 800bc92:	d123      	bne.n	800bcdc <motorInit+0x144>
    {
        pidInit(&motor1.currentPID, 1.25, 50, 0, 100000, 12.4, motor1.Ts);
 800bc94:	4b24      	ldr	r3, [pc, #144]	@ (800bd28 <motorInit+0x190>)
 800bc96:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800bc9a:	eef0 2a67 	vmov.f32	s5, s15
 800bc9e:	ed9f 2a27 	vldr	s4, [pc, #156]	@ 800bd3c <motorInit+0x1a4>
 800bca2:	eddf 1a27 	vldr	s3, [pc, #156]	@ 800bd40 <motorInit+0x1a8>
 800bca6:	ed9f 1a27 	vldr	s2, [pc, #156]	@ 800bd44 <motorInit+0x1ac>
 800bcaa:	eddf 0a29 	vldr	s1, [pc, #164]	@ 800bd50 <motorInit+0x1b8>
 800bcae:	eeb7 0a04 	vmov.f32	s0, #116	@ 0x3fa00000  1.250
 800bcb2:	4826      	ldr	r0, [pc, #152]	@ (800bd4c <motorInit+0x1b4>)
 800bcb4:	f001 fb10 	bl	800d2d8 <pidInit>
        pidInit(&motor1.anglePID, 0.5, 0, 0.003, 100000, 0.1, motor1.Ts);
 800bcb8:	4b1b      	ldr	r3, [pc, #108]	@ (800bd28 <motorInit+0x190>)
 800bcba:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800bcbe:	eef0 2a67 	vmov.f32	s5, s15
 800bcc2:	ed9f 2a25 	vldr	s4, [pc, #148]	@ 800bd58 <motorInit+0x1c0>
 800bcc6:	eddf 1a1e 	vldr	s3, [pc, #120]	@ 800bd40 <motorInit+0x1a8>
 800bcca:	ed9f 1a24 	vldr	s2, [pc, #144]	@ 800bd5c <motorInit+0x1c4>
 800bcce:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800bd44 <motorInit+0x1ac>
 800bcd2:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800bcd6:	4822      	ldr	r0, [pc, #136]	@ (800bd60 <motorInit+0x1c8>)
 800bcd8:	f001 fafe 	bl	800d2d8 <pidInit>
    }

    lpfInit(&motor1.IqFilter, 0.05, motor1.Ts);
 800bcdc:	4b12      	ldr	r3, [pc, #72]	@ (800bd28 <motorInit+0x190>)
 800bcde:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800bce2:	eef0 0a67 	vmov.f32	s1, s15
 800bce6:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 800bd64 <motorInit+0x1cc>
 800bcea:	481f      	ldr	r0, [pc, #124]	@ (800bd68 <motorInit+0x1d0>)
 800bcec:	f001 f942 	bl	800cf74 <lpfInit>
    encoderUpdate(&motor1.magEncoder);
 800bcf0:	480d      	ldr	r0, [pc, #52]	@ (800bd28 <motorInit+0x190>)
 800bcf2:	f000 fcc5 	bl	800c680 <encoderUpdate>
    getElecAngle(&motor1);
 800bcf6:	480c      	ldr	r0, [pc, #48]	@ (800bd28 <motorInit+0x190>)
 800bcf8:	f000 fd8a 	bl	800c810 <getElecAngle>

    FOC_log("[zeroAngleOffset]:%f\r\n", motor1.zeroElectricAngleOffSet);
 800bcfc:	4b0a      	ldr	r3, [pc, #40]	@ (800bd28 <motorInit+0x190>)
 800bcfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd00:	4618      	mov	r0, r3
 800bd02:	f7f4 fc49 	bl	8000598 <__aeabi_f2d>
 800bd06:	4602      	mov	r2, r0
 800bd08:	460b      	mov	r3, r1
 800bd0a:	4818      	ldr	r0, [pc, #96]	@ (800bd6c <motorInit+0x1d4>)
 800bd0c:	f000 fa4e 	bl	800c1ac <FOC_log>
    FOC_log("[zeroAngle]:%f\r\n", motor1.angle_el);
 800bd10:	4b05      	ldr	r3, [pc, #20]	@ (800bd28 <motorInit+0x190>)
 800bd12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd14:	4618      	mov	r0, r3
 800bd16:	f7f4 fc3f 	bl	8000598 <__aeabi_f2d>
 800bd1a:	4602      	mov	r2, r0
 800bd1c:	460b      	mov	r3, r1
 800bd1e:	4814      	ldr	r0, [pc, #80]	@ (800bd70 <motorInit+0x1d8>)
 800bd20:	f000 fa44 	bl	800c1ac <FOC_log>
    //     encoderUpdate(&motor1.magEncoder);
    //     getElecAngle(&motor1); // 0
    //     FOC_log("[zeroAngleOffset]:%f\r\n", motor1.zeroElectricAngleOffSet);
    //     FOC_log("[zeroAngle]:%f\r\n", motor1.angle_el);
    // }
}
 800bd24:	bf00      	nop
 800bd26:	bd80      	pop	{r7, pc}
 800bd28:	200006fc 	.word	0x200006fc
 800bd2c:	0800bb65 	.word	0x0800bb65
 800bd30:	38d1b717 	.word	0x38d1b717
 800bd34:	0800d29d 	.word	0x0800d29d
 800bd38:	3e19999a 	.word	0x3e19999a
 800bd3c:	41466666 	.word	0x41466666
 800bd40:	47c35000 	.word	0x47c35000
 800bd44:	00000000 	.word	0x00000000
 800bd48:	43480000 	.word	0x43480000
 800bd4c:	200007a8 	.word	0x200007a8
 800bd50:	42480000 	.word	0x42480000
 800bd54:	200007cc 	.word	0x200007cc
 800bd58:	3dcccccd 	.word	0x3dcccccd
 800bd5c:	3b449ba6 	.word	0x3b449ba6
 800bd60:	200007f0 	.word	0x200007f0
 800bd64:	3d4ccccd 	.word	0x3d4ccccd
 800bd68:	20000814 	.word	0x20000814
 800bd6c:	08012690 	.word	0x08012690
 800bd70:	080126a8 	.word	0x080126a8

0800bd74 <appInit>:
void appInit()
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	af00      	add	r7, sp, #0
    motorInit();
 800bd78:	f7ff ff0e 	bl	800bb98 <motorInit>
}
 800bd7c:	bf00      	nop
 800bd7e:	bd80      	pop	{r7, pc}

0800bd80 <appRunning>:

void appRunning()
{
 800bd80:	b580      	push	{r7, lr}
 800bd82:	af00      	add	r7, sp, #0

    getKeyState(&keyState);
 800bd84:	4815      	ldr	r0, [pc, #84]	@ (800bddc <appRunning+0x5c>)
 800bd86:	f001 f88f 	bl	800cea8 <getKeyState>
    commander_run(&motor1);
 800bd8a:	4815      	ldr	r0, [pc, #84]	@ (800bde0 <appRunning+0x60>)
 800bd8c:	f000 fa4e 	bl	800c22c <commander_run>
    if (++flashCnt >= 10)
 800bd90:	4b14      	ldr	r3, [pc, #80]	@ (800bde4 <appRunning+0x64>)
 800bd92:	781b      	ldrb	r3, [r3, #0]
 800bd94:	3301      	adds	r3, #1
 800bd96:	b2da      	uxtb	r2, r3
 800bd98:	4b12      	ldr	r3, [pc, #72]	@ (800bde4 <appRunning+0x64>)
 800bd9a:	701a      	strb	r2, [r3, #0]
 800bd9c:	4b11      	ldr	r3, [pc, #68]	@ (800bde4 <appRunning+0x64>)
 800bd9e:	781b      	ldrb	r3, [r3, #0]
 800bda0:	2b09      	cmp	r3, #9
 800bda2:	d902      	bls.n	800bdaa <appRunning+0x2a>
        flashCnt = 0;
 800bda4:	4b0f      	ldr	r3, [pc, #60]	@ (800bde4 <appRunning+0x64>)
 800bda6:	2200      	movs	r2, #0
 800bda8:	701a      	strb	r2, [r3, #0]

    led1On = 0;
 800bdaa:	4b0f      	ldr	r3, [pc, #60]	@ (800bde8 <appRunning+0x68>)
 800bdac:	2200      	movs	r2, #0
 800bdae:	701a      	strb	r2, [r3, #0]
    led2On = 0;
 800bdb0:	4b0e      	ldr	r3, [pc, #56]	@ (800bdec <appRunning+0x6c>)
 800bdb2:	2200      	movs	r2, #0
 800bdb4:	701a      	strb	r2, [r3, #0]

    switch (devState)
 800bdb6:	4b0e      	ldr	r3, [pc, #56]	@ (800bdf0 <appRunning+0x70>)
 800bdb8:	781b      	ldrb	r3, [r3, #0]
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d002      	beq.n	800bdc4 <appRunning+0x44>
 800bdbe:	2b01      	cmp	r3, #1
 800bdc0:	d003      	beq.n	800bdca <appRunning+0x4a>
 800bdc2:	e005      	b.n	800bdd0 <appRunning+0x50>
    {
    case STANDBY:
        standingBy();
 800bdc4:	f000 f816 	bl	800bdf4 <standingBy>
        break;
 800bdc8:	e002      	b.n	800bdd0 <appRunning+0x50>

    case WORK:
        working();
 800bdca:	f000 f85f 	bl	800be8c <working>
        break;
 800bdce:	bf00      	nop
    }

    txDataProcess();
 800bdd0:	f000 f87c 	bl	800becc <txDataProcess>

    LED_drive();
 800bdd4:	f001 f8a6 	bl	800cf24 <LED_drive>
}
 800bdd8:	bf00      	nop
 800bdda:	bd80      	pop	{r7, pc}
 800bddc:	200006f9 	.word	0x200006f9
 800bde0:	200006fc 	.word	0x200006fc
 800bde4:	200006fa 	.word	0x200006fa
 800bde8:	20000908 	.word	0x20000908
 800bdec:	20000909 	.word	0x20000909
 800bdf0:	200006f8 	.word	0x200006f8

0800bdf4 <standingBy>:
static void standingBy()
{
 800bdf4:	b580      	push	{r7, lr}
 800bdf6:	af00      	add	r7, sp, #0
    led1On = 1;
 800bdf8:	4b1f      	ldr	r3, [pc, #124]	@ (800be78 <standingBy+0x84>)
 800bdfa:	2201      	movs	r2, #1
 800bdfc:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800bdfe:	2100      	movs	r1, #0
 800be00:	481e      	ldr	r0, [pc, #120]	@ (800be7c <standingBy+0x88>)
 800be02:	f7fc fd45 	bl	8008890 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 800be06:	2104      	movs	r1, #4
 800be08:	481c      	ldr	r0, [pc, #112]	@ (800be7c <standingBy+0x88>)
 800be0a:	f7fc fd41 	bl	8008890 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 800be0e:	2108      	movs	r1, #8
 800be10:	481a      	ldr	r0, [pc, #104]	@ (800be7c <standingBy+0x88>)
 800be12:	f7fc fd3d 	bl	8008890 <HAL_TIM_PWM_Stop>
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 800be16:	2100      	movs	r1, #0
 800be18:	4818      	ldr	r0, [pc, #96]	@ (800be7c <standingBy+0x88>)
 800be1a:	f7fd fe95 	bl	8009b48 <HAL_TIMEx_PWMN_Stop>
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 800be1e:	2104      	movs	r1, #4
 800be20:	4816      	ldr	r0, [pc, #88]	@ (800be7c <standingBy+0x88>)
 800be22:	f7fd fe91 	bl	8009b48 <HAL_TIMEx_PWMN_Stop>
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3);
 800be26:	2108      	movs	r1, #8
 800be28:	4814      	ldr	r0, [pc, #80]	@ (800be7c <standingBy+0x88>)
 800be2a:	f7fd fe8d 	bl	8009b48 <HAL_TIMEx_PWMN_Stop>
    if (keyState == USER3_SHORT)
 800be2e:	4b14      	ldr	r3, [pc, #80]	@ (800be80 <standingBy+0x8c>)
 800be30:	781b      	ldrb	r3, [r3, #0]
 800be32:	2b03      	cmp	r3, #3
 800be34:	d11d      	bne.n	800be72 <standingBy+0x7e>
    {
        WORK_INIT;
 800be36:	4b13      	ldr	r3, [pc, #76]	@ (800be84 <standingBy+0x90>)
 800be38:	2201      	movs	r2, #1
 800be3a:	701a      	strb	r2, [r3, #0]
 800be3c:	4b12      	ldr	r3, [pc, #72]	@ (800be88 <standingBy+0x94>)
 800be3e:	2200      	movs	r2, #0
 800be40:	701a      	strb	r2, [r3, #0]
 800be42:	2100      	movs	r1, #0
 800be44:	480d      	ldr	r0, [pc, #52]	@ (800be7c <standingBy+0x88>)
 800be46:	f7fc fc23 	bl	8008690 <HAL_TIM_PWM_Start>
 800be4a:	2104      	movs	r1, #4
 800be4c:	480b      	ldr	r0, [pc, #44]	@ (800be7c <standingBy+0x88>)
 800be4e:	f7fc fc1f 	bl	8008690 <HAL_TIM_PWM_Start>
 800be52:	2108      	movs	r1, #8
 800be54:	4809      	ldr	r0, [pc, #36]	@ (800be7c <standingBy+0x88>)
 800be56:	f7fc fc1b 	bl	8008690 <HAL_TIM_PWM_Start>
 800be5a:	2100      	movs	r1, #0
 800be5c:	4807      	ldr	r0, [pc, #28]	@ (800be7c <standingBy+0x88>)
 800be5e:	f7fd fdbf 	bl	80099e0 <HAL_TIMEx_PWMN_Start>
 800be62:	2104      	movs	r1, #4
 800be64:	4805      	ldr	r0, [pc, #20]	@ (800be7c <standingBy+0x88>)
 800be66:	f7fd fdbb 	bl	80099e0 <HAL_TIMEx_PWMN_Start>
 800be6a:	2108      	movs	r1, #8
 800be6c:	4803      	ldr	r0, [pc, #12]	@ (800be7c <standingBy+0x88>)
 800be6e:	f7fd fdb7 	bl	80099e0 <HAL_TIMEx_PWMN_Start>
    }
}
 800be72:	bf00      	nop
 800be74:	bd80      	pop	{r7, pc}
 800be76:	bf00      	nop
 800be78:	20000908 	.word	0x20000908
 800be7c:	20000508 	.word	0x20000508
 800be80:	200006f9 	.word	0x200006f9
 800be84:	200006f8 	.word	0x200006f8
 800be88:	200006fa 	.word	0x200006fa

0800be8c <working>:

static void working(void)
{
 800be8c:	b480      	push	{r7}
 800be8e:	af00      	add	r7, sp, #0
    if (flashCnt < 5)
 800be90:	4b0a      	ldr	r3, [pc, #40]	@ (800bebc <working+0x30>)
 800be92:	781b      	ldrb	r3, [r3, #0]
 800be94:	2b04      	cmp	r3, #4
 800be96:	d802      	bhi.n	800be9e <working+0x12>
        led2On = 1;
 800be98:	4b09      	ldr	r3, [pc, #36]	@ (800bec0 <working+0x34>)
 800be9a:	2201      	movs	r2, #1
 800be9c:	701a      	strb	r2, [r3, #0]

    if (keyState == USER3_SHORT)
 800be9e:	4b09      	ldr	r3, [pc, #36]	@ (800bec4 <working+0x38>)
 800bea0:	781b      	ldrb	r3, [r3, #0]
 800bea2:	2b03      	cmp	r3, #3
 800bea4:	d105      	bne.n	800beb2 <working+0x26>
    {
        STANDBY_INIT;
 800bea6:	4b08      	ldr	r3, [pc, #32]	@ (800bec8 <working+0x3c>)
 800bea8:	2200      	movs	r2, #0
 800beaa:	701a      	strb	r2, [r3, #0]
 800beac:	4b03      	ldr	r3, [pc, #12]	@ (800bebc <working+0x30>)
 800beae:	2200      	movs	r2, #0
 800beb0:	701a      	strb	r2, [r3, #0]
        //     {
        //         bldcMotor.focTarget = 23;
        //     }
        // }
    }
}
 800beb2:	bf00      	nop
 800beb4:	46bd      	mov	sp, r7
 800beb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beba:	4770      	bx	lr
 800bebc:	200006fa 	.word	0x200006fa
 800bec0:	20000909 	.word	0x20000909
 800bec4:	200006f9 	.word	0x200006f9
 800bec8:	200006f8 	.word	0x200006f8

0800becc <txDataProcess>:
#include "mt6701.h"
static void txDataProcess()
{
 800becc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800bed0:	b08a      	sub	sp, #40	@ 0x28
 800bed2:	af04      	add	r7, sp, #16

    // sprintf(txBuffer, " offset_ia: %f, offset_ib: %f\n", motor1.offset_ia, motor1.offset_ib);

    uint32_t Vpoten, adc_vbus;
    float Vbus, goalVelocity;
    HAL_ADC_Start(&hadc1);
 800bed4:	4878      	ldr	r0, [pc, #480]	@ (800c0b8 <txDataProcess+0x1ec>)
 800bed6:	f7f7 f84b 	bl	8002f70 <HAL_ADC_Start>
    HAL_ADC_Start(&hadc2);
 800beda:	4878      	ldr	r0, [pc, #480]	@ (800c0bc <txDataProcess+0x1f0>)
 800bedc:	f7f7 f848 	bl	8002f70 <HAL_ADC_Start>
    Vpoten = HAL_ADC_GetValue(&hadc1);
 800bee0:	4875      	ldr	r0, [pc, #468]	@ (800c0b8 <txDataProcess+0x1ec>)
 800bee2:	f7f7 f901 	bl	80030e8 <HAL_ADC_GetValue>
 800bee6:	6178      	str	r0, [r7, #20]

    goalVelocity = Vpoten / 4095.0f * GET_MAX_VELOCITY(MOTOR1_MAX_RPM);
 800bee8:	697b      	ldr	r3, [r7, #20]
 800beea:	ee07 3a90 	vmov	s15, r3
 800beee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800bef2:	eddf 6a73 	vldr	s13, [pc, #460]	@ 800c0c0 <txDataProcess+0x1f4>
 800bef6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800befa:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 800c0c4 <txDataProcess+0x1f8>
 800befe:	ee27 7a87 	vmul.f32	s14, s15, s14
 800bf02:	eddf 6a71 	vldr	s13, [pc, #452]	@ 800c0c8 <txDataProcess+0x1fc>
 800bf06:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bf0a:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 800c0cc <txDataProcess+0x200>
 800bf0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bf12:	edc7 7a04 	vstr	s15, [r7, #16]
    float goalTorqueV = Vpoten / 4095.0f * UqMAX;
 800bf16:	697b      	ldr	r3, [r7, #20]
 800bf18:	ee07 3a90 	vmov	s15, r3
 800bf1c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800bf20:	eddf 6a67 	vldr	s13, [pc, #412]	@ 800c0c0 <txDataProcess+0x1f4>
 800bf24:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bf28:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 800c0d0 <txDataProcess+0x204>
 800bf2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bf30:	edc7 7a03 	vstr	s15, [r7, #12]
    float goalTorqueC = Vpoten / 4095.0f * CURRENT_MAX;
 800bf34:	697b      	ldr	r3, [r7, #20]
 800bf36:	ee07 3a90 	vmov	s15, r3
 800bf3a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800bf3e:	eddf 6a60 	vldr	s13, [pc, #384]	@ 800c0c0 <txDataProcess+0x1f4>
 800bf42:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bf46:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 800c0d4 <txDataProcess+0x208>
 800bf4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bf4e:	edc7 7a02 	vstr	s15, [r7, #8]
    adc_vbus = HAL_ADC_GetValue(&hadc2);
 800bf52:	485a      	ldr	r0, [pc, #360]	@ (800c0bc <txDataProcess+0x1f0>)
 800bf54:	f7f7 f8c8 	bl	80030e8 <HAL_ADC_GetValue>
 800bf58:	6078      	str	r0, [r7, #4]
    Vbus = adc_vbus * 3.3f / 4096 * 26;
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	ee07 3a90 	vmov	s15, r3
 800bf60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bf64:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 800c0d8 <txDataProcess+0x20c>
 800bf68:	ee27 7a87 	vmul.f32	s14, s15, s14
 800bf6c:	eddf 6a5b 	vldr	s13, [pc, #364]	@ 800c0dc <txDataProcess+0x210>
 800bf70:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bf74:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800bf78:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bf7c:	edc7 7a00 	vstr	s15, [r7]

    if (motor1.controlType == VELOCITY)
 800bf80:	4b57      	ldr	r3, [pc, #348]	@ (800c0e0 <txDataProcess+0x214>)
 800bf82:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800bf86:	2b01      	cmp	r3, #1
 800bf88:	d120      	bne.n	800bfcc <txDataProcess+0x100>
    {
        motor1.target = goalVelocity;
 800bf8a:	4a55      	ldr	r2, [pc, #340]	@ (800c0e0 <txDataProcess+0x214>)
 800bf8c:	693b      	ldr	r3, [r7, #16]
 800bf8e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        sprintf(txBuffer, "goalVelocity:%f fullAngle:%f, velocity:%f\n", goalVelocity, motor1.magEncoder.fullAngle, motor1.magEncoder.velocity);
 800bf90:	6938      	ldr	r0, [r7, #16]
 800bf92:	f7f4 fb01 	bl	8000598 <__aeabi_f2d>
 800bf96:	4680      	mov	r8, r0
 800bf98:	4689      	mov	r9, r1
 800bf9a:	4b51      	ldr	r3, [pc, #324]	@ (800c0e0 <txDataProcess+0x214>)
 800bf9c:	695b      	ldr	r3, [r3, #20]
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	f7f4 fafa 	bl	8000598 <__aeabi_f2d>
 800bfa4:	4604      	mov	r4, r0
 800bfa6:	460d      	mov	r5, r1
 800bfa8:	4b4d      	ldr	r3, [pc, #308]	@ (800c0e0 <txDataProcess+0x214>)
 800bfaa:	699b      	ldr	r3, [r3, #24]
 800bfac:	4618      	mov	r0, r3
 800bfae:	f7f4 faf3 	bl	8000598 <__aeabi_f2d>
 800bfb2:	4602      	mov	r2, r0
 800bfb4:	460b      	mov	r3, r1
 800bfb6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bfba:	e9cd 4500 	strd	r4, r5, [sp]
 800bfbe:	4642      	mov	r2, r8
 800bfc0:	464b      	mov	r3, r9
 800bfc2:	4948      	ldr	r1, [pc, #288]	@ (800c0e4 <txDataProcess+0x218>)
 800bfc4:	4848      	ldr	r0, [pc, #288]	@ (800c0e8 <txDataProcess+0x21c>)
 800bfc6:	f003 fbcb 	bl	800f760 <siprintf>
    // float velocity = motor1.getVelocity(100);
    // sprintf(txBuffer, " velocity: %f\n", motor1.magEncoder.velocity);

    // float x = 100 * 1e-3f;
    // sprintf(txBuffer, " x: %f\n", x);
}
 800bfca:	e06f      	b.n	800c0ac <txDataProcess+0x1e0>
    else if (motor1.controlType == TORQUE)
 800bfcc:	4b44      	ldr	r3, [pc, #272]	@ (800c0e0 <txDataProcess+0x214>)
 800bfce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d146      	bne.n	800c064 <txDataProcess+0x198>
        if (motor1.torqueType == VOLTAGE)
 800bfd6:	4b42      	ldr	r3, [pc, #264]	@ (800c0e0 <txDataProcess+0x214>)
 800bfd8:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d120      	bne.n	800c022 <txDataProcess+0x156>
        	motor1.target = goalTorqueV;
 800bfe0:	4a3f      	ldr	r2, [pc, #252]	@ (800c0e0 <txDataProcess+0x214>)
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	62d3      	str	r3, [r2, #44]	@ 0x2c
            sprintf(txBuffer, "goalTorqueV:%f fullAngle:%f, velocity:%f\n", goalTorqueV, motor1.magEncoder.fullAngle, motor1.magEncoder.velocity);
 800bfe6:	68f8      	ldr	r0, [r7, #12]
 800bfe8:	f7f4 fad6 	bl	8000598 <__aeabi_f2d>
 800bfec:	4680      	mov	r8, r0
 800bfee:	4689      	mov	r9, r1
 800bff0:	4b3b      	ldr	r3, [pc, #236]	@ (800c0e0 <txDataProcess+0x214>)
 800bff2:	695b      	ldr	r3, [r3, #20]
 800bff4:	4618      	mov	r0, r3
 800bff6:	f7f4 facf 	bl	8000598 <__aeabi_f2d>
 800bffa:	4604      	mov	r4, r0
 800bffc:	460d      	mov	r5, r1
 800bffe:	4b38      	ldr	r3, [pc, #224]	@ (800c0e0 <txDataProcess+0x214>)
 800c000:	699b      	ldr	r3, [r3, #24]
 800c002:	4618      	mov	r0, r3
 800c004:	f7f4 fac8 	bl	8000598 <__aeabi_f2d>
 800c008:	4602      	mov	r2, r0
 800c00a:	460b      	mov	r3, r1
 800c00c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c010:	e9cd 4500 	strd	r4, r5, [sp]
 800c014:	4642      	mov	r2, r8
 800c016:	464b      	mov	r3, r9
 800c018:	4934      	ldr	r1, [pc, #208]	@ (800c0ec <txDataProcess+0x220>)
 800c01a:	4833      	ldr	r0, [pc, #204]	@ (800c0e8 <txDataProcess+0x21c>)
 800c01c:	f003 fba0 	bl	800f760 <siprintf>
}
 800c020:	e044      	b.n	800c0ac <txDataProcess+0x1e0>
        	motor1.target = goalTorqueC;
 800c022:	4a2f      	ldr	r2, [pc, #188]	@ (800c0e0 <txDataProcess+0x214>)
 800c024:	68bb      	ldr	r3, [r7, #8]
 800c026:	62d3      	str	r3, [r2, #44]	@ 0x2c
            sprintf(txBuffer, "goalTorqueC:%f fullAngle:%f, velocity:%f\n", goalTorqueC, motor1.magEncoder.fullAngle, motor1.magEncoder.velocity);
 800c028:	68b8      	ldr	r0, [r7, #8]
 800c02a:	f7f4 fab5 	bl	8000598 <__aeabi_f2d>
 800c02e:	4680      	mov	r8, r0
 800c030:	4689      	mov	r9, r1
 800c032:	4b2b      	ldr	r3, [pc, #172]	@ (800c0e0 <txDataProcess+0x214>)
 800c034:	695b      	ldr	r3, [r3, #20]
 800c036:	4618      	mov	r0, r3
 800c038:	f7f4 faae 	bl	8000598 <__aeabi_f2d>
 800c03c:	4604      	mov	r4, r0
 800c03e:	460d      	mov	r5, r1
 800c040:	4b27      	ldr	r3, [pc, #156]	@ (800c0e0 <txDataProcess+0x214>)
 800c042:	699b      	ldr	r3, [r3, #24]
 800c044:	4618      	mov	r0, r3
 800c046:	f7f4 faa7 	bl	8000598 <__aeabi_f2d>
 800c04a:	4602      	mov	r2, r0
 800c04c:	460b      	mov	r3, r1
 800c04e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c052:	e9cd 4500 	strd	r4, r5, [sp]
 800c056:	4642      	mov	r2, r8
 800c058:	464b      	mov	r3, r9
 800c05a:	4925      	ldr	r1, [pc, #148]	@ (800c0f0 <txDataProcess+0x224>)
 800c05c:	4822      	ldr	r0, [pc, #136]	@ (800c0e8 <txDataProcess+0x21c>)
 800c05e:	f003 fb7f 	bl	800f760 <siprintf>
}
 800c062:	e023      	b.n	800c0ac <txDataProcess+0x1e0>
    else if (motor1.controlType == ANGLE)
 800c064:	4b1e      	ldr	r3, [pc, #120]	@ (800c0e0 <txDataProcess+0x214>)
 800c066:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800c06a:	2b02      	cmp	r3, #2
 800c06c:	d11e      	bne.n	800c0ac <txDataProcess+0x1e0>
        sprintf(txBuffer, "focTarget:%f fullAngle:%f, velocity:%f\n", motor1.target, motor1.magEncoder.fullAngle, motor1.magEncoder.velocity);
 800c06e:	4b1c      	ldr	r3, [pc, #112]	@ (800c0e0 <txDataProcess+0x214>)
 800c070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c072:	4618      	mov	r0, r3
 800c074:	f7f4 fa90 	bl	8000598 <__aeabi_f2d>
 800c078:	4680      	mov	r8, r0
 800c07a:	4689      	mov	r9, r1
 800c07c:	4b18      	ldr	r3, [pc, #96]	@ (800c0e0 <txDataProcess+0x214>)
 800c07e:	695b      	ldr	r3, [r3, #20]
 800c080:	4618      	mov	r0, r3
 800c082:	f7f4 fa89 	bl	8000598 <__aeabi_f2d>
 800c086:	4604      	mov	r4, r0
 800c088:	460d      	mov	r5, r1
 800c08a:	4b15      	ldr	r3, [pc, #84]	@ (800c0e0 <txDataProcess+0x214>)
 800c08c:	699b      	ldr	r3, [r3, #24]
 800c08e:	4618      	mov	r0, r3
 800c090:	f7f4 fa82 	bl	8000598 <__aeabi_f2d>
 800c094:	4602      	mov	r2, r0
 800c096:	460b      	mov	r3, r1
 800c098:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c09c:	e9cd 4500 	strd	r4, r5, [sp]
 800c0a0:	4642      	mov	r2, r8
 800c0a2:	464b      	mov	r3, r9
 800c0a4:	4913      	ldr	r1, [pc, #76]	@ (800c0f4 <txDataProcess+0x228>)
 800c0a6:	4810      	ldr	r0, [pc, #64]	@ (800c0e8 <txDataProcess+0x21c>)
 800c0a8:	f003 fb5a 	bl	800f760 <siprintf>
}
 800c0ac:	bf00      	nop
 800c0ae:	3718      	adds	r7, #24
 800c0b0:	46bd      	mov	sp, r7
 800c0b2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800c0b6:	bf00      	nop
 800c0b8:	20000274 	.word	0x20000274
 800c0bc:	200002e0 	.word	0x200002e0
 800c0c0:	457ff000 	.word	0x457ff000
 800c0c4:	453b8000 	.word	0x453b8000
 800c0c8:	42700000 	.word	0x42700000
 800c0cc:	40c90fdb 	.word	0x40c90fdb
 800c0d0:	40ddb3d7 	.word	0x40ddb3d7
 800c0d4:	3e4ccccd 	.word	0x3e4ccccd
 800c0d8:	40533333 	.word	0x40533333
 800c0dc:	45800000 	.word	0x45800000
 800c0e0:	200006fc 	.word	0x200006fc
 800c0e4:	080126bc 	.word	0x080126bc
 800c0e8:	20000848 	.word	0x20000848
 800c0ec:	080126e8 	.word	0x080126e8
 800c0f0:	08012714 	.word	0x08012714
 800c0f4:	08012740 	.word	0x08012740

0800c0f8 <HAL_ADCEx_InjectedConvCpltCallback>:
void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b082      	sub	sp, #8
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	6078      	str	r0, [r7, #4]
    if (hadc == &hadc1)
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	4a16      	ldr	r2, [pc, #88]	@ (800c15c <HAL_ADCEx_InjectedConvCpltCallback+0x64>)
 800c104:	4293      	cmp	r3, r2
 800c106:	d124      	bne.n	800c152 <HAL_ADCEx_InjectedConvCpltCallback+0x5a>
    {
        static bool gotCurrentOffset;
        if (!gotCurrentOffset)
 800c108:	4b15      	ldr	r3, [pc, #84]	@ (800c160 <HAL_ADCEx_InjectedConvCpltCallback+0x68>)
 800c10a:	781b      	ldrb	r3, [r3, #0]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d10e      	bne.n	800c12e <HAL_ADCEx_InjectedConvCpltCallback+0x36>
        {
            getCurrentOffsets(&motor1, hadc1.Instance->JDR1, hadc2.Instance->JDR1, 100);
 800c110:	4b12      	ldr	r3, [pc, #72]	@ (800c15c <HAL_ADCEx_InjectedConvCpltCallback+0x64>)
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
 800c118:	4b12      	ldr	r3, [pc, #72]	@ (800c164 <HAL_ADCEx_InjectedConvCpltCallback+0x6c>)
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800c120:	2364      	movs	r3, #100	@ 0x64
 800c122:	4811      	ldr	r0, [pc, #68]	@ (800c168 <HAL_ADCEx_InjectedConvCpltCallback+0x70>)
 800c124:	f000 f8d0 	bl	800c2c8 <getCurrentOffsets>
            gotCurrentOffset = 1;
 800c128:	4b0d      	ldr	r3, [pc, #52]	@ (800c160 <HAL_ADCEx_InjectedConvCpltCallback+0x68>)
 800c12a:	2201      	movs	r2, #1
 800c12c:	701a      	strb	r2, [r3, #0]
        }
        if (devState == WORK)
 800c12e:	4b0f      	ldr	r3, [pc, #60]	@ (800c16c <HAL_ADCEx_InjectedConvCpltCallback+0x74>)
 800c130:	781b      	ldrb	r3, [r3, #0]
 800c132:	2b01      	cmp	r3, #1
 800c134:	d10b      	bne.n	800c14e <HAL_ADCEx_InjectedConvCpltCallback+0x56>
            foc(&motor1, hadc1.Instance->JDR1, hadc2.Instance->JDR1);
 800c136:	4b09      	ldr	r3, [pc, #36]	@ (800c15c <HAL_ADCEx_InjectedConvCpltCallback+0x64>)
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
 800c13e:	4b09      	ldr	r3, [pc, #36]	@ (800c164 <HAL_ADCEx_InjectedConvCpltCallback+0x6c>)
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c146:	461a      	mov	r2, r3
 800c148:	4807      	ldr	r0, [pc, #28]	@ (800c168 <HAL_ADCEx_InjectedConvCpltCallback+0x70>)
 800c14a:	f000 fb83 	bl	800c854 <foc>

        dealPer100us();
 800c14e:	f001 fa8d 	bl	800d66c <dealPer100us>

        memcpy(tempData, (uint8_t *)&load_data, sizeof(load_data));
        HAL_UART_Transmit_DMA(&huart3, (uint8_t *)tempData, 6 * 4);
#endif
    }
}
 800c152:	bf00      	nop
 800c154:	3708      	adds	r7, #8
 800c156:	46bd      	mov	sp, r7
 800c158:	bd80      	pop	{r7, pc}
 800c15a:	bf00      	nop
 800c15c:	20000274 	.word	0x20000274
 800c160:	20000844 	.word	0x20000844
 800c164:	200002e0 	.word	0x200002e0
 800c168:	200006fc 	.word	0x200006fc
 800c16c:	200006f8 	.word	0x200006f8

0800c170 <HAL_UARTEx_RxEventCallback>:
//     // HAL_UART_Receive_IT(&huart3, (uint8_t *)&aRxBuffer, 1);
//   }
// }

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b082      	sub	sp, #8
 800c174:	af00      	add	r7, sp, #0
 800c176:	6078      	str	r0, [r7, #4]
 800c178:	460b      	mov	r3, r1
 800c17a:	807b      	strh	r3, [r7, #2]
  if (huart == &huart3)
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	4a09      	ldr	r2, [pc, #36]	@ (800c1a4 <HAL_UARTEx_RxEventCallback+0x34>)
 800c180:	4293      	cmp	r3, r2
 800c182:	d10a      	bne.n	800c19a <HAL_UARTEx_RxEventCallback+0x2a>
  {
    HAL_UART_Transmit_DMA(&huart3, rxBuffer, Size);
 800c184:	887b      	ldrh	r3, [r7, #2]
 800c186:	461a      	mov	r2, r3
 800c188:	4907      	ldr	r1, [pc, #28]	@ (800c1a8 <HAL_UARTEx_RxEventCallback+0x38>)
 800c18a:	4806      	ldr	r0, [pc, #24]	@ (800c1a4 <HAL_UARTEx_RxEventCallback+0x34>)
 800c18c:	f7fe f824 	bl	800a1d8 <HAL_UART_Transmit_DMA>
    HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rxBuffer, sizeof(rxBuffer));
 800c190:	2232      	movs	r2, #50	@ 0x32
 800c192:	4905      	ldr	r1, [pc, #20]	@ (800c1a8 <HAL_UARTEx_RxEventCallback+0x38>)
 800c194:	4803      	ldr	r0, [pc, #12]	@ (800c1a4 <HAL_UARTEx_RxEventCallback+0x34>)
 800c196:	f7ff fc42 	bl	800ba1e <HAL_UARTEx_ReceiveToIdle_DMA>
  }
}
 800c19a:	bf00      	nop
 800c19c:	3708      	adds	r7, #8
 800c19e:	46bd      	mov	sp, r7
 800c1a0:	bd80      	pop	{r7, pc}
 800c1a2:	bf00      	nop
 800c1a4:	200005a0 	.word	0x200005a0
 800c1a8:	2000087c 	.word	0x2000087c

0800c1ac <FOC_log>:
  HAL_UART_Transmit_DMA(&huart3, (uint8_t *)strBuf, strlen(strBuf));
}

// DMA
void FOC_log(const char *format, ...)
{
 800c1ac:	b40f      	push	{r0, r1, r2, r3}
 800c1ae:	b580      	push	{r7, lr}
 800c1b0:	b0c2      	sub	sp, #264	@ 0x108
 800c1b2:	af00      	add	r7, sp, #0
  va_list args;           // 
  va_start(args, format); // formatarg
 800c1b4:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800c1b8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

  char strBuf[256];               // 
  vsprintf(strBuf, format, args); // vsprintf
 800c1bc:	1d3b      	adds	r3, r7, #4
 800c1be:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800c1c2:	f8d7 1110 	ldr.w	r1, [r7, #272]	@ 0x110
 800c1c6:	4618      	mov	r0, r3
 800c1c8:	f003 fb44 	bl	800f854 <vsiprintf>
  va_end(args);                   // 

  // 
  while (HAL_UART_GetState(&huart3) == HAL_UART_STATE_BUSY_TX)
 800c1cc:	bf00      	nop
 800c1ce:	480d      	ldr	r0, [pc, #52]	@ (800c204 <FOC_log+0x58>)
 800c1d0:	f7fe fbd8 	bl	800a984 <HAL_UART_GetState>
 800c1d4:	4603      	mov	r3, r0
 800c1d6:	2b21      	cmp	r3, #33	@ 0x21
 800c1d8:	d0f9      	beq.n	800c1ce <FOC_log+0x22>
  {
    // Wait for DMA transfer to complete
  }
  HAL_UART_Transmit(&huart3, (uint8_t *)strBuf, strlen(strBuf), 1000);
 800c1da:	1d3b      	adds	r3, r7, #4
 800c1dc:	4618      	mov	r0, r3
 800c1de:	f7f4 f86f 	bl	80002c0 <strlen>
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	b29a      	uxth	r2, r3
 800c1e6:	1d39      	adds	r1, r7, #4
 800c1e8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800c1ec:	4805      	ldr	r0, [pc, #20]	@ (800c204 <FOC_log+0x58>)
 800c1ee:	f7fd ff64 	bl	800a0ba <HAL_UART_Transmit>
}
 800c1f2:	bf00      	nop
 800c1f4:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800c1f8:	46bd      	mov	sp, r7
 800c1fa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c1fe:	b004      	add	sp, #16
 800c200:	4770      	bx	lr
 800c202:	bf00      	nop
 800c204:	200005a0 	.word	0x200005a0

0800c208 <printLog>:

void printLog()
{
 800c208:	b580      	push	{r7, lr}
 800c20a:	af00      	add	r7, sp, #0
#if CALI_PID
  printf("bldcMotor.focTarget=%.2f, velocity=%.2f, ShaftAngle=%.2f\n", bldcMotor.focTarget, shaftVelocity, shaftAngle);
  // printf("bldcMotor.focTarget=%.2f, RPM=%d\n", bldcMotor.focTarget, getRPM());
#elif SHOW_WAVE == 0
  // HAL_UART_Transmit(&huart3, (uint8_t *)txBuffer, strlen(txBuffer), 100);
  HAL_UART_Transmit_DMA(&huart3, (uint8_t *)txBuffer, strlen(txBuffer));
 800c20c:	4805      	ldr	r0, [pc, #20]	@ (800c224 <printLog+0x1c>)
 800c20e:	f7f4 f857 	bl	80002c0 <strlen>
 800c212:	4603      	mov	r3, r0
 800c214:	b29b      	uxth	r3, r3
 800c216:	461a      	mov	r2, r3
 800c218:	4902      	ldr	r1, [pc, #8]	@ (800c224 <printLog+0x1c>)
 800c21a:	4803      	ldr	r0, [pc, #12]	@ (800c228 <printLog+0x20>)
 800c21c:	f7fd ffdc 	bl	800a1d8 <HAL_UART_Transmit_DMA>
  // memset(txBuffer, '\0', sizeof(txBuffer));
#endif
}
 800c220:	bf00      	nop
 800c222:	bd80      	pop	{r7, pc}
 800c224:	20000848 	.word	0x20000848
 800c228:	200005a0 	.word	0x200005a0

0800c22c <commander_run>:
    }
  }
}

void commander_run(FocMotor *motor)
{
 800c22c:	b580      	push	{r7, lr}
 800c22e:	b082      	sub	sp, #8
 800c230:	af00      	add	r7, sp, #0
 800c232:	6078      	str	r0, [r7, #4]
  if (rxUart.toProcessData == 1)
 800c234:	4b1c      	ldr	r3, [pc, #112]	@ (800c2a8 <commander_run+0x7c>)
 800c236:	7e1b      	ldrb	r3, [r3, #24]
 800c238:	2b01      	cmp	r3, #1
 800c23a:	d130      	bne.n	800c29e <commander_run+0x72>
  {

    rxUart.toProcessData = 0;
 800c23c:	4b1a      	ldr	r3, [pc, #104]	@ (800c2a8 <commander_run+0x7c>)
 800c23e:	2200      	movs	r2, #0
 800c240:	761a      	strb	r2, [r3, #24]
    switch (rxUart.buf[0])
 800c242:	4b19      	ldr	r3, [pc, #100]	@ (800c2a8 <commander_run+0x7c>)
 800c244:	789b      	ldrb	r3, [r3, #2]
 800c246:	2b48      	cmp	r3, #72	@ 0x48
 800c248:	d002      	beq.n	800c250 <commander_run+0x24>
 800c24a:	2b54      	cmp	r3, #84	@ 0x54
 800c24c:	d007      	beq.n	800c25e <commander_run+0x32>
 800c24e:	e021      	b.n	800c294 <commander_run+0x68>
    {
    case 'H':
      // sprintf(sndBuff, "Hello World!\r\n");
      // HAL_UART_Transmit_DMA(&huart3, (uint8_t *)sndBuff, sizeof(sndBuff));
      sprintf(txBuffer, "Hello World!\r\n");
 800c250:	4916      	ldr	r1, [pc, #88]	@ (800c2ac <commander_run+0x80>)
 800c252:	4817      	ldr	r0, [pc, #92]	@ (800c2b0 <commander_run+0x84>)
 800c254:	f003 fa84 	bl	800f760 <siprintf>
      printLog();
 800c258:	f7ff ffd6 	bl	800c208 <printLog>
      break;
 800c25c:	e01a      	b.n	800c294 <commander_run+0x68>
    case 'T': // T6.28

      motor->target = atof((const char *)(rxUart.buf + 1));
 800c25e:	4b15      	ldr	r3, [pc, #84]	@ (800c2b4 <commander_run+0x88>)
 800c260:	4618      	mov	r0, r3
 800c262:	f001 fd37 	bl	800dcd4 <atof>
 800c266:	ec53 2b10 	vmov	r2, r3, d0
 800c26a:	4610      	mov	r0, r2
 800c26c:	4619      	mov	r1, r3
 800c26e:	f7f4 fce3 	bl	8000c38 <__aeabi_d2f>
 800c272:	4602      	mov	r2, r0
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	62da      	str	r2, [r3, #44]	@ 0x2c
      sprintf(txBuffer, "Target=%.2f\r\n", focTarget);
 800c278:	4b0f      	ldr	r3, [pc, #60]	@ (800c2b8 <commander_run+0x8c>)
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	4618      	mov	r0, r3
 800c27e:	f7f4 f98b 	bl	8000598 <__aeabi_f2d>
 800c282:	4602      	mov	r2, r0
 800c284:	460b      	mov	r3, r1
 800c286:	490d      	ldr	r1, [pc, #52]	@ (800c2bc <commander_run+0x90>)
 800c288:	4809      	ldr	r0, [pc, #36]	@ (800c2b0 <commander_run+0x84>)
 800c28a:	f003 fa69 	bl	800f760 <siprintf>
      printLog();
 800c28e:	f7ff ffbb 	bl	800c208 <printLog>
      // printf("%s", sndBuff);
      // HAL_UART_Transmit_DMA(&huart3, (uint8_t *)sndBuff, sizeof(sndBuff));
      break;
 800c292:	bf00      	nop
      // case 'A': // A
      //   sprintf(sndBuff, "Ang=%.2f\r\n", shaftAngle);
      //   printf("%s", sndBuff);
      //   break;
    }
    memset(rxUart.buf, '\0', sizeof(rxUart.buf));
 800c294:	2214      	movs	r2, #20
 800c296:	2100      	movs	r1, #0
 800c298:	4809      	ldr	r0, [pc, #36]	@ (800c2c0 <commander_run+0x94>)
 800c29a:	f003 fae5 	bl	800f868 <memset>
  }
}
 800c29e:	bf00      	nop
 800c2a0:	3708      	adds	r7, #8
 800c2a2:	46bd      	mov	sp, r7
 800c2a4:	bd80      	pop	{r7, pc}
 800c2a6:	bf00      	nop
 800c2a8:	200008b0 	.word	0x200008b0
 800c2ac:	08012768 	.word	0x08012768
 800c2b0:	20000848 	.word	0x20000848
 800c2b4:	200008b3 	.word	0x200008b3
 800c2b8:	20000840 	.word	0x20000840
 800c2bc:	08012778 	.word	0x08012778
 800c2c0:	200008b2 	.word	0x200008b2
 800c2c4:	00000000 	.word	0x00000000

0800c2c8 <getCurrentOffsets>:
#include "current.h"
#include "math_utils.h"

// Function finding zero offsets of the ADC
void getCurrentOffsets(FocMotor *motor, uint32_t adc_a, uint32_t adc_b, uint32_t rounds)
{
 800c2c8:	b5b0      	push	{r4, r5, r7, lr}
 800c2ca:	b086      	sub	sp, #24
 800c2cc:	af00      	add	r7, sp, #0
 800c2ce:	60f8      	str	r0, [r7, #12]
 800c2d0:	60b9      	str	r1, [r7, #8]
 800c2d2:	607a      	str	r2, [r7, #4]
 800c2d4:	603b      	str	r3, [r7, #0]
    // find adc offset = zero current voltage
    motor->offset_ia = 0;
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	f04f 0200 	mov.w	r2, #0
 800c2dc:	63da      	str	r2, [r3, #60]	@ 0x3c
    motor->offset_ib = 0;
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	f04f 0200 	mov.w	r2, #0
 800c2e4:	641a      	str	r2, [r3, #64]	@ 0x40
    // read the adc voltage  times ( arbitrary number )
    for (int i = 0; i < rounds; i++)
 800c2e6:	2300      	movs	r3, #0
 800c2e8:	617b      	str	r3, [r7, #20]
 800c2ea:	e076      	b.n	800c3da <getCurrentOffsets+0x112>
    {
        motor->offset_ia += ADC_2_CURRENT(adc_a);
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	f7f4 f951 	bl	8000598 <__aeabi_f2d>
 800c2f6:	4604      	mov	r4, r0
 800c2f8:	460d      	mov	r5, r1
 800c2fa:	68bb      	ldr	r3, [r7, #8]
 800c2fc:	ee07 3a90 	vmov	s15, r3
 800c300:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c304:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 800c438 <getCurrentOffsets+0x170>
 800c308:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c30c:	ee17 0a90 	vmov	r0, s15
 800c310:	f7f4 f942 	bl	8000598 <__aeabi_f2d>
 800c314:	a342      	add	r3, pc, #264	@ (adr r3, 800c420 <getCurrentOffsets+0x158>)
 800c316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c31a:	f7f4 fabf 	bl	800089c <__aeabi_ddiv>
 800c31e:	4602      	mov	r2, r0
 800c320:	460b      	mov	r3, r1
 800c322:	4610      	mov	r0, r2
 800c324:	4619      	mov	r1, r3
 800c326:	a340      	add	r3, pc, #256	@ (adr r3, 800c428 <getCurrentOffsets+0x160>)
 800c328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c32c:	f7f4 fab6 	bl	800089c <__aeabi_ddiv>
 800c330:	4602      	mov	r2, r0
 800c332:	460b      	mov	r3, r1
 800c334:	4610      	mov	r0, r2
 800c336:	4619      	mov	r1, r3
 800c338:	a33d      	add	r3, pc, #244	@ (adr r3, 800c430 <getCurrentOffsets+0x168>)
 800c33a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c33e:	f7f4 faad 	bl	800089c <__aeabi_ddiv>
 800c342:	4602      	mov	r2, r0
 800c344:	460b      	mov	r3, r1
 800c346:	4620      	mov	r0, r4
 800c348:	4629      	mov	r1, r5
 800c34a:	f7f3 ffc7 	bl	80002dc <__adddf3>
 800c34e:	4602      	mov	r2, r0
 800c350:	460b      	mov	r3, r1
 800c352:	4610      	mov	r0, r2
 800c354:	4619      	mov	r1, r3
 800c356:	f7f4 fc6f 	bl	8000c38 <__aeabi_d2f>
 800c35a:	4602      	mov	r2, r0
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	63da      	str	r2, [r3, #60]	@ 0x3c
        motor->offset_ib += ADC_2_CURRENT(adc_b);
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c364:	4618      	mov	r0, r3
 800c366:	f7f4 f917 	bl	8000598 <__aeabi_f2d>
 800c36a:	4604      	mov	r4, r0
 800c36c:	460d      	mov	r5, r1
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	ee07 3a90 	vmov	s15, r3
 800c374:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c378:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800c438 <getCurrentOffsets+0x170>
 800c37c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c380:	ee17 0a90 	vmov	r0, s15
 800c384:	f7f4 f908 	bl	8000598 <__aeabi_f2d>
 800c388:	a325      	add	r3, pc, #148	@ (adr r3, 800c420 <getCurrentOffsets+0x158>)
 800c38a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c38e:	f7f4 fa85 	bl	800089c <__aeabi_ddiv>
 800c392:	4602      	mov	r2, r0
 800c394:	460b      	mov	r3, r1
 800c396:	4610      	mov	r0, r2
 800c398:	4619      	mov	r1, r3
 800c39a:	a323      	add	r3, pc, #140	@ (adr r3, 800c428 <getCurrentOffsets+0x160>)
 800c39c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3a0:	f7f4 fa7c 	bl	800089c <__aeabi_ddiv>
 800c3a4:	4602      	mov	r2, r0
 800c3a6:	460b      	mov	r3, r1
 800c3a8:	4610      	mov	r0, r2
 800c3aa:	4619      	mov	r1, r3
 800c3ac:	a320      	add	r3, pc, #128	@ (adr r3, 800c430 <getCurrentOffsets+0x168>)
 800c3ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3b2:	f7f4 fa73 	bl	800089c <__aeabi_ddiv>
 800c3b6:	4602      	mov	r2, r0
 800c3b8:	460b      	mov	r3, r1
 800c3ba:	4620      	mov	r0, r4
 800c3bc:	4629      	mov	r1, r5
 800c3be:	f7f3 ff8d 	bl	80002dc <__adddf3>
 800c3c2:	4602      	mov	r2, r0
 800c3c4:	460b      	mov	r3, r1
 800c3c6:	4610      	mov	r0, r2
 800c3c8:	4619      	mov	r1, r3
 800c3ca:	f7f4 fc35 	bl	8000c38 <__aeabi_d2f>
 800c3ce:	4602      	mov	r2, r0
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	641a      	str	r2, [r3, #64]	@ 0x40
    for (int i = 0; i < rounds; i++)
 800c3d4:	697b      	ldr	r3, [r7, #20]
 800c3d6:	3301      	adds	r3, #1
 800c3d8:	617b      	str	r3, [r7, #20]
 800c3da:	697b      	ldr	r3, [r7, #20]
 800c3dc:	683a      	ldr	r2, [r7, #0]
 800c3de:	429a      	cmp	r2, r3
 800c3e0:	d884      	bhi.n	800c2ec <getCurrentOffsets+0x24>
    }
    // calculate the mean offsets
    motor->offset_ia = motor->offset_ia / rounds;
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 800c3e8:	683b      	ldr	r3, [r7, #0]
 800c3ea:	ee07 3a90 	vmov	s15, r3
 800c3ee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c3f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    motor->offset_ib = motor->offset_ib / rounds;
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 800c402:	683b      	ldr	r3, [r7, #0]
 800c404:	ee07 3a90 	vmov	s15, r3
 800c408:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c40c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
}
 800c416:	bf00      	nop
 800c418:	3718      	adds	r7, #24
 800c41a:	46bd      	mov	sp, r7
 800c41c:	bdb0      	pop	{r4, r5, r7, pc}
 800c41e:	bf00      	nop
 800c420:	00000000 	.word	0x00000000
 800c424:	40affe00 	.word	0x40affe00
 800c428:	40000000 	.word	0x40000000
 800c42c:	3f747ae1 	.word	0x3f747ae1
 800c430:	a0000000 	.word	0xa0000000
 800c434:	401d554c 	.word	0x401d554c
 800c438:	40533333 	.word	0x40533333
 800c43c:	00000000 	.word	0x00000000

0800c440 <getPhaseCurrents>:

// read all three phase currents (if possible 2 or 3)
void getPhaseCurrents(FocMotor *motor, uint32_t adc_a, uint32_t adc_b)
{
 800c440:	b5b0      	push	{r4, r5, r7, lr}
 800c442:	b084      	sub	sp, #16
 800c444:	af00      	add	r7, sp, #0
 800c446:	60f8      	str	r0, [r7, #12]
 800c448:	60b9      	str	r1, [r7, #8]
 800c44a:	607a      	str	r2, [r7, #4]
    motor->Ia = ADC_2_CURRENT(adc_a) - motor->offset_ia; // amps
 800c44c:	68bb      	ldr	r3, [r7, #8]
 800c44e:	ee07 3a90 	vmov	s15, r3
 800c452:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c456:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 800c560 <getPhaseCurrents+0x120>
 800c45a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c45e:	ee17 0a90 	vmov	r0, s15
 800c462:	f7f4 f899 	bl	8000598 <__aeabi_f2d>
 800c466:	a338      	add	r3, pc, #224	@ (adr r3, 800c548 <getPhaseCurrents+0x108>)
 800c468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c46c:	f7f4 fa16 	bl	800089c <__aeabi_ddiv>
 800c470:	4602      	mov	r2, r0
 800c472:	460b      	mov	r3, r1
 800c474:	4610      	mov	r0, r2
 800c476:	4619      	mov	r1, r3
 800c478:	a335      	add	r3, pc, #212	@ (adr r3, 800c550 <getPhaseCurrents+0x110>)
 800c47a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c47e:	f7f4 fa0d 	bl	800089c <__aeabi_ddiv>
 800c482:	4602      	mov	r2, r0
 800c484:	460b      	mov	r3, r1
 800c486:	4610      	mov	r0, r2
 800c488:	4619      	mov	r1, r3
 800c48a:	a333      	add	r3, pc, #204	@ (adr r3, 800c558 <getPhaseCurrents+0x118>)
 800c48c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c490:	f7f4 fa04 	bl	800089c <__aeabi_ddiv>
 800c494:	4602      	mov	r2, r0
 800c496:	460b      	mov	r3, r1
 800c498:	4614      	mov	r4, r2
 800c49a:	461d      	mov	r5, r3
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4a0:	4618      	mov	r0, r3
 800c4a2:	f7f4 f879 	bl	8000598 <__aeabi_f2d>
 800c4a6:	4602      	mov	r2, r0
 800c4a8:	460b      	mov	r3, r1
 800c4aa:	4620      	mov	r0, r4
 800c4ac:	4629      	mov	r1, r5
 800c4ae:	f7f3 ff13 	bl	80002d8 <__aeabi_dsub>
 800c4b2:	4602      	mov	r2, r0
 800c4b4:	460b      	mov	r3, r1
 800c4b6:	4610      	mov	r0, r2
 800c4b8:	4619      	mov	r1, r3
 800c4ba:	f7f4 fbbd 	bl	8000c38 <__aeabi_d2f>
 800c4be:	4602      	mov	r2, r0
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	645a      	str	r2, [r3, #68]	@ 0x44
    motor->Ib = ADC_2_CURRENT(adc_b) - motor->offset_ib;
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	ee07 3a90 	vmov	s15, r3
 800c4ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4ce:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 800c560 <getPhaseCurrents+0x120>
 800c4d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c4d6:	ee17 0a90 	vmov	r0, s15
 800c4da:	f7f4 f85d 	bl	8000598 <__aeabi_f2d>
 800c4de:	a31a      	add	r3, pc, #104	@ (adr r3, 800c548 <getPhaseCurrents+0x108>)
 800c4e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4e4:	f7f4 f9da 	bl	800089c <__aeabi_ddiv>
 800c4e8:	4602      	mov	r2, r0
 800c4ea:	460b      	mov	r3, r1
 800c4ec:	4610      	mov	r0, r2
 800c4ee:	4619      	mov	r1, r3
 800c4f0:	a317      	add	r3, pc, #92	@ (adr r3, 800c550 <getPhaseCurrents+0x110>)
 800c4f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4f6:	f7f4 f9d1 	bl	800089c <__aeabi_ddiv>
 800c4fa:	4602      	mov	r2, r0
 800c4fc:	460b      	mov	r3, r1
 800c4fe:	4610      	mov	r0, r2
 800c500:	4619      	mov	r1, r3
 800c502:	a315      	add	r3, pc, #84	@ (adr r3, 800c558 <getPhaseCurrents+0x118>)
 800c504:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c508:	f7f4 f9c8 	bl	800089c <__aeabi_ddiv>
 800c50c:	4602      	mov	r2, r0
 800c50e:	460b      	mov	r3, r1
 800c510:	4614      	mov	r4, r2
 800c512:	461d      	mov	r5, r3
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c518:	4618      	mov	r0, r3
 800c51a:	f7f4 f83d 	bl	8000598 <__aeabi_f2d>
 800c51e:	4602      	mov	r2, r0
 800c520:	460b      	mov	r3, r1
 800c522:	4620      	mov	r0, r4
 800c524:	4629      	mov	r1, r5
 800c526:	f7f3 fed7 	bl	80002d8 <__aeabi_dsub>
 800c52a:	4602      	mov	r2, r0
 800c52c:	460b      	mov	r3, r1
 800c52e:	4610      	mov	r0, r2
 800c530:	4619      	mov	r1, r3
 800c532:	f7f4 fb81 	bl	8000c38 <__aeabi_d2f>
 800c536:	4602      	mov	r2, r0
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800c53c:	bf00      	nop
 800c53e:	3710      	adds	r7, #16
 800c540:	46bd      	mov	sp, r7
 800c542:	bdb0      	pop	{r4, r5, r7, pc}
 800c544:	f3af 8000 	nop.w
 800c548:	00000000 	.word	0x00000000
 800c54c:	40affe00 	.word	0x40affe00
 800c550:	40000000 	.word	0x40000000
 800c554:	3f747ae1 	.word	0x3f747ae1
 800c558:	a0000000 	.word	0xa0000000
 800c55c:	401d554c 	.word	0x401d554c
 800c560:	40533333 	.word	0x40533333

0800c564 <getABCurrents>:
// Ibeta = 1/sqrt(3) * Ia + 1/sqrt(3) * 2Ib
/*============================================================================*/
//   calculating Alpha Beta currents from phase currents
//   - function calculating Clarke transform of the phase currents
void getABCurrents(FocMotor *motor)
{
 800c564:	b480      	push	{r7}
 800c566:	b083      	sub	sp, #12
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]
    motor->Ialpha = motor->Ia;
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	64da      	str	r2, [r3, #76]	@ 0x4c
    motor->Ibeta = _1_SQRT3 * motor->Ia + _2_SQRT3 * motor->Ib;
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 800c57a:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800c5a8 <getABCurrents+0x44>
 800c57e:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800c588:	eddf 6a08 	vldr	s13, [pc, #32]	@ 800c5ac <getABCurrents+0x48>
 800c58c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c590:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
}
 800c59a:	bf00      	nop
 800c59c:	370c      	adds	r7, #12
 800c59e:	46bd      	mov	sp, r7
 800c5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a4:	4770      	bx	lr
 800c5a6:	bf00      	nop
 800c5a8:	3f13cd3a 	.word	0x3f13cd3a
 800c5ac:	3f93cd3a 	.word	0x3f93cd3a

0800c5b0 <getDQCurrents>:
/*============================================================================*/
// function used with the foc algorihtm
//   calculating D and Q currents from Alpha Beta currents and electrical angle
//   - function calculating Clarke transform of the phase currents
void getDQCurrents(FocMotor *motor)
{
 800c5b0:	b580      	push	{r7, lr}
 800c5b2:	b084      	sub	sp, #16
 800c5b4:	af00      	add	r7, sp, #0
 800c5b6:	6078      	str	r0, [r7, #4]
    float ct;
    float st;
    _sincos(motor->angle_el, &st, &ct);
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800c5be:	f107 020c 	add.w	r2, r7, #12
 800c5c2:	f107 0308 	add.w	r3, r7, #8
 800c5c6:	4611      	mov	r1, r2
 800c5c8:	4618      	mov	r0, r3
 800c5ca:	eeb0 0a67 	vmov.f32	s0, s15
 800c5ce:	f000 fdd3 	bl	800d178 <_sincos>
    motor->Id = motor->Ialpha * ct + motor->Ibeta * st;
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 800c5d8:	edd7 7a03 	vldr	s15, [r7, #12]
 800c5dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	edd3 6a14 	vldr	s13, [r3, #80]	@ 0x50
 800c5e6:	edd7 7a02 	vldr	s15, [r7, #8]
 800c5ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c5ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
    motor->Iq = motor->Ibeta * ct - motor->Ialpha * st;
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 800c5fe:	edd7 7a03 	vldr	s15, [r7, #12]
 800c602:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 800c60c:	edd7 7a02 	vldr	s15, [r7, #8]
 800c610:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c614:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
 800c61e:	bf00      	nop
 800c620:	3710      	adds	r7, #16
 800c622:	46bd      	mov	sp, r7
 800c624:	bd80      	pop	{r7, pc}

0800c626 <encoderInit>:

#include "encoder.h"
#include "math_utils.h"
void encoderInit(MagEncoder *encoder, float _Ts, float (*_getRawAngle)(void))
{
 800c626:	b480      	push	{r7}
 800c628:	b085      	sub	sp, #20
 800c62a:	af00      	add	r7, sp, #0
 800c62c:	60f8      	str	r0, [r7, #12]
 800c62e:	ed87 0a02 	vstr	s0, [r7, #8]
 800c632:	6079      	str	r1, [r7, #4]
    encoder->angle_prev = 0;
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	f04f 0200 	mov.w	r2, #0
 800c63a:	601a      	str	r2, [r3, #0]
    encoder->vel_angle_prev = 0;
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	f04f 0200 	mov.w	r2, #0
 800c642:	605a      	str	r2, [r3, #4]
    encoder->full_rotations = 0;
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	2200      	movs	r2, #0
 800c648:	609a      	str	r2, [r3, #8]
    encoder->vel_full_rotations = 0;
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	2200      	movs	r2, #0
 800c64e:	60da      	str	r2, [r3, #12]
    encoder->shaftAngle = 0;
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	f04f 0200 	mov.w	r2, #0
 800c656:	611a      	str	r2, [r3, #16]
    encoder->fullAngle = 0;
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	f04f 0200 	mov.w	r2, #0
 800c65e:	615a      	str	r2, [r3, #20]
    encoder->velocity = 0;
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	f04f 0200 	mov.w	r2, #0
 800c666:	619a      	str	r2, [r3, #24]
    encoder->Ts = _Ts;
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	68ba      	ldr	r2, [r7, #8]
 800c66c:	61da      	str	r2, [r3, #28]
    encoder->getRawAngle = _getRawAngle;
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	687a      	ldr	r2, [r7, #4]
 800c672:	621a      	str	r2, [r3, #32]
}
 800c674:	bf00      	nop
 800c676:	3714      	adds	r7, #20
 800c678:	46bd      	mov	sp, r7
 800c67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c67e:	4770      	bx	lr

0800c680 <encoderUpdate>:


void encoderUpdate(MagEncoder *encoder)
{
 800c680:	b580      	push	{r7, lr}
 800c682:	b084      	sub	sp, #16
 800c684:	af00      	add	r7, sp, #0
 800c686:	6078      	str	r0, [r7, #4]
    float val = encoder->getRawAngle();
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	6a1b      	ldr	r3, [r3, #32]
 800c68c:	4798      	blx	r3
 800c68e:	ed87 0a03 	vstr	s0, [r7, #12]

    float d_angle = val - encoder->angle_prev;
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	edd3 7a00 	vldr	s15, [r3]
 800c698:	ed97 7a03 	vldr	s14, [r7, #12]
 800c69c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c6a0:	edc7 7a02 	vstr	s15, [r7, #8]
    // 
    if (abs(d_angle) > (0.8f * _2PI))
 800c6a4:	edd7 7a02 	vldr	s15, [r7, #8]
 800c6a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c6ac:	ee17 3a90 	vmov	r3, s15
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	bfb8      	it	lt
 800c6b4:	425b      	neglt	r3, r3
 800c6b6:	ee07 3a90 	vmov	s15, r3
 800c6ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c6be:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800c724 <encoderUpdate+0xa4>
 800c6c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c6c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6ca:	dd0f      	ble.n	800c6ec <encoderUpdate+0x6c>
        encoder->full_rotations += (d_angle > 0) ? -1 : 1;
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	689b      	ldr	r3, [r3, #8]
 800c6d0:	edd7 7a02 	vldr	s15, [r7, #8]
 800c6d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c6d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6dc:	dd02      	ble.n	800c6e4 <encoderUpdate+0x64>
 800c6de:	f04f 32ff 	mov.w	r2, #4294967295
 800c6e2:	e000      	b.n	800c6e6 <encoderUpdate+0x66>
 800c6e4:	2201      	movs	r2, #1
 800c6e6:	441a      	add	r2, r3
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	609a      	str	r2, [r3, #8]
    encoder->angle_prev = val;
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	68fa      	ldr	r2, [r7, #12]
 800c6f0:	601a      	str	r2, [r3, #0]
    encoder->shaftAngle = val;
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	68fa      	ldr	r2, [r7, #12]
 800c6f6:	611a      	str	r2, [r3, #16]
    encoder->fullAngle = (float)encoder->full_rotations * _2PI + encoder->angle_prev;
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	689b      	ldr	r3, [r3, #8]
 800c6fc:	ee07 3a90 	vmov	s15, r3
 800c700:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c704:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800c728 <encoderUpdate+0xa8>
 800c708:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	edd3 7a00 	vldr	s15, [r3]
 800c712:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	edc3 7a05 	vstr	s15, [r3, #20]
}
 800c71c:	bf00      	nop
 800c71e:	3710      	adds	r7, #16
 800c720:	46bd      	mov	sp, r7
 800c722:	bd80      	pop	{r7, pc}
 800c724:	40a0d97c 	.word	0x40a0d97c
 800c728:	40c90fdb 	.word	0x40c90fdb

0800c72c <getVelocity>:

float getVelocity(MagEncoder *encoder)
{
 800c72c:	b480      	push	{r7}
 800c72e:	b085      	sub	sp, #20
 800c730:	af00      	add	r7, sp, #0
 800c732:	6078      	str	r0, [r7, #4]
    // 
    float vel = ((float)(encoder->full_rotations - encoder->vel_full_rotations) * _2PI + (encoder->angle_prev - encoder->vel_angle_prev)) / encoder->Ts;
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	689a      	ldr	r2, [r3, #8]
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	68db      	ldr	r3, [r3, #12]
 800c73c:	1ad3      	subs	r3, r2, r3
 800c73e:	ee07 3a90 	vmov	s15, r3
 800c742:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c746:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800c798 <getVelocity+0x6c>
 800c74a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	edd3 6a00 	vldr	s13, [r3]
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	edd3 7a01 	vldr	s15, [r3, #4]
 800c75a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800c75e:	ee77 6a27 	vadd.f32	s13, s14, s15
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	ed93 7a07 	vldr	s14, [r3, #28]
 800c768:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c76c:	edc7 7a03 	vstr	s15, [r7, #12]
    // 
    encoder->vel_angle_prev = encoder->angle_prev;
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	681a      	ldr	r2, [r3, #0]
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	605a      	str	r2, [r3, #4]
    encoder->vel_full_rotations = encoder->full_rotations;
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	689a      	ldr	r2, [r3, #8]
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	60da      	str	r2, [r3, #12]
    encoder->velocity = vel;
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	68fa      	ldr	r2, [r7, #12]
 800c784:	619a      	str	r2, [r3, #24]
}
 800c786:	bf00      	nop
 800c788:	eeb0 0a67 	vmov.f32	s0, s15
 800c78c:	3714      	adds	r7, #20
 800c78e:	46bd      	mov	sp, r7
 800c790:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c794:	4770      	bx	lr
 800c796:	bf00      	nop
 800c798:	40c90fdb 	.word	0x40c90fdb

0800c79c <setZeroElecAngle>:
#include "encoder.h"
#include "pid.h"
#include "lowpass_filter.h"

void setZeroElecAngle(FocMotor *motor)
{
 800c79c:	b580      	push	{r7, lr}
 800c79e:	b082      	sub	sp, #8
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	6078      	str	r0, [r7, #4]
    setTorque(motor, 0.0f, 2.0f, 0.0f);
 800c7a4:	ed9f 1a19 	vldr	s2, [pc, #100]	@ 800c80c <setZeroElecAngle+0x70>
 800c7a8:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 800c7ac:	ed9f 0a17 	vldr	s0, [pc, #92]	@ 800c80c <setZeroElecAngle+0x70>
 800c7b0:	6878      	ldr	r0, [r7, #4]
 800c7b2:	f001 f853 	bl	800d85c <setTorque>
    delay(1500);
 800c7b6:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800c7ba:	f000 feb1 	bl	800d520 <delay>
    setTorque(motor, 0.0f, 0.0f, 0.0f);
 800c7be:	ed9f 1a13 	vldr	s2, [pc, #76]	@ 800c80c <setZeroElecAngle+0x70>
 800c7c2:	eddf 0a12 	vldr	s1, [pc, #72]	@ 800c80c <setZeroElecAngle+0x70>
 800c7c6:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 800c80c <setZeroElecAngle+0x70>
 800c7ca:	6878      	ldr	r0, [r7, #4]
 800c7cc:	f001 f846 	bl	800d85c <setTorque>
    encoderUpdate(&motor->magEncoder);
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	4618      	mov	r0, r3
 800c7d4:	f7ff ff54 	bl	800c680 <encoderUpdate>
    motor->zeroElectricAngleOffSet = _normalizeAngle(motor->pole_pairs * motor->magEncoder.shaftAngle); // 
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c7de:	ee07 3a90 	vmov	s15, r3
 800c7e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	edd3 7a04 	vldr	s15, [r3, #16]
 800c7ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c7f0:	eeb0 0a67 	vmov.f32	s0, s15
 800c7f4:	f000 fce0 	bl	800d1b8 <_normalizeAngle>
 800c7f8:	eef0 7a40 	vmov.f32	s15, s0
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
}
 800c802:	bf00      	nop
 800c804:	3708      	adds	r7, #8
 800c806:	46bd      	mov	sp, r7
 800c808:	bd80      	pop	{r7, pc}
 800c80a:	bf00      	nop
 800c80c:	00000000 	.word	0x00000000

0800c810 <getElecAngle>:

void getElecAngle(FocMotor *motor)
{
 800c810:	b580      	push	{r7, lr}
 800c812:	b082      	sub	sp, #8
 800c814:	af00      	add	r7, sp, #0
 800c816:	6078      	str	r0, [r7, #4]
    motor->angle_el = _normalizeAngle(motor->pole_pairs * motor->magEncoder.shaftAngle - motor->zeroElectricAngleOffSet);
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c81e:	ee07 3a90 	vmov	s15, r3
 800c822:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	edd3 7a04 	vldr	s15, [r3, #16]
 800c82c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800c836:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c83a:	eeb0 0a67 	vmov.f32	s0, s15
 800c83e:	f000 fcbb 	bl	800d1b8 <_normalizeAngle>
 800c842:	eef0 7a40 	vmov.f32	s15, s0
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
}
 800c84c:	bf00      	nop
 800c84e:	3708      	adds	r7, #8
 800c850:	46bd      	mov	sp, r7
 800c852:	bd80      	pop	{r7, pc}

0800c854 <foc>:

static float velocityOpenloop(FocMotor *motor, float target_velocity);

void foc(FocMotor *motor, uint32_t adc_a, uint32_t adc_b)
{
 800c854:	b580      	push	{r7, lr}
 800c856:	b086      	sub	sp, #24
 800c858:	af00      	add	r7, sp, #0
 800c85a:	60f8      	str	r0, [r7, #12]
 800c85c:	60b9      	str	r1, [r7, #8]
 800c85e:	607a      	str	r2, [r7, #4]
    //     getCurrentOffsets(motor, adc_a, adc_b, 100);
    //     calibrateOffset = 1;
    // }
    // else
    // {
    getPhaseCurrents(motor, adc_a, adc_b);
 800c860:	687a      	ldr	r2, [r7, #4]
 800c862:	68b9      	ldr	r1, [r7, #8]
 800c864:	68f8      	ldr	r0, [r7, #12]
 800c866:	f7ff fdeb 	bl	800c440 <getPhaseCurrents>
    getABCurrents(motor);
 800c86a:	68f8      	ldr	r0, [r7, #12]
 800c86c:	f7ff fe7a 	bl	800c564 <getABCurrents>
    getDQCurrents(motor);
 800c870:	68f8      	ldr	r0, [r7, #12]
 800c872:	f7ff fe9d 	bl	800c5b0 <getDQCurrents>
    motor->Iq = lpfOperator(&motor->IqFilter, motor->Iq);
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	f503 728c 	add.w	r2, r3, #280	@ 0x118
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800c882:	eeb0 0a67 	vmov.f32	s0, s15
 800c886:	4610      	mov	r0, r2
 800c888:	f000 fb8c 	bl	800cfa4 <lpfOperator>
 800c88c:	eef0 7a40 	vmov.f32	s15, s0
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
    // if (elecAngle >= _2PI)
    //     elecAngle = 0;

    // setTorque(motor, 2, 0, elecAngle);

    encoderUpdate(&motor->magEncoder);
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	4618      	mov	r0, r3
 800c89a:	f7ff fef1 	bl	800c680 <encoderUpdate>
    getVelocity(&motor->magEncoder);
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	4618      	mov	r0, r3
 800c8a2:	f7ff ff43 	bl	800c72c <getVelocity>
    getElecAngle(motor);
 800c8a6:	68f8      	ldr	r0, [r7, #12]
 800c8a8:	f7ff ffb2 	bl	800c810 <getElecAngle>
    float IqRef;
    switch (motor->controlType)
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800c8b2:	2b02      	cmp	r3, #2
 800c8b4:	f000 809d 	beq.w	800c9f2 <foc+0x19e>
 800c8b8:	2b02      	cmp	r3, #2
 800c8ba:	f300 80d0 	bgt.w	800ca5e <foc+0x20a>
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d002      	beq.n	800c8c8 <foc+0x74>
 800c8c2:	2b01      	cmp	r3, #1
 800c8c4:	d056      	beq.n	800c974 <foc+0x120>
    // getDQCurrents(motor);
    // getDQVoltages(motor);
    // getABVoltages(motor);
    // setSVPWM(motor);
    // }
}
 800c8c6:	e0ca      	b.n	800ca5e <foc+0x20a>
        if (motor->torqueType == VOLTAGE)
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d12b      	bne.n	800c92a <foc+0xd6>
            motor->target = _constrain(motor->target, -UqMAX, UqMAX);
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c8d8:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 800ca68 <foc+0x214>
 800c8dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c8e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8e4:	d501      	bpl.n	800c8ea <foc+0x96>
 800c8e6:	4b61      	ldr	r3, [pc, #388]	@ (800ca6c <foc+0x218>)
 800c8e8:	e00d      	b.n	800c906 <foc+0xb2>
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c8f0:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 800ca70 <foc+0x21c>
 800c8f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c8f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8fc:	dd01      	ble.n	800c902 <foc+0xae>
 800c8fe:	4b5d      	ldr	r3, [pc, #372]	@ (800ca74 <foc+0x220>)
 800c900:	e001      	b.n	800c906 <foc+0xb2>
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c906:	68fa      	ldr	r2, [r7, #12]
 800c908:	62d3      	str	r3, [r2, #44]	@ 0x2c
            setTorque(motor, motor->target, 0, motor->angle_el);
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 800c916:	eeb0 1a47 	vmov.f32	s2, s14
 800c91a:	eddf 0a57 	vldr	s1, [pc, #348]	@ 800ca78 <foc+0x224>
 800c91e:	eeb0 0a67 	vmov.f32	s0, s15
 800c922:	68f8      	ldr	r0, [r7, #12]
 800c924:	f000 ff9a 	bl	800d85c <setTorque>
        break;
 800c928:	e099      	b.n	800ca5e <foc+0x20a>
            motor->Uq = pidOperator(&motor->currentPID, motor->target - motor->Iq);
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	f103 02ac 	add.w	r2, r3, #172	@ 0xac
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800c93c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c940:	eeb0 0a67 	vmov.f32	s0, s15
 800c944:	4610      	mov	r0, r2
 800c946:	f000 fcfb 	bl	800d340 <pidOperator>
 800c94a:	eef0 7a40 	vmov.f32	s15, s0
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	edc3 7a4a 	vstr	s15, [r3, #296]	@ 0x128
            setTorque(motor, motor->Uq, 0, motor->angle_el);
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 800c960:	eeb0 1a47 	vmov.f32	s2, s14
 800c964:	eddf 0a44 	vldr	s1, [pc, #272]	@ 800ca78 <foc+0x224>
 800c968:	eeb0 0a67 	vmov.f32	s0, s15
 800c96c:	68f8      	ldr	r0, [r7, #12]
 800c96e:	f000 ff75 	bl	800d85c <setTorque>
        break;
 800c972:	e074      	b.n	800ca5e <foc+0x20a>
        float velocityErr = (motor->target - motor->magEncoder.velocity) * 180 * _PI;
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	edd3 7a06 	vldr	s15, [r3, #24]
 800c980:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c984:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 800ca7c <foc+0x228>
 800c988:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c98c:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 800ca80 <foc+0x22c>
 800c990:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c994:	edc7 7a04 	vstr	s15, [r7, #16]
        IqRef = pidOperator(&motor->velocityPID, velocityErr);
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	33d0      	adds	r3, #208	@ 0xd0
 800c99c:	ed97 0a04 	vldr	s0, [r7, #16]
 800c9a0:	4618      	mov	r0, r3
 800c9a2:	f000 fccd 	bl	800d340 <pidOperator>
 800c9a6:	ed87 0a05 	vstr	s0, [r7, #20]
        motor->Uq = pidOperator(&motor->currentPID, IqRef - motor->Iq);
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	f103 02ac 	add.w	r2, r3, #172	@ 0xac
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800c9b6:	ed97 7a05 	vldr	s14, [r7, #20]
 800c9ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c9be:	eeb0 0a67 	vmov.f32	s0, s15
 800c9c2:	4610      	mov	r0, r2
 800c9c4:	f000 fcbc 	bl	800d340 <pidOperator>
 800c9c8:	eef0 7a40 	vmov.f32	s15, s0
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	edc3 7a4a 	vstr	s15, [r3, #296]	@ 0x128
        setTorque(motor, motor->Uq, 0, motor->angle_el);
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 800c9de:	eeb0 1a47 	vmov.f32	s2, s14
 800c9e2:	eddf 0a25 	vldr	s1, [pc, #148]	@ 800ca78 <foc+0x224>
 800c9e6:	eeb0 0a67 	vmov.f32	s0, s15
 800c9ea:	68f8      	ldr	r0, [r7, #12]
 800c9ec:	f000 ff36 	bl	800d85c <setTorque>
        break;
 800c9f0:	e035      	b.n	800ca5e <foc+0x20a>
        IqRef = pidOperator(&motor->velocityPID, motor->target - motor->magEncoder.fullAngle);
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	f103 02d0 	add.w	r2, r3, #208	@ 0xd0
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	edd3 7a05 	vldr	s15, [r3, #20]
 800ca04:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ca08:	eeb0 0a67 	vmov.f32	s0, s15
 800ca0c:	4610      	mov	r0, r2
 800ca0e:	f000 fc97 	bl	800d340 <pidOperator>
 800ca12:	ed87 0a05 	vstr	s0, [r7, #20]
        motor->Uq = pidOperator(&motor->currentPID, IqRef - motor->Iq);
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	f103 02ac 	add.w	r2, r3, #172	@ 0xac
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800ca22:	ed97 7a05 	vldr	s14, [r7, #20]
 800ca26:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ca2a:	eeb0 0a67 	vmov.f32	s0, s15
 800ca2e:	4610      	mov	r0, r2
 800ca30:	f000 fc86 	bl	800d340 <pidOperator>
 800ca34:	eef0 7a40 	vmov.f32	s15, s0
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	edc3 7a4a 	vstr	s15, [r3, #296]	@ 0x128
        setTorque(motor, motor->Uq, 0, motor->angle_el);
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 800ca4a:	eeb0 1a47 	vmov.f32	s2, s14
 800ca4e:	eddf 0a0a 	vldr	s1, [pc, #40]	@ 800ca78 <foc+0x224>
 800ca52:	eeb0 0a67 	vmov.f32	s0, s15
 800ca56:	68f8      	ldr	r0, [r7, #12]
 800ca58:	f000 ff00 	bl	800d85c <setTorque>
        break;
 800ca5c:	bf00      	nop
}
 800ca5e:	bf00      	nop
 800ca60:	3718      	adds	r7, #24
 800ca62:	46bd      	mov	sp, r7
 800ca64:	bd80      	pop	{r7, pc}
 800ca66:	bf00      	nop
 800ca68:	c0ddb3d7 	.word	0xc0ddb3d7
 800ca6c:	c0ddb3d7 	.word	0xc0ddb3d7
 800ca70:	40ddb3d7 	.word	0x40ddb3d7
 800ca74:	40ddb3d7 	.word	0x40ddb3d7
 800ca78:	00000000 	.word	0x00000000
 800ca7c:	43340000 	.word	0x43340000
 800ca80:	40490fdb 	.word	0x40490fdb

0800ca84 <getKeyFlags>:
#include "key.h"

static KeyStruct keyStruct[KEY_NUM];

uint getKeyFlags()
{
 800ca84:	b580      	push	{r7, lr}
 800ca86:	af00      	add	r7, sp, #0
    static uint keyFlagsBak; // back up keyflags for filtering
    static uchar filterCnt;
    static Byte flags;       // real time key flags with bits operation
    static uint keyFlagsBuf; // return key flags after filtering

    flags.byte = 0;
 800ca88:	4b3b      	ldr	r3, [pc, #236]	@ (800cb78 <getKeyFlags+0xf4>)
 800ca8a:	2200      	movs	r2, #0
 800ca8c:	701a      	strb	r2, [r3, #0]

    // when IO been multiplexed
    if (HAL_GPIO_ReadPin(SW_PORT, SW1_PIN) == 1)
 800ca8e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800ca92:	483a      	ldr	r0, [pc, #232]	@ (800cb7c <getKeyFlags+0xf8>)
 800ca94:	f7f9 ff9c 	bl	80069d0 <HAL_GPIO_ReadPin>
 800ca98:	4603      	mov	r3, r0
 800ca9a:	2b01      	cmp	r3, #1
 800ca9c:	d104      	bne.n	800caa8 <getKeyFlags+0x24>
    {
        flags.bits.b0 = 1; // SW1
 800ca9e:	4a36      	ldr	r2, [pc, #216]	@ (800cb78 <getKeyFlags+0xf4>)
 800caa0:	7813      	ldrb	r3, [r2, #0]
 800caa2:	f043 0301 	orr.w	r3, r3, #1
 800caa6:	7013      	strb	r3, [r2, #0]
    }

    if (HAL_GPIO_ReadPin(SW_PORT, SW2_PIN) == 1)
 800caa8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800caac:	4833      	ldr	r0, [pc, #204]	@ (800cb7c <getKeyFlags+0xf8>)
 800caae:	f7f9 ff8f 	bl	80069d0 <HAL_GPIO_ReadPin>
 800cab2:	4603      	mov	r3, r0
 800cab4:	2b01      	cmp	r3, #1
 800cab6:	d104      	bne.n	800cac2 <getKeyFlags+0x3e>
    {
        flags.bits.b1 = 1; // SW2
 800cab8:	4a2f      	ldr	r2, [pc, #188]	@ (800cb78 <getKeyFlags+0xf4>)
 800caba:	7813      	ldrb	r3, [r2, #0]
 800cabc:	f043 0302 	orr.w	r3, r3, #2
 800cac0:	7013      	strb	r3, [r2, #0]
    }

    if (HAL_GPIO_ReadPin(SW_PORT, SW3_PIN) == 1)
 800cac2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800cac6:	482d      	ldr	r0, [pc, #180]	@ (800cb7c <getKeyFlags+0xf8>)
 800cac8:	f7f9 ff82 	bl	80069d0 <HAL_GPIO_ReadPin>
 800cacc:	4603      	mov	r3, r0
 800cace:	2b01      	cmp	r3, #1
 800cad0:	d104      	bne.n	800cadc <getKeyFlags+0x58>
    {
        flags.bits.b2 = 1; // SW3
 800cad2:	4a29      	ldr	r2, [pc, #164]	@ (800cb78 <getKeyFlags+0xf4>)
 800cad4:	7813      	ldrb	r3, [r2, #0]
 800cad6:	f043 0304 	orr.w	r3, r3, #4
 800cada:	7013      	strb	r3, [r2, #0]
    }

    if (flags.byte == keyFlagsBak)
 800cadc:	4b26      	ldr	r3, [pc, #152]	@ (800cb78 <getKeyFlags+0xf4>)
 800cade:	781b      	ldrb	r3, [r3, #0]
 800cae0:	461a      	mov	r2, r3
 800cae2:	4b27      	ldr	r3, [pc, #156]	@ (800cb80 <getKeyFlags+0xfc>)
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	429a      	cmp	r2, r3
 800cae8:	d13c      	bne.n	800cb64 <getKeyFlags+0xe0>
    {
        if (flags.bits.b0)
 800caea:	4b23      	ldr	r3, [pc, #140]	@ (800cb78 <getKeyFlags+0xf4>)
 800caec:	781b      	ldrb	r3, [r3, #0]
 800caee:	f003 0301 	and.w	r3, r3, #1
 800caf2:	b2db      	uxtb	r3, r3
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d006      	beq.n	800cb06 <getKeyFlags+0x82>
            keyFlagsBuf |= 1;
 800caf8:	4b22      	ldr	r3, [pc, #136]	@ (800cb84 <getKeyFlags+0x100>)
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	f043 0301 	orr.w	r3, r3, #1
 800cb00:	4a20      	ldr	r2, [pc, #128]	@ (800cb84 <getKeyFlags+0x100>)
 800cb02:	6013      	str	r3, [r2, #0]
 800cb04:	e005      	b.n	800cb12 <getKeyFlags+0x8e>
        else
            keyFlagsBuf &= ~1;
 800cb06:	4b1f      	ldr	r3, [pc, #124]	@ (800cb84 <getKeyFlags+0x100>)
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	f023 0301 	bic.w	r3, r3, #1
 800cb0e:	4a1d      	ldr	r2, [pc, #116]	@ (800cb84 <getKeyFlags+0x100>)
 800cb10:	6013      	str	r3, [r2, #0]

        if (flags.bits.b1)
 800cb12:	4b19      	ldr	r3, [pc, #100]	@ (800cb78 <getKeyFlags+0xf4>)
 800cb14:	781b      	ldrb	r3, [r3, #0]
 800cb16:	f003 0302 	and.w	r3, r3, #2
 800cb1a:	b2db      	uxtb	r3, r3
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d006      	beq.n	800cb2e <getKeyFlags+0xaa>
            keyFlagsBuf |= 1 << 1;
 800cb20:	4b18      	ldr	r3, [pc, #96]	@ (800cb84 <getKeyFlags+0x100>)
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	f043 0302 	orr.w	r3, r3, #2
 800cb28:	4a16      	ldr	r2, [pc, #88]	@ (800cb84 <getKeyFlags+0x100>)
 800cb2a:	6013      	str	r3, [r2, #0]
 800cb2c:	e005      	b.n	800cb3a <getKeyFlags+0xb6>
        else
            keyFlagsBuf &= ~(1 << 1);
 800cb2e:	4b15      	ldr	r3, [pc, #84]	@ (800cb84 <getKeyFlags+0x100>)
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	f023 0302 	bic.w	r3, r3, #2
 800cb36:	4a13      	ldr	r2, [pc, #76]	@ (800cb84 <getKeyFlags+0x100>)
 800cb38:	6013      	str	r3, [r2, #0]

        if (flags.bits.b2)
 800cb3a:	4b0f      	ldr	r3, [pc, #60]	@ (800cb78 <getKeyFlags+0xf4>)
 800cb3c:	781b      	ldrb	r3, [r3, #0]
 800cb3e:	f003 0304 	and.w	r3, r3, #4
 800cb42:	b2db      	uxtb	r3, r3
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d006      	beq.n	800cb56 <getKeyFlags+0xd2>
            keyFlagsBuf |= 1 << 2;
 800cb48:	4b0e      	ldr	r3, [pc, #56]	@ (800cb84 <getKeyFlags+0x100>)
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	f043 0304 	orr.w	r3, r3, #4
 800cb50:	4a0c      	ldr	r2, [pc, #48]	@ (800cb84 <getKeyFlags+0x100>)
 800cb52:	6013      	str	r3, [r2, #0]
 800cb54:	e00b      	b.n	800cb6e <getKeyFlags+0xea>
        else
            keyFlagsBuf &= ~(1 << 2);
 800cb56:	4b0b      	ldr	r3, [pc, #44]	@ (800cb84 <getKeyFlags+0x100>)
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	f023 0304 	bic.w	r3, r3, #4
 800cb5e:	4a09      	ldr	r2, [pc, #36]	@ (800cb84 <getKeyFlags+0x100>)
 800cb60:	6013      	str	r3, [r2, #0]
 800cb62:	e004      	b.n	800cb6e <getKeyFlags+0xea>
    }
    else
    {
        keyFlagsBak = flags.byte;
 800cb64:	4b04      	ldr	r3, [pc, #16]	@ (800cb78 <getKeyFlags+0xf4>)
 800cb66:	781b      	ldrb	r3, [r3, #0]
 800cb68:	461a      	mov	r2, r3
 800cb6a:	4b05      	ldr	r3, [pc, #20]	@ (800cb80 <getKeyFlags+0xfc>)
 800cb6c:	601a      	str	r2, [r3, #0]
    }
#if DEBUG_KEY
    // displayStuff = keyFlagsBuf;
#endif

    return keyFlagsBuf;
 800cb6e:	4b05      	ldr	r3, [pc, #20]	@ (800cb84 <getKeyFlags+0x100>)
 800cb70:	681b      	ldr	r3, [r3, #0]
}
 800cb72:	4618      	mov	r0, r3
 800cb74:	bd80      	pop	{r7, pc}
 800cb76:	bf00      	nop
 800cb78:	200008fc 	.word	0x200008fc
 800cb7c:	48000800 	.word	0x48000800
 800cb80:	20000900 	.word	0x20000900
 800cb84:	20000904 	.word	0x20000904

0800cb88 <keyScan>:

void keyScan()
{
 800cb88:	b580      	push	{r7, lr}
 800cb8a:	b082      	sub	sp, #8
 800cb8c:	af00      	add	r7, sp, #0

    uint keyFlags;

    keyFlags = getKeyFlags();
 800cb8e:	f7ff ff79 	bl	800ca84 <getKeyFlags>
 800cb92:	6038      	str	r0, [r7, #0]

    if (keyFlags == 0)
 800cb94:	683b      	ldr	r3, [r7, #0]
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d13b      	bne.n	800cc12 <keyScan+0x8a>
    {
        uchar i;
        for (i = 0; i < KEY_NUM; i++)
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	71fb      	strb	r3, [r7, #7]
 800cb9e:	e035      	b.n	800cc0c <keyScan+0x84>
        {
            if (keyStruct[i].keyType == LONG_WITH_SHORT && keyStruct[i].trigCnt > 0)
 800cba0:	79fa      	ldrb	r2, [r7, #7]
 800cba2:	4992      	ldr	r1, [pc, #584]	@ (800cdec <keyScan+0x264>)
 800cba4:	4613      	mov	r3, r2
 800cba6:	005b      	lsls	r3, r3, #1
 800cba8:	4413      	add	r3, r2
 800cbaa:	009b      	lsls	r3, r3, #2
 800cbac:	440b      	add	r3, r1
 800cbae:	781b      	ldrb	r3, [r3, #0]
 800cbb0:	2b01      	cmp	r3, #1
 800cbb2:	d114      	bne.n	800cbde <keyScan+0x56>
 800cbb4:	79fa      	ldrb	r2, [r7, #7]
 800cbb6:	498d      	ldr	r1, [pc, #564]	@ (800cdec <keyScan+0x264>)
 800cbb8:	4613      	mov	r3, r2
 800cbba:	005b      	lsls	r3, r3, #1
 800cbbc:	4413      	add	r3, r2
 800cbbe:	009b      	lsls	r3, r3, #2
 800cbc0:	440b      	add	r3, r1
 800cbc2:	3304      	adds	r3, #4
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d009      	beq.n	800cbde <keyScan+0x56>
            {
                keyStruct[i].trigType = TRIG_SHORT;
 800cbca:	79fa      	ldrb	r2, [r7, #7]
 800cbcc:	4987      	ldr	r1, [pc, #540]	@ (800cdec <keyScan+0x264>)
 800cbce:	4613      	mov	r3, r2
 800cbd0:	005b      	lsls	r3, r3, #1
 800cbd2:	4413      	add	r3, r2
 800cbd4:	009b      	lsls	r3, r3, #2
 800cbd6:	440b      	add	r3, r1
 800cbd8:	3308      	adds	r3, #8
 800cbda:	2201      	movs	r2, #1
 800cbdc:	701a      	strb	r2, [r3, #0]
            }
            keyStruct[i].trigCnt = 0;
 800cbde:	79fa      	ldrb	r2, [r7, #7]
 800cbe0:	4982      	ldr	r1, [pc, #520]	@ (800cdec <keyScan+0x264>)
 800cbe2:	4613      	mov	r3, r2
 800cbe4:	005b      	lsls	r3, r3, #1
 800cbe6:	4413      	add	r3, r2
 800cbe8:	009b      	lsls	r3, r3, #2
 800cbea:	440b      	add	r3, r1
 800cbec:	3304      	adds	r3, #4
 800cbee:	2200      	movs	r2, #0
 800cbf0:	601a      	str	r2, [r3, #0]
            keyStruct[i].preKeyValue = NO_TRIG;
 800cbf2:	79fa      	ldrb	r2, [r7, #7]
 800cbf4:	497d      	ldr	r1, [pc, #500]	@ (800cdec <keyScan+0x264>)
 800cbf6:	4613      	mov	r3, r2
 800cbf8:	005b      	lsls	r3, r3, #1
 800cbfa:	4413      	add	r3, r2
 800cbfc:	009b      	lsls	r3, r3, #2
 800cbfe:	440b      	add	r3, r1
 800cc00:	3309      	adds	r3, #9
 800cc02:	2200      	movs	r2, #0
 800cc04:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < KEY_NUM; i++)
 800cc06:	79fb      	ldrb	r3, [r7, #7]
 800cc08:	3301      	adds	r3, #1
 800cc0a:	71fb      	strb	r3, [r7, #7]
 800cc0c:	79fb      	ldrb	r3, [r7, #7]
 800cc0e:	2b03      	cmp	r3, #3
 800cc10:	d9c6      	bls.n	800cba0 <keyScan+0x18>
    //                keyStruct[0].trigType = keyStruct[1].preKeyValue;
    //            }
    //        }
    //    }

    if (keyStruct[1].preKeyValue == NO_TRIG)
 800cc12:	4b76      	ldr	r3, [pc, #472]	@ (800cdec <keyScan+0x264>)
 800cc14:	7d5b      	ldrb	r3, [r3, #21]
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d131      	bne.n	800cc7e <keyScan+0xf6>
    {
        if (keyFlags == K(1))
 800cc1a:	683b      	ldr	r3, [r7, #0]
 800cc1c:	2b01      	cmp	r3, #1
 800cc1e:	d15d      	bne.n	800ccdc <keyScan+0x154>
        {
            if (keyStruct[1].preKeyValue == NO_TRIG)
 800cc20:	4b72      	ldr	r3, [pc, #456]	@ (800cdec <keyScan+0x264>)
 800cc22:	7d5b      	ldrb	r3, [r3, #21]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d159      	bne.n	800ccdc <keyScan+0x154>
            {
                if (keyStruct[1].keyType == SHORT || keyStruct[1].keyType == CONTINUOUS)
 800cc28:	4b70      	ldr	r3, [pc, #448]	@ (800cdec <keyScan+0x264>)
 800cc2a:	7b1b      	ldrb	r3, [r3, #12]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d003      	beq.n	800cc38 <keyScan+0xb0>
 800cc30:	4b6e      	ldr	r3, [pc, #440]	@ (800cdec <keyScan+0x264>)
 800cc32:	7b1b      	ldrb	r3, [r3, #12]
 800cc34:	2b02      	cmp	r3, #2
 800cc36:	d106      	bne.n	800cc46 <keyScan+0xbe>
                {
                    keyStruct[1].trigType = TRIG_SHORT;
 800cc38:	4b6c      	ldr	r3, [pc, #432]	@ (800cdec <keyScan+0x264>)
 800cc3a:	2201      	movs	r2, #1
 800cc3c:	751a      	strb	r2, [r3, #20]
                    keyStruct[1].preKeyValue = TRIG_SHORT;
 800cc3e:	4b6b      	ldr	r3, [pc, #428]	@ (800cdec <keyScan+0x264>)
 800cc40:	2201      	movs	r2, #1
 800cc42:	755a      	strb	r2, [r3, #21]
 800cc44:	e04a      	b.n	800ccdc <keyScan+0x154>
                }
                else if (keyStruct[1].keyType == LONG_WITH_SHORT || keyStruct[1].keyType == LONG)
 800cc46:	4b69      	ldr	r3, [pc, #420]	@ (800cdec <keyScan+0x264>)
 800cc48:	7b1b      	ldrb	r3, [r3, #12]
 800cc4a:	2b01      	cmp	r3, #1
 800cc4c:	d003      	beq.n	800cc56 <keyScan+0xce>
 800cc4e:	4b67      	ldr	r3, [pc, #412]	@ (800cdec <keyScan+0x264>)
 800cc50:	7b1b      	ldrb	r3, [r3, #12]
 800cc52:	2b03      	cmp	r3, #3
 800cc54:	d142      	bne.n	800ccdc <keyScan+0x154>
                {
                    if (++keyStruct[1].trigCnt >= KEY1_LONG_CNT)
 800cc56:	4b65      	ldr	r3, [pc, #404]	@ (800cdec <keyScan+0x264>)
 800cc58:	691b      	ldr	r3, [r3, #16]
 800cc5a:	3301      	adds	r3, #1
 800cc5c:	4a63      	ldr	r2, [pc, #396]	@ (800cdec <keyScan+0x264>)
 800cc5e:	6113      	str	r3, [r2, #16]
 800cc60:	4b62      	ldr	r3, [pc, #392]	@ (800cdec <keyScan+0x264>)
 800cc62:	691b      	ldr	r3, [r3, #16]
 800cc64:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800cc68:	d338      	bcc.n	800ccdc <keyScan+0x154>
                    {
                        keyStruct[1].trigCnt = 0;
 800cc6a:	4b60      	ldr	r3, [pc, #384]	@ (800cdec <keyScan+0x264>)
 800cc6c:	2200      	movs	r2, #0
 800cc6e:	611a      	str	r2, [r3, #16]
                        keyStruct[1].trigType = TRIG_LONG;
 800cc70:	4b5e      	ldr	r3, [pc, #376]	@ (800cdec <keyScan+0x264>)
 800cc72:	2202      	movs	r2, #2
 800cc74:	751a      	strb	r2, [r3, #20]
                        keyStruct[1].preKeyValue = TRIG_LONG;
 800cc76:	4b5d      	ldr	r3, [pc, #372]	@ (800cdec <keyScan+0x264>)
 800cc78:	2202      	movs	r2, #2
 800cc7a:	755a      	strb	r2, [r3, #21]
 800cc7c:	e02e      	b.n	800ccdc <keyScan+0x154>
                    }
                }
            }
        }
    }
    else if (keyStruct[1].keyType == CONTINUOUS)
 800cc7e:	4b5b      	ldr	r3, [pc, #364]	@ (800cdec <keyScan+0x264>)
 800cc80:	7b1b      	ldrb	r3, [r3, #12]
 800cc82:	2b02      	cmp	r3, #2
 800cc84:	d12a      	bne.n	800ccdc <keyScan+0x154>
    {
        if (keyStruct[1].preKeyValue == TRIG_SHORT) // short key
 800cc86:	4b59      	ldr	r3, [pc, #356]	@ (800cdec <keyScan+0x264>)
 800cc88:	7d5b      	ldrb	r3, [r3, #21]
 800cc8a:	2b01      	cmp	r3, #1
 800cc8c:	d112      	bne.n	800ccb4 <keyScan+0x12c>
        {
            if (++keyStruct[1].trigCnt >= CONTINUOUS_TRIG_CNT)
 800cc8e:	4b57      	ldr	r3, [pc, #348]	@ (800cdec <keyScan+0x264>)
 800cc90:	691b      	ldr	r3, [r3, #16]
 800cc92:	3301      	adds	r3, #1
 800cc94:	4a55      	ldr	r2, [pc, #340]	@ (800cdec <keyScan+0x264>)
 800cc96:	6113      	str	r3, [r2, #16]
 800cc98:	4b54      	ldr	r3, [pc, #336]	@ (800cdec <keyScan+0x264>)
 800cc9a:	691b      	ldr	r3, [r3, #16]
 800cc9c:	2b63      	cmp	r3, #99	@ 0x63
 800cc9e:	d91d      	bls.n	800ccdc <keyScan+0x154>
            {
                keyStruct[1].trigCnt = 0;
 800cca0:	4b52      	ldr	r3, [pc, #328]	@ (800cdec <keyScan+0x264>)
 800cca2:	2200      	movs	r2, #0
 800cca4:	611a      	str	r2, [r3, #16]
                keyStruct[1].trigType = TRIG_LONG; // long
 800cca6:	4b51      	ldr	r3, [pc, #324]	@ (800cdec <keyScan+0x264>)
 800cca8:	2202      	movs	r2, #2
 800ccaa:	751a      	strb	r2, [r3, #20]
                keyStruct[1].preKeyValue = TRIG_LONG;
 800ccac:	4b4f      	ldr	r3, [pc, #316]	@ (800cdec <keyScan+0x264>)
 800ccae:	2202      	movs	r2, #2
 800ccb0:	755a      	strb	r2, [r3, #21]
 800ccb2:	e013      	b.n	800ccdc <keyScan+0x154>
            }
        }
        else if (keyStruct[1].preKeyValue == TRIG_LONG) // long key
 800ccb4:	4b4d      	ldr	r3, [pc, #308]	@ (800cdec <keyScan+0x264>)
 800ccb6:	7d5b      	ldrb	r3, [r3, #21]
 800ccb8:	2b02      	cmp	r3, #2
 800ccba:	d10f      	bne.n	800ccdc <keyScan+0x154>
        {
            if (++keyStruct[1].trigCnt >= CONTINUOUS_INTEVAL)
 800ccbc:	4b4b      	ldr	r3, [pc, #300]	@ (800cdec <keyScan+0x264>)
 800ccbe:	691b      	ldr	r3, [r3, #16]
 800ccc0:	3301      	adds	r3, #1
 800ccc2:	4a4a      	ldr	r2, [pc, #296]	@ (800cdec <keyScan+0x264>)
 800ccc4:	6113      	str	r3, [r2, #16]
 800ccc6:	4b49      	ldr	r3, [pc, #292]	@ (800cdec <keyScan+0x264>)
 800ccc8:	691b      	ldr	r3, [r3, #16]
 800ccca:	2b27      	cmp	r3, #39	@ 0x27
 800cccc:	d906      	bls.n	800ccdc <keyScan+0x154>
            {
                keyStruct[1].trigCnt = 0;
 800ccce:	4b47      	ldr	r3, [pc, #284]	@ (800cdec <keyScan+0x264>)
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	611a      	str	r2, [r3, #16]
                keyStruct[1].trigType = keyStruct[1].preKeyValue;
 800ccd4:	4b45      	ldr	r3, [pc, #276]	@ (800cdec <keyScan+0x264>)
 800ccd6:	7d5a      	ldrb	r2, [r3, #21]
 800ccd8:	4b44      	ldr	r3, [pc, #272]	@ (800cdec <keyScan+0x264>)
 800ccda:	751a      	strb	r2, [r3, #20]
            }
        }
    }

    if (keyStruct[2].preKeyValue == NO_TRIG)
 800ccdc:	4b43      	ldr	r3, [pc, #268]	@ (800cdec <keyScan+0x264>)
 800ccde:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d131      	bne.n	800cd4a <keyScan+0x1c2>
    {
        if (keyFlags == K(2))
 800cce6:	683b      	ldr	r3, [r7, #0]
 800cce8:	2b02      	cmp	r3, #2
 800ccea:	d163      	bne.n	800cdb4 <keyScan+0x22c>
        {

            if (keyStruct[2].keyType == SHORT || keyStruct[2].keyType == CONTINUOUS)
 800ccec:	4b3f      	ldr	r3, [pc, #252]	@ (800cdec <keyScan+0x264>)
 800ccee:	7e1b      	ldrb	r3, [r3, #24]
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d003      	beq.n	800ccfc <keyScan+0x174>
 800ccf4:	4b3d      	ldr	r3, [pc, #244]	@ (800cdec <keyScan+0x264>)
 800ccf6:	7e1b      	ldrb	r3, [r3, #24]
 800ccf8:	2b02      	cmp	r3, #2
 800ccfa:	d108      	bne.n	800cd0e <keyScan+0x186>
            {
                keyStruct[2].trigType = TRIG_SHORT;
 800ccfc:	4b3b      	ldr	r3, [pc, #236]	@ (800cdec <keyScan+0x264>)
 800ccfe:	2201      	movs	r2, #1
 800cd00:	f883 2020 	strb.w	r2, [r3, #32]
                keyStruct[2].preKeyValue = TRIG_SHORT;
 800cd04:	4b39      	ldr	r3, [pc, #228]	@ (800cdec <keyScan+0x264>)
 800cd06:	2201      	movs	r2, #1
 800cd08:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 800cd0c:	e052      	b.n	800cdb4 <keyScan+0x22c>
            }
            else if (keyStruct[2].keyType == LONG_WITH_SHORT || keyStruct[2].keyType == LONG)
 800cd0e:	4b37      	ldr	r3, [pc, #220]	@ (800cdec <keyScan+0x264>)
 800cd10:	7e1b      	ldrb	r3, [r3, #24]
 800cd12:	2b01      	cmp	r3, #1
 800cd14:	d003      	beq.n	800cd1e <keyScan+0x196>
 800cd16:	4b35      	ldr	r3, [pc, #212]	@ (800cdec <keyScan+0x264>)
 800cd18:	7e1b      	ldrb	r3, [r3, #24]
 800cd1a:	2b03      	cmp	r3, #3
 800cd1c:	d14a      	bne.n	800cdb4 <keyScan+0x22c>
            {
                if (++keyStruct[2].trigCnt >= KEY2_LONG_CNT)
 800cd1e:	4b33      	ldr	r3, [pc, #204]	@ (800cdec <keyScan+0x264>)
 800cd20:	69db      	ldr	r3, [r3, #28]
 800cd22:	3301      	adds	r3, #1
 800cd24:	4a31      	ldr	r2, [pc, #196]	@ (800cdec <keyScan+0x264>)
 800cd26:	61d3      	str	r3, [r2, #28]
 800cd28:	4b30      	ldr	r3, [pc, #192]	@ (800cdec <keyScan+0x264>)
 800cd2a:	69db      	ldr	r3, [r3, #28]
 800cd2c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800cd30:	d340      	bcc.n	800cdb4 <keyScan+0x22c>
                {
                    keyStruct[2].trigCnt = 0;
 800cd32:	4b2e      	ldr	r3, [pc, #184]	@ (800cdec <keyScan+0x264>)
 800cd34:	2200      	movs	r2, #0
 800cd36:	61da      	str	r2, [r3, #28]
                    keyStruct[2].trigType = TRIG_LONG;
 800cd38:	4b2c      	ldr	r3, [pc, #176]	@ (800cdec <keyScan+0x264>)
 800cd3a:	2202      	movs	r2, #2
 800cd3c:	f883 2020 	strb.w	r2, [r3, #32]
                    keyStruct[2].preKeyValue = TRIG_LONG;
 800cd40:	4b2a      	ldr	r3, [pc, #168]	@ (800cdec <keyScan+0x264>)
 800cd42:	2202      	movs	r2, #2
 800cd44:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 800cd48:	e034      	b.n	800cdb4 <keyScan+0x22c>
                }
            }
        }
    }
    else if (keyStruct[2].keyType == CONTINUOUS)
 800cd4a:	4b28      	ldr	r3, [pc, #160]	@ (800cdec <keyScan+0x264>)
 800cd4c:	7e1b      	ldrb	r3, [r3, #24]
 800cd4e:	2b02      	cmp	r3, #2
 800cd50:	d130      	bne.n	800cdb4 <keyScan+0x22c>
    {
        if (keyStruct[2].preKeyValue == TRIG_SHORT) // short key
 800cd52:	4b26      	ldr	r3, [pc, #152]	@ (800cdec <keyScan+0x264>)
 800cd54:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800cd58:	2b01      	cmp	r3, #1
 800cd5a:	d114      	bne.n	800cd86 <keyScan+0x1fe>
        {
            if (++keyStruct[2].trigCnt >= CONTINUOUS_TRIG_CNT)
 800cd5c:	4b23      	ldr	r3, [pc, #140]	@ (800cdec <keyScan+0x264>)
 800cd5e:	69db      	ldr	r3, [r3, #28]
 800cd60:	3301      	adds	r3, #1
 800cd62:	4a22      	ldr	r2, [pc, #136]	@ (800cdec <keyScan+0x264>)
 800cd64:	61d3      	str	r3, [r2, #28]
 800cd66:	4b21      	ldr	r3, [pc, #132]	@ (800cdec <keyScan+0x264>)
 800cd68:	69db      	ldr	r3, [r3, #28]
 800cd6a:	2b63      	cmp	r3, #99	@ 0x63
 800cd6c:	d922      	bls.n	800cdb4 <keyScan+0x22c>
            {
                keyStruct[2].trigCnt = 0;
 800cd6e:	4b1f      	ldr	r3, [pc, #124]	@ (800cdec <keyScan+0x264>)
 800cd70:	2200      	movs	r2, #0
 800cd72:	61da      	str	r2, [r3, #28]
                keyStruct[2].trigType = TRIG_LONG; // long
 800cd74:	4b1d      	ldr	r3, [pc, #116]	@ (800cdec <keyScan+0x264>)
 800cd76:	2202      	movs	r2, #2
 800cd78:	f883 2020 	strb.w	r2, [r3, #32]
                keyStruct[2].preKeyValue = TRIG_LONG;
 800cd7c:	4b1b      	ldr	r3, [pc, #108]	@ (800cdec <keyScan+0x264>)
 800cd7e:	2202      	movs	r2, #2
 800cd80:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 800cd84:	e016      	b.n	800cdb4 <keyScan+0x22c>
            }
        }
        else if (keyStruct[2].preKeyValue == TRIG_LONG) // long key
 800cd86:	4b19      	ldr	r3, [pc, #100]	@ (800cdec <keyScan+0x264>)
 800cd88:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800cd8c:	2b02      	cmp	r3, #2
 800cd8e:	d111      	bne.n	800cdb4 <keyScan+0x22c>
        {
            if (++keyStruct[2].trigCnt >= CONTINUOUS_INTEVAL)
 800cd90:	4b16      	ldr	r3, [pc, #88]	@ (800cdec <keyScan+0x264>)
 800cd92:	69db      	ldr	r3, [r3, #28]
 800cd94:	3301      	adds	r3, #1
 800cd96:	4a15      	ldr	r2, [pc, #84]	@ (800cdec <keyScan+0x264>)
 800cd98:	61d3      	str	r3, [r2, #28]
 800cd9a:	4b14      	ldr	r3, [pc, #80]	@ (800cdec <keyScan+0x264>)
 800cd9c:	69db      	ldr	r3, [r3, #28]
 800cd9e:	2b27      	cmp	r3, #39	@ 0x27
 800cda0:	d908      	bls.n	800cdb4 <keyScan+0x22c>
            {
                keyStruct[2].trigCnt = 0;
 800cda2:	4b12      	ldr	r3, [pc, #72]	@ (800cdec <keyScan+0x264>)
 800cda4:	2200      	movs	r2, #0
 800cda6:	61da      	str	r2, [r3, #28]
                keyStruct[2].trigType = keyStruct[2].preKeyValue;
 800cda8:	4b10      	ldr	r3, [pc, #64]	@ (800cdec <keyScan+0x264>)
 800cdaa:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 800cdae:	4b0f      	ldr	r3, [pc, #60]	@ (800cdec <keyScan+0x264>)
 800cdb0:	f883 2020 	strb.w	r2, [r3, #32]
            }
        }
    }

    if (keyStruct[3].preKeyValue == NO_TRIG)
 800cdb4:	4b0d      	ldr	r3, [pc, #52]	@ (800cdec <keyScan+0x264>)
 800cdb6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d137      	bne.n	800ce2e <keyScan+0x2a6>
    {
        if (keyFlags == K(3))
 800cdbe:	683b      	ldr	r3, [r7, #0]
 800cdc0:	2b04      	cmp	r3, #4
 800cdc2:	d16a      	bne.n	800ce9a <keyScan+0x312>
        {
            if (keyStruct[3].keyType == SHORT || keyStruct[3].keyType == CONTINUOUS)
 800cdc4:	4b09      	ldr	r3, [pc, #36]	@ (800cdec <keyScan+0x264>)
 800cdc6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d004      	beq.n	800cdd8 <keyScan+0x250>
 800cdce:	4b07      	ldr	r3, [pc, #28]	@ (800cdec <keyScan+0x264>)
 800cdd0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800cdd4:	2b02      	cmp	r3, #2
 800cdd6:	d10b      	bne.n	800cdf0 <keyScan+0x268>
            {
                keyStruct[3].trigType = TRIG_SHORT;
 800cdd8:	4b04      	ldr	r3, [pc, #16]	@ (800cdec <keyScan+0x264>)
 800cdda:	2201      	movs	r2, #1
 800cddc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                keyStruct[3].preKeyValue = TRIG_SHORT;
 800cde0:	4b02      	ldr	r3, [pc, #8]	@ (800cdec <keyScan+0x264>)
 800cde2:	2201      	movs	r2, #1
 800cde4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
                keyStruct[3].trigCnt = 0;
                keyStruct[3].trigType = keyStruct[3].preKeyValue;
            }
        }
    }
}
 800cde8:	e057      	b.n	800ce9a <keyScan+0x312>
 800cdea:	bf00      	nop
 800cdec:	200008cc 	.word	0x200008cc
            else if (keyStruct[3].keyType == LONG_WITH_SHORT || keyStruct[3].keyType == LONG)
 800cdf0:	4b2c      	ldr	r3, [pc, #176]	@ (800cea4 <keyScan+0x31c>)
 800cdf2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800cdf6:	2b01      	cmp	r3, #1
 800cdf8:	d004      	beq.n	800ce04 <keyScan+0x27c>
 800cdfa:	4b2a      	ldr	r3, [pc, #168]	@ (800cea4 <keyScan+0x31c>)
 800cdfc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800ce00:	2b03      	cmp	r3, #3
 800ce02:	d14a      	bne.n	800ce9a <keyScan+0x312>
                if (++keyStruct[3].trigCnt >= KEY3_LONG_CNT)
 800ce04:	4b27      	ldr	r3, [pc, #156]	@ (800cea4 <keyScan+0x31c>)
 800ce06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce08:	3301      	adds	r3, #1
 800ce0a:	4a26      	ldr	r2, [pc, #152]	@ (800cea4 <keyScan+0x31c>)
 800ce0c:	6293      	str	r3, [r2, #40]	@ 0x28
 800ce0e:	4b25      	ldr	r3, [pc, #148]	@ (800cea4 <keyScan+0x31c>)
 800ce10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d041      	beq.n	800ce9a <keyScan+0x312>
                    keyStruct[3].trigCnt = 0;
 800ce16:	4b23      	ldr	r3, [pc, #140]	@ (800cea4 <keyScan+0x31c>)
 800ce18:	2200      	movs	r2, #0
 800ce1a:	629a      	str	r2, [r3, #40]	@ 0x28
                    keyStruct[3].trigType = TRIG_LONG;
 800ce1c:	4b21      	ldr	r3, [pc, #132]	@ (800cea4 <keyScan+0x31c>)
 800ce1e:	2202      	movs	r2, #2
 800ce20:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                    keyStruct[3].preKeyValue = TRIG_LONG;
 800ce24:	4b1f      	ldr	r3, [pc, #124]	@ (800cea4 <keyScan+0x31c>)
 800ce26:	2202      	movs	r2, #2
 800ce28:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 800ce2c:	e035      	b.n	800ce9a <keyScan+0x312>
    else if (keyStruct[3].keyType == CONTINUOUS)
 800ce2e:	4b1d      	ldr	r3, [pc, #116]	@ (800cea4 <keyScan+0x31c>)
 800ce30:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800ce34:	2b02      	cmp	r3, #2
 800ce36:	d130      	bne.n	800ce9a <keyScan+0x312>
        if (keyStruct[3].preKeyValue == TRIG_SHORT) // short key
 800ce38:	4b1a      	ldr	r3, [pc, #104]	@ (800cea4 <keyScan+0x31c>)
 800ce3a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800ce3e:	2b01      	cmp	r3, #1
 800ce40:	d114      	bne.n	800ce6c <keyScan+0x2e4>
            if (++keyStruct[3].trigCnt >= CONTINUOUS_TRIG_CNT)
 800ce42:	4b18      	ldr	r3, [pc, #96]	@ (800cea4 <keyScan+0x31c>)
 800ce44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce46:	3301      	adds	r3, #1
 800ce48:	4a16      	ldr	r2, [pc, #88]	@ (800cea4 <keyScan+0x31c>)
 800ce4a:	6293      	str	r3, [r2, #40]	@ 0x28
 800ce4c:	4b15      	ldr	r3, [pc, #84]	@ (800cea4 <keyScan+0x31c>)
 800ce4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce50:	2b63      	cmp	r3, #99	@ 0x63
 800ce52:	d922      	bls.n	800ce9a <keyScan+0x312>
                keyStruct[3].trigCnt = 0;
 800ce54:	4b13      	ldr	r3, [pc, #76]	@ (800cea4 <keyScan+0x31c>)
 800ce56:	2200      	movs	r2, #0
 800ce58:	629a      	str	r2, [r3, #40]	@ 0x28
                keyStruct[3].trigType = TRIG_LONG; // long
 800ce5a:	4b12      	ldr	r3, [pc, #72]	@ (800cea4 <keyScan+0x31c>)
 800ce5c:	2202      	movs	r2, #2
 800ce5e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                keyStruct[3].preKeyValue = TRIG_LONG;
 800ce62:	4b10      	ldr	r3, [pc, #64]	@ (800cea4 <keyScan+0x31c>)
 800ce64:	2202      	movs	r2, #2
 800ce66:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 800ce6a:	e016      	b.n	800ce9a <keyScan+0x312>
        else if (keyStruct[3].preKeyValue == TRIG_LONG) // long key
 800ce6c:	4b0d      	ldr	r3, [pc, #52]	@ (800cea4 <keyScan+0x31c>)
 800ce6e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800ce72:	2b02      	cmp	r3, #2
 800ce74:	d111      	bne.n	800ce9a <keyScan+0x312>
            if (++keyStruct[3].trigCnt >= CONTINUOUS_INTEVAL)
 800ce76:	4b0b      	ldr	r3, [pc, #44]	@ (800cea4 <keyScan+0x31c>)
 800ce78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce7a:	3301      	adds	r3, #1
 800ce7c:	4a09      	ldr	r2, [pc, #36]	@ (800cea4 <keyScan+0x31c>)
 800ce7e:	6293      	str	r3, [r2, #40]	@ 0x28
 800ce80:	4b08      	ldr	r3, [pc, #32]	@ (800cea4 <keyScan+0x31c>)
 800ce82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce84:	2b27      	cmp	r3, #39	@ 0x27
 800ce86:	d908      	bls.n	800ce9a <keyScan+0x312>
                keyStruct[3].trigCnt = 0;
 800ce88:	4b06      	ldr	r3, [pc, #24]	@ (800cea4 <keyScan+0x31c>)
 800ce8a:	2200      	movs	r2, #0
 800ce8c:	629a      	str	r2, [r3, #40]	@ 0x28
                keyStruct[3].trigType = keyStruct[3].preKeyValue;
 800ce8e:	4b05      	ldr	r3, [pc, #20]	@ (800cea4 <keyScan+0x31c>)
 800ce90:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 800ce94:	4b03      	ldr	r3, [pc, #12]	@ (800cea4 <keyScan+0x31c>)
 800ce96:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
}
 800ce9a:	bf00      	nop
 800ce9c:	3708      	adds	r7, #8
 800ce9e:	46bd      	mov	sp, r7
 800cea0:	bd80      	pop	{r7, pc}
 800cea2:	bf00      	nop
 800cea4:	200008cc 	.word	0x200008cc

0800cea8 <getKeyState>:

/*

 */
void getKeyState(KeyState *keyState)
{
 800cea8:	b480      	push	{r7}
 800ceaa:	b085      	sub	sp, #20
 800ceac:	af00      	add	r7, sp, #0
 800ceae:	6078      	str	r0, [r7, #4]
    uchar i;

    if (keyStruct[1].trigType == TRIG_SHORT)
 800ceb0:	4b1b      	ldr	r3, [pc, #108]	@ (800cf20 <getKeyState+0x78>)
 800ceb2:	7d1b      	ldrb	r3, [r3, #20]
 800ceb4:	2b01      	cmp	r3, #1
 800ceb6:	d103      	bne.n	800cec0 <getKeyState+0x18>
        *keyState = USER1_SHORT;
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	2201      	movs	r2, #1
 800cebc:	701a      	strb	r2, [r3, #0]
 800cebe:	e014      	b.n	800ceea <getKeyState+0x42>
    else if (keyStruct[2].trigType == TRIG_SHORT)
 800cec0:	4b17      	ldr	r3, [pc, #92]	@ (800cf20 <getKeyState+0x78>)
 800cec2:	f893 3020 	ldrb.w	r3, [r3, #32]
 800cec6:	2b01      	cmp	r3, #1
 800cec8:	d103      	bne.n	800ced2 <getKeyState+0x2a>
        *keyState = USER2_SHORT;
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	2202      	movs	r2, #2
 800cece:	701a      	strb	r2, [r3, #0]
 800ced0:	e00b      	b.n	800ceea <getKeyState+0x42>
    else if (keyStruct[3].trigType == TRIG_SHORT)
 800ced2:	4b13      	ldr	r3, [pc, #76]	@ (800cf20 <getKeyState+0x78>)
 800ced4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800ced8:	2b01      	cmp	r3, #1
 800ceda:	d103      	bne.n	800cee4 <getKeyState+0x3c>
        *keyState = USER3_SHORT;
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	2203      	movs	r2, #3
 800cee0:	701a      	strb	r2, [r3, #0]
 800cee2:	e002      	b.n	800ceea <getKeyState+0x42>
    else
        *keyState = NONE_KEY;
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	2200      	movs	r2, #0
 800cee8:	701a      	strb	r2, [r3, #0]

    for (i = 0; i < KEY_NUM; i++)
 800ceea:	2300      	movs	r3, #0
 800ceec:	73fb      	strb	r3, [r7, #15]
 800ceee:	e00c      	b.n	800cf0a <getKeyState+0x62>
    {
        keyStruct[i].trigType = NO_TRIG;
 800cef0:	7bfa      	ldrb	r2, [r7, #15]
 800cef2:	490b      	ldr	r1, [pc, #44]	@ (800cf20 <getKeyState+0x78>)
 800cef4:	4613      	mov	r3, r2
 800cef6:	005b      	lsls	r3, r3, #1
 800cef8:	4413      	add	r3, r2
 800cefa:	009b      	lsls	r3, r3, #2
 800cefc:	440b      	add	r3, r1
 800cefe:	3308      	adds	r3, #8
 800cf00:	2200      	movs	r2, #0
 800cf02:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < KEY_NUM; i++)
 800cf04:	7bfb      	ldrb	r3, [r7, #15]
 800cf06:	3301      	adds	r3, #1
 800cf08:	73fb      	strb	r3, [r7, #15]
 800cf0a:	7bfb      	ldrb	r3, [r7, #15]
 800cf0c:	2b03      	cmp	r3, #3
 800cf0e:	d9ef      	bls.n	800cef0 <getKeyState+0x48>
    }
}
 800cf10:	bf00      	nop
 800cf12:	bf00      	nop
 800cf14:	3714      	adds	r7, #20
 800cf16:	46bd      	mov	sp, r7
 800cf18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf1c:	4770      	bx	lr
 800cf1e:	bf00      	nop
 800cf20:	200008cc 	.word	0x200008cc

0800cf24 <LED_drive>:
#include "led.h"

bool led1On, led2On;

void LED_drive()
{
 800cf24:	b580      	push	{r7, lr}
 800cf26:	af00      	add	r7, sp, #0
    if (led1On)
 800cf28:	4b0f      	ldr	r3, [pc, #60]	@ (800cf68 <LED_drive+0x44>)
 800cf2a:	781b      	ldrb	r3, [r3, #0]
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d005      	beq.n	800cf3c <LED_drive+0x18>
        LED1_ON;
 800cf30:	2200      	movs	r2, #0
 800cf32:	2140      	movs	r1, #64	@ 0x40
 800cf34:	480d      	ldr	r0, [pc, #52]	@ (800cf6c <LED_drive+0x48>)
 800cf36:	f7f9 fd63 	bl	8006a00 <HAL_GPIO_WritePin>
 800cf3a:	e004      	b.n	800cf46 <LED_drive+0x22>
    else
        LED1_OFF;
 800cf3c:	2201      	movs	r2, #1
 800cf3e:	2140      	movs	r1, #64	@ 0x40
 800cf40:	480a      	ldr	r0, [pc, #40]	@ (800cf6c <LED_drive+0x48>)
 800cf42:	f7f9 fd5d 	bl	8006a00 <HAL_GPIO_WritePin>

    if (led2On)
 800cf46:	4b0a      	ldr	r3, [pc, #40]	@ (800cf70 <LED_drive+0x4c>)
 800cf48:	781b      	ldrb	r3, [r3, #0]
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d005      	beq.n	800cf5a <LED_drive+0x36>
        LED2_ON;
 800cf4e:	2200      	movs	r2, #0
 800cf50:	2110      	movs	r1, #16
 800cf52:	4806      	ldr	r0, [pc, #24]	@ (800cf6c <LED_drive+0x48>)
 800cf54:	f7f9 fd54 	bl	8006a00 <HAL_GPIO_WritePin>
    else
        LED2_OFF;
}
 800cf58:	e004      	b.n	800cf64 <LED_drive+0x40>
        LED2_OFF;
 800cf5a:	2201      	movs	r2, #1
 800cf5c:	2110      	movs	r1, #16
 800cf5e:	4803      	ldr	r0, [pc, #12]	@ (800cf6c <LED_drive+0x48>)
 800cf60:	f7f9 fd4e 	bl	8006a00 <HAL_GPIO_WritePin>
}
 800cf64:	bf00      	nop
 800cf66:	bd80      	pop	{r7, pc}
 800cf68:	20000908 	.word	0x20000908
 800cf6c:	48000800 	.word	0x48000800
 800cf70:	20000909 	.word	0x20000909

0800cf74 <lpfInit>:
#include "lowpass_filter.h"

void lpfInit(LowPassFilter *filter, const float _Tf, const float _dt)
{
 800cf74:	b480      	push	{r7}
 800cf76:	b085      	sub	sp, #20
 800cf78:	af00      	add	r7, sp, #0
 800cf7a:	60f8      	str	r0, [r7, #12]
 800cf7c:	ed87 0a02 	vstr	s0, [r7, #8]
 800cf80:	edc7 0a01 	vstr	s1, [r7, #4]
    filter->Tf = _Tf;
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	68ba      	ldr	r2, [r7, #8]
 800cf88:	601a      	str	r2, [r3, #0]
    filter->dt = _dt;
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	687a      	ldr	r2, [r7, #4]
 800cf8e:	605a      	str	r2, [r3, #4]
    filter->y_prev = 0;
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	f04f 0200 	mov.w	r2, #0
 800cf96:	609a      	str	r2, [r3, #8]
}
 800cf98:	bf00      	nop
 800cf9a:	3714      	adds	r7, #20
 800cf9c:	46bd      	mov	sp, r7
 800cf9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa2:	4770      	bx	lr

0800cfa4 <lpfOperator>:

float lpfOperator(LowPassFilter *filter, float x)
{
 800cfa4:	b480      	push	{r7}
 800cfa6:	b085      	sub	sp, #20
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	6078      	str	r0, [r7, #4]
 800cfac:	ed87 0a00 	vstr	s0, [r7]

    float alpha = filter->Tf / (filter->Tf + filter->dt);
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	edd3 6a00 	vldr	s13, [r3]
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	ed93 7a00 	vldr	s14, [r3]
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	edd3 7a01 	vldr	s15, [r3, #4]
 800cfc2:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cfc6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cfca:	edc7 7a03 	vstr	s15, [r7, #12]
    float y = alpha * filter->y_prev + (1.0f - alpha) * x;
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	ed93 7a02 	vldr	s14, [r3, #8]
 800cfd4:	edd7 7a03 	vldr	s15, [r7, #12]
 800cfd8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cfdc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cfe0:	edd7 7a03 	vldr	s15, [r7, #12]
 800cfe4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800cfe8:	edd7 7a00 	vldr	s15, [r7]
 800cfec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cff0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cff4:	edc7 7a02 	vstr	s15, [r7, #8]
    filter->y_prev = y;
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	68ba      	ldr	r2, [r7, #8]
 800cffc:	609a      	str	r2, [r3, #8]

    return y;
 800cffe:	68bb      	ldr	r3, [r7, #8]
 800d000:	ee07 3a90 	vmov	s15, r3
}
 800d004:	eeb0 0a67 	vmov.f32	s0, s15
 800d008:	3714      	adds	r7, #20
 800d00a:	46bd      	mov	sp, r7
 800d00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d010:	4770      	bx	lr
 800d012:	0000      	movs	r0, r0
 800d014:	0000      	movs	r0, r0
	...

0800d018 <_sin>:

// function approximating the sine calculation by using fixed size array
// uses a 65 element lookup table and interpolation
// thanks to @dekutree for his work on optimizing this
__attribute__((weak)) float _sin(float a)
{
 800d018:	b580      	push	{r7, lr}
 800d01a:	b086      	sub	sp, #24
 800d01c:	af00      	add	r7, sp, #0
 800d01e:	ed87 0a01 	vstr	s0, [r7, #4]
  // 16bit integer array for sine lookup. interpolation is used for better precision
  // 16 bit precision on sine value, 8 bit fractional value for interpolation, 6bit LUT size
  // resulting precision compared to stdlib sine is 0.00006480 (RMS difference in range -PI,PI for 3217 steps)
  static uint16_t sine_array[65] = {0, 804, 1608, 2411, 3212, 4011, 4808, 5602, 6393, 7180, 7962, 8740, 9512, 10279, 11039, 11793, 12540, 13279, 14010, 14733, 15447, 16151, 16846, 17531, 18205, 18868, 19520, 20160, 20788, 21403, 22006, 22595, 23170, 23732, 24279, 24812, 25330, 25833, 26320, 26791, 27246, 27684, 28106, 28511, 28899, 29269, 29622, 29957, 30274, 30572, 30853, 31114, 31357, 31581, 31786, 31972, 32138, 32286, 32413, 32522, 32610, 32679, 32729, 32758, 32768};
  unsigned int i = (unsigned int)(a * (64 * 4 * 256.0 / _2PI));
 800d022:	6878      	ldr	r0, [r7, #4]
 800d024:	f7f3 fab8 	bl	8000598 <__aeabi_f2d>
 800d028:	a339      	add	r3, pc, #228	@ (adr r3, 800d110 <_sin+0xf8>)
 800d02a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d02e:	f7f3 fb0b 	bl	8000648 <__aeabi_dmul>
 800d032:	4602      	mov	r2, r0
 800d034:	460b      	mov	r3, r1
 800d036:	4610      	mov	r0, r2
 800d038:	4619      	mov	r1, r3
 800d03a:	f7f3 fddd 	bl	8000bf8 <__aeabi_d2uiz>
 800d03e:	4603      	mov	r3, r0
 800d040:	60fb      	str	r3, [r7, #12]
  int t1, t2, frac = i & 0xff;
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	b2db      	uxtb	r3, r3
 800d046:	60bb      	str	r3, [r7, #8]
  i = (i >> 8) & 0xff;
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	0a1b      	lsrs	r3, r3, #8
 800d04c:	b2db      	uxtb	r3, r3
 800d04e:	60fb      	str	r3, [r7, #12]
  if (i < 64)
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	2b3f      	cmp	r3, #63	@ 0x3f
 800d054:	d80b      	bhi.n	800d06e <_sin+0x56>
  {
    t1 = sine_array[i];
 800d056:	4a2c      	ldr	r2, [pc, #176]	@ (800d108 <_sin+0xf0>)
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d05e:	617b      	str	r3, [r7, #20]
    t2 = sine_array[i + 1];
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	3301      	adds	r3, #1
 800d064:	4a28      	ldr	r2, [pc, #160]	@ (800d108 <_sin+0xf0>)
 800d066:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d06a:	613b      	str	r3, [r7, #16]
 800d06c:	e033      	b.n	800d0d6 <_sin+0xbe>
  }
  else if (i < 128)
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	2b7f      	cmp	r3, #127	@ 0x7f
 800d072:	d80e      	bhi.n	800d092 <_sin+0x7a>
  {
    t1 = sine_array[128 - i];
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800d07a:	4a23      	ldr	r2, [pc, #140]	@ (800d108 <_sin+0xf0>)
 800d07c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d080:	617b      	str	r3, [r7, #20]
    t2 = sine_array[127 - i];
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 800d088:	4a1f      	ldr	r2, [pc, #124]	@ (800d108 <_sin+0xf0>)
 800d08a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d08e:	613b      	str	r3, [r7, #16]
 800d090:	e021      	b.n	800d0d6 <_sin+0xbe>
  }
  else if (i < 192)
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	2bbf      	cmp	r3, #191	@ 0xbf
 800d096:	d80e      	bhi.n	800d0b6 <_sin+0x9e>
  {
    t1 = -sine_array[-128 + i];
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	3b80      	subs	r3, #128	@ 0x80
 800d09c:	4a1a      	ldr	r2, [pc, #104]	@ (800d108 <_sin+0xf0>)
 800d09e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d0a2:	425b      	negs	r3, r3
 800d0a4:	617b      	str	r3, [r7, #20]
    t2 = -sine_array[-127 + i];
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	3b7f      	subs	r3, #127	@ 0x7f
 800d0aa:	4a17      	ldr	r2, [pc, #92]	@ (800d108 <_sin+0xf0>)
 800d0ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d0b0:	425b      	negs	r3, r3
 800d0b2:	613b      	str	r3, [r7, #16]
 800d0b4:	e00f      	b.n	800d0d6 <_sin+0xbe>
  }
  else
  {
    t1 = -sine_array[256 - i];
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800d0bc:	4a12      	ldr	r2, [pc, #72]	@ (800d108 <_sin+0xf0>)
 800d0be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d0c2:	425b      	negs	r3, r3
 800d0c4:	617b      	str	r3, [r7, #20]
    t2 = -sine_array[255 - i];
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800d0cc:	4a0e      	ldr	r2, [pc, #56]	@ (800d108 <_sin+0xf0>)
 800d0ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d0d2:	425b      	negs	r3, r3
 800d0d4:	613b      	str	r3, [r7, #16]
  }
  return (1.0f / 32768.0f) * (t1 + (((t2 - t1) * frac) >> 8));
 800d0d6:	693a      	ldr	r2, [r7, #16]
 800d0d8:	697b      	ldr	r3, [r7, #20]
 800d0da:	1ad3      	subs	r3, r2, r3
 800d0dc:	68ba      	ldr	r2, [r7, #8]
 800d0de:	fb02 f303 	mul.w	r3, r2, r3
 800d0e2:	121a      	asrs	r2, r3, #8
 800d0e4:	697b      	ldr	r3, [r7, #20]
 800d0e6:	4413      	add	r3, r2
 800d0e8:	ee07 3a90 	vmov	s15, r3
 800d0ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d0f0:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800d10c <_sin+0xf4>
 800d0f4:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800d0f8:	eeb0 0a67 	vmov.f32	s0, s15
 800d0fc:	3718      	adds	r7, #24
 800d0fe:	46bd      	mov	sp, r7
 800d100:	bd80      	pop	{r7, pc}
 800d102:	bf00      	nop
 800d104:	f3af 8000 	nop.w
 800d108:	2000000c 	.word	0x2000000c
 800d10c:	38000000 	.word	0x38000000
 800d110:	6446f9b4 	.word	0x6446f9b4
 800d114:	40c45f30 	.word	0x40c45f30

0800d118 <_cos>:
// ~55us (float array)
// ~56us (int array)
// precision +-0.005
// it has to receive an angle in between 0 and 2PI
__attribute__((weak)) float _cos(float a)
{
 800d118:	b580      	push	{r7, lr}
 800d11a:	b084      	sub	sp, #16
 800d11c:	af00      	add	r7, sp, #0
 800d11e:	ed87 0a01 	vstr	s0, [r7, #4]
  float a_sin = a + _PI_2;
 800d122:	edd7 7a01 	vldr	s15, [r7, #4]
 800d126:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 800d170 <_cos+0x58>
 800d12a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d12e:	edc7 7a03 	vstr	s15, [r7, #12]
  a_sin = a_sin > _2PI ? a_sin - _2PI : a_sin;
 800d132:	edd7 7a03 	vldr	s15, [r7, #12]
 800d136:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800d174 <_cos+0x5c>
 800d13a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d13e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d142:	dd06      	ble.n	800d152 <_cos+0x3a>
 800d144:	edd7 7a03 	vldr	s15, [r7, #12]
 800d148:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800d174 <_cos+0x5c>
 800d14c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d150:	e001      	b.n	800d156 <_cos+0x3e>
 800d152:	edd7 7a03 	vldr	s15, [r7, #12]
 800d156:	edc7 7a03 	vstr	s15, [r7, #12]
  return _sin(a_sin);
 800d15a:	ed97 0a03 	vldr	s0, [r7, #12]
 800d15e:	f7ff ff5b 	bl	800d018 <_sin>
 800d162:	eef0 7a40 	vmov.f32	s15, s0
}
 800d166:	eeb0 0a67 	vmov.f32	s0, s15
 800d16a:	3710      	adds	r7, #16
 800d16c:	46bd      	mov	sp, r7
 800d16e:	bd80      	pop	{r7, pc}
 800d170:	3fc90fdb 	.word	0x3fc90fdb
 800d174:	40c90fdb 	.word	0x40c90fdb

0800d178 <_sincos>:

__attribute__((weak)) void _sincos(float a, float *s, float *c)
{
 800d178:	b580      	push	{r7, lr}
 800d17a:	b084      	sub	sp, #16
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	ed87 0a03 	vstr	s0, [r7, #12]
 800d182:	60b8      	str	r0, [r7, #8]
 800d184:	6079      	str	r1, [r7, #4]
  *s = _sin(a);
 800d186:	ed97 0a03 	vldr	s0, [r7, #12]
 800d18a:	f7ff ff45 	bl	800d018 <_sin>
 800d18e:	eef0 7a40 	vmov.f32	s15, s0
 800d192:	68bb      	ldr	r3, [r7, #8]
 800d194:	edc3 7a00 	vstr	s15, [r3]
  *c = _cos(a);
 800d198:	ed97 0a03 	vldr	s0, [r7, #12]
 800d19c:	f7ff ffbc 	bl	800d118 <_cos>
 800d1a0:	eef0 7a40 	vmov.f32	s15, s0
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	edc3 7a00 	vstr	s15, [r3]
}
 800d1aa:	bf00      	nop
 800d1ac:	3710      	adds	r7, #16
 800d1ae:	46bd      	mov	sp, r7
 800d1b0:	bd80      	pop	{r7, pc}
 800d1b2:	0000      	movs	r0, r0
 800d1b4:	0000      	movs	r0, r0
	...

0800d1b8 <_normalizeAngle>:
  return r;
}

// normalizing radian angle to [0,2PI]
__attribute__((weak)) float _normalizeAngle(float angle)
{
 800d1b8:	b580      	push	{r7, lr}
 800d1ba:	b084      	sub	sp, #16
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	ed87 0a01 	vstr	s0, [r7, #4]
  float a = fmod(angle, _2PI);
 800d1c2:	6878      	ldr	r0, [r7, #4]
 800d1c4:	f7f3 f9e8 	bl	8000598 <__aeabi_f2d>
 800d1c8:	4602      	mov	r2, r0
 800d1ca:	460b      	mov	r3, r1
 800d1cc:	ed9f 1b12 	vldr	d1, [pc, #72]	@ 800d218 <_normalizeAngle+0x60>
 800d1d0:	ec43 2b10 	vmov	d0, r2, r3
 800d1d4:	f005 f916 	bl	8012404 <fmod>
 800d1d8:	ec53 2b10 	vmov	r2, r3, d0
 800d1dc:	4610      	mov	r0, r2
 800d1de:	4619      	mov	r1, r3
 800d1e0:	f7f3 fd2a 	bl	8000c38 <__aeabi_d2f>
 800d1e4:	4603      	mov	r3, r0
 800d1e6:	60fb      	str	r3, [r7, #12]
  return a >= 0 ? a : (a + _2PI);
 800d1e8:	edd7 7a03 	vldr	s15, [r7, #12]
 800d1ec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d1f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1f4:	db02      	blt.n	800d1fc <_normalizeAngle+0x44>
 800d1f6:	edd7 7a03 	vldr	s15, [r7, #12]
 800d1fa:	e005      	b.n	800d208 <_normalizeAngle+0x50>
 800d1fc:	edd7 7a03 	vldr	s15, [r7, #12]
 800d200:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800d220 <_normalizeAngle+0x68>
 800d204:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 800d208:	eeb0 0a67 	vmov.f32	s0, s15
 800d20c:	3710      	adds	r7, #16
 800d20e:	46bd      	mov	sp, r7
 800d210:	bd80      	pop	{r7, pc}
 800d212:	bf00      	nop
 800d214:	f3af 8000 	nop.w
 800d218:	60000000 	.word	0x60000000
 800d21c:	401921fb 	.word	0x401921fb
 800d220:	40c90fdb 	.word	0x40c90fdb

0800d224 <MT6701_GetRawData>:
#include "time_utils.h"
// static unsigned int rotationCount, rotationCount_Last;


uint16_t MT6701_GetRawData(void)
{
 800d224:	b580      	push	{r7, lr}
 800d226:	b084      	sub	sp, #16
 800d228:	af02      	add	r7, sp, #8
    uint16_t rawData;
    uint16_t txData = 0xFFFF;
 800d22a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d22e:	803b      	strh	r3, [r7, #0]
    uint16_t timeOut = 200;
 800d230:	23c8      	movs	r3, #200	@ 0xc8
 800d232:	80fb      	strh	r3, [r7, #6]

    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY)
 800d234:	e006      	b.n	800d244 <MT6701_GetRawData+0x20>
    {
        if (timeOut-- == 0)
 800d236:	88fb      	ldrh	r3, [r7, #6]
 800d238:	1e5a      	subs	r2, r3, #1
 800d23a:	80fa      	strh	r2, [r7, #6]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d101      	bne.n	800d244 <MT6701_GetRawData+0x20>
        {
            //   FOC_log("SPI state error!\r\n");
            return 0; // 
 800d240:	2300      	movs	r3, #0
 800d242:	e025      	b.n	800d290 <MT6701_GetRawData+0x6c>
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY)
 800d244:	4814      	ldr	r0, [pc, #80]	@ (800d298 <MT6701_GetRawData+0x74>)
 800d246:	f7fa ff94 	bl	8008172 <HAL_SPI_GetState>
 800d24a:	4603      	mov	r3, r0
 800d24c:	2b01      	cmp	r3, #1
 800d24e:	d1f2      	bne.n	800d236 <MT6701_GetRawData+0x12>
        }
    }

    MT6701_CS_Enable;
 800d250:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800d254:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800d258:	619a      	str	r2, [r3, #24]

    HAL_StatusTypeDef spiStatus = HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)&txData, (uint8_t *)&rawData, 1, HAL_MAX_DELAY);
 800d25a:	1cba      	adds	r2, r7, #2
 800d25c:	4639      	mov	r1, r7
 800d25e:	f04f 33ff 	mov.w	r3, #4294967295
 800d262:	9300      	str	r3, [sp, #0]
 800d264:	2301      	movs	r3, #1
 800d266:	480c      	ldr	r0, [pc, #48]	@ (800d298 <MT6701_GetRawData+0x74>)
 800d268:	f7fa fd61 	bl	8007d2e <HAL_SPI_TransmitReceive>
 800d26c:	4603      	mov	r3, r0
 800d26e:	717b      	strb	r3, [r7, #5]
    if (spiStatus != HAL_OK)
 800d270:	797b      	ldrb	r3, [r7, #5]
 800d272:	2b00      	cmp	r3, #0
 800d274:	d005      	beq.n	800d282 <MT6701_GetRawData+0x5e>
    {
        MT6701_CS_Disable;
 800d276:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800d27a:	2210      	movs	r2, #16
 800d27c:	619a      	str	r2, [r3, #24]
        //  FOC_log("MT6701 read data error!\r\n");
        return 0; // SPI
 800d27e:	2300      	movs	r3, #0
 800d280:	e006      	b.n	800d290 <MT6701_GetRawData+0x6c>
    }

    MT6701_CS_Disable;
 800d282:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800d286:	2210      	movs	r2, #16
 800d288:	619a      	str	r2, [r3, #24]

    return rawData >> 2; // 14
 800d28a:	887b      	ldrh	r3, [r7, #2]
 800d28c:	089b      	lsrs	r3, r3, #2
 800d28e:	b29b      	uxth	r3, r3
}
 800d290:	4618      	mov	r0, r3
 800d292:	3708      	adds	r7, #8
 800d294:	46bd      	mov	sp, r7
 800d296:	bd80      	pop	{r7, pc}
 800d298:	200004a0 	.word	0x200004a0

0800d29c <MT6701_GetRawAngle>:

// 
float MT6701_GetRawAngle(void)
{
 800d29c:	b580      	push	{r7, lr}
 800d29e:	b082      	sub	sp, #8
 800d2a0:	af00      	add	r7, sp, #0
    uint16_t rawData = MT6701_GetRawData();
 800d2a2:	f7ff ffbf 	bl	800d224 <MT6701_GetRawData>
 800d2a6:	4603      	mov	r3, r0
 800d2a8:	80fb      	strh	r3, [r7, #6]
    return (float)rawData / 16384.0f * _2PI;
 800d2aa:	88fb      	ldrh	r3, [r7, #6]
 800d2ac:	ee07 3a90 	vmov	s15, r3
 800d2b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800d2b4:	eddf 6a06 	vldr	s13, [pc, #24]	@ 800d2d0 <MT6701_GetRawAngle+0x34>
 800d2b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d2bc:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800d2d4 <MT6701_GetRawAngle+0x38>
 800d2c0:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800d2c4:	eeb0 0a67 	vmov.f32	s0, s15
 800d2c8:	3708      	adds	r7, #8
 800d2ca:	46bd      	mov	sp, r7
 800d2cc:	bd80      	pop	{r7, pc}
 800d2ce:	bf00      	nop
 800d2d0:	46800000 	.word	0x46800000
 800d2d4:	40c90fdb 	.word	0x40c90fdb

0800d2d8 <pidInit>:
#include "pid.h"
#include "math_utils.h"

void pidInit(PidController *pidController, float _P, float _I, float _D, float _ramp, float _limit, float _Ts)
{
 800d2d8:	b480      	push	{r7}
 800d2da:	b089      	sub	sp, #36	@ 0x24
 800d2dc:	af00      	add	r7, sp, #0
 800d2de:	61f8      	str	r0, [r7, #28]
 800d2e0:	ed87 0a06 	vstr	s0, [r7, #24]
 800d2e4:	edc7 0a05 	vstr	s1, [r7, #20]
 800d2e8:	ed87 1a04 	vstr	s2, [r7, #16]
 800d2ec:	edc7 1a03 	vstr	s3, [r7, #12]
 800d2f0:	ed87 2a02 	vstr	s4, [r7, #8]
 800d2f4:	edc7 2a01 	vstr	s5, [r7, #4]
    pidController->P = _P;
 800d2f8:	69fb      	ldr	r3, [r7, #28]
 800d2fa:	69ba      	ldr	r2, [r7, #24]
 800d2fc:	601a      	str	r2, [r3, #0]
    pidController->I = _I;
 800d2fe:	69fb      	ldr	r3, [r7, #28]
 800d300:	697a      	ldr	r2, [r7, #20]
 800d302:	605a      	str	r2, [r3, #4]
    pidController->D = _D;
 800d304:	69fb      	ldr	r3, [r7, #28]
 800d306:	693a      	ldr	r2, [r7, #16]
 800d308:	609a      	str	r2, [r3, #8]
    pidController->output_ramp = _ramp;
 800d30a:	69fb      	ldr	r3, [r7, #28]
 800d30c:	68fa      	ldr	r2, [r7, #12]
 800d30e:	60da      	str	r2, [r3, #12]
    pidController->limit = _limit;
 800d310:	69fb      	ldr	r3, [r7, #28]
 800d312:	68ba      	ldr	r2, [r7, #8]
 800d314:	611a      	str	r2, [r3, #16]
    pidController->Ts = _Ts;
 800d316:	69fb      	ldr	r3, [r7, #28]
 800d318:	687a      	ldr	r2, [r7, #4]
 800d31a:	621a      	str	r2, [r3, #32]
    pidController->error_prev = 0;
 800d31c:	69fb      	ldr	r3, [r7, #28]
 800d31e:	f04f 0200 	mov.w	r2, #0
 800d322:	615a      	str	r2, [r3, #20]
    pidController->output_prev = 0;
 800d324:	69fb      	ldr	r3, [r7, #28]
 800d326:	f04f 0200 	mov.w	r2, #0
 800d32a:	619a      	str	r2, [r3, #24]
    pidController->integral_prev = 0;
 800d32c:	69fb      	ldr	r3, [r7, #28]
 800d32e:	f04f 0200 	mov.w	r2, #0
 800d332:	61da      	str	r2, [r3, #28]
}
 800d334:	bf00      	nop
 800d336:	3724      	adds	r7, #36	@ 0x24
 800d338:	46bd      	mov	sp, r7
 800d33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33e:	4770      	bx	lr

0800d340 <pidOperator>:

// PID controller function
float pidOperator(PidController *pidController, float error)
{
 800d340:	b480      	push	{r7}
 800d342:	b089      	sub	sp, #36	@ 0x24
 800d344:	af00      	add	r7, sp, #0
 800d346:	6078      	str	r0, [r7, #4]
 800d348:	ed87 0a00 	vstr	s0, [r7]
    // u(s) = (P + I/s + Ds)e(s)
    // Discrete implementations
    // proportional part
    // u_p  = P *e(k)
    float proportional = pidController->P * error;
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	edd3 7a00 	vldr	s15, [r3]
 800d352:	ed97 7a00 	vldr	s14, [r7]
 800d356:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d35a:	edc7 7a06 	vstr	s15, [r7, #24]
    // Tustin transform of the integral part
    // u_ik = u_ik_1  + I*Ts/2*(ek + ek_1)
    float integral = pidController->integral_prev + pidController->I * pidController->Ts * 0.5f * (error + pidController->error_prev);
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	ed93 7a07 	vldr	s14, [r3, #28]
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	edd3 6a01 	vldr	s13, [r3, #4]
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	edd3 7a08 	vldr	s15, [r3, #32]
 800d370:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d374:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800d378:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	ed93 6a05 	vldr	s12, [r3, #20]
 800d382:	edd7 7a00 	vldr	s15, [r7]
 800d386:	ee76 7a27 	vadd.f32	s15, s12, s15
 800d38a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d38e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d392:	edc7 7a05 	vstr	s15, [r7, #20]
    // antiwindup - limit the output
    integral = _constrain(integral, -(pidController->limit), pidController->limit);
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	edd3 7a04 	vldr	s15, [r3, #16]
 800d39c:	eef1 7a67 	vneg.f32	s15, s15
 800d3a0:	ed97 7a05 	vldr	s14, [r7, #20]
 800d3a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d3a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3ac:	d505      	bpl.n	800d3ba <pidOperator+0x7a>
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	edd3 7a04 	vldr	s15, [r3, #16]
 800d3b4:	eef1 7a67 	vneg.f32	s15, s15
 800d3b8:	e00f      	b.n	800d3da <pidOperator+0x9a>
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	edd3 7a04 	vldr	s15, [r3, #16]
 800d3c0:	ed97 7a05 	vldr	s14, [r7, #20]
 800d3c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d3c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3cc:	dd03      	ble.n	800d3d6 <pidOperator+0x96>
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	edd3 7a04 	vldr	s15, [r3, #16]
 800d3d4:	e001      	b.n	800d3da <pidOperator+0x9a>
 800d3d6:	edd7 7a05 	vldr	s15, [r7, #20]
 800d3da:	edc7 7a05 	vstr	s15, [r7, #20]
    // Discrete derivation
    // u_dk = D(ek - ek_1)/Ts
    float derivative = pidController->D * (error - pidController->error_prev) / pidController->Ts;
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	ed93 7a02 	vldr	s14, [r3, #8]
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	edd3 7a05 	vldr	s15, [r3, #20]
 800d3ea:	edd7 6a00 	vldr	s13, [r7]
 800d3ee:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800d3f2:	ee67 6a27 	vmul.f32	s13, s14, s15
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	ed93 7a08 	vldr	s14, [r3, #32]
 800d3fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d400:	edc7 7a04 	vstr	s15, [r7, #16]

    // sum all the components
    float output = proportional + integral + derivative;
 800d404:	ed97 7a06 	vldr	s14, [r7, #24]
 800d408:	edd7 7a05 	vldr	s15, [r7, #20]
 800d40c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d410:	ed97 7a04 	vldr	s14, [r7, #16]
 800d414:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d418:	edc7 7a07 	vstr	s15, [r7, #28]
    // antiwindup - limit the output variable
    output = _constrain(output, -pidController->limit, pidController->limit);
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	edd3 7a04 	vldr	s15, [r3, #16]
 800d422:	eef1 7a67 	vneg.f32	s15, s15
 800d426:	ed97 7a07 	vldr	s14, [r7, #28]
 800d42a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d42e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d432:	d505      	bpl.n	800d440 <pidOperator+0x100>
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	edd3 7a04 	vldr	s15, [r3, #16]
 800d43a:	eef1 7a67 	vneg.f32	s15, s15
 800d43e:	e00f      	b.n	800d460 <pidOperator+0x120>
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	edd3 7a04 	vldr	s15, [r3, #16]
 800d446:	ed97 7a07 	vldr	s14, [r7, #28]
 800d44a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d44e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d452:	dd03      	ble.n	800d45c <pidOperator+0x11c>
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	edd3 7a04 	vldr	s15, [r3, #16]
 800d45a:	e001      	b.n	800d460 <pidOperator+0x120>
 800d45c:	edd7 7a07 	vldr	s15, [r7, #28]
 800d460:	edc7 7a07 	vstr	s15, [r7, #28]

    // if output ramp defined
    if (pidController->output_ramp > 0)
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	edd3 7a03 	vldr	s15, [r3, #12]
 800d46a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d46e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d472:	dd42      	ble.n	800d4fa <pidOperator+0x1ba>
    {
        // limit the acceleration by ramping the output
        float output_rate = (output - pidController->output_prev) / pidController->Ts;
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	edd3 7a06 	vldr	s15, [r3, #24]
 800d47a:	ed97 7a07 	vldr	s14, [r7, #28]
 800d47e:	ee77 6a67 	vsub.f32	s13, s14, s15
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	ed93 7a08 	vldr	s14, [r3, #32]
 800d488:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d48c:	edc7 7a03 	vstr	s15, [r7, #12]
        if (output_rate > pidController->output_ramp)
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	edd3 7a03 	vldr	s15, [r3, #12]
 800d496:	ed97 7a03 	vldr	s14, [r7, #12]
 800d49a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d49e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4a2:	dd0f      	ble.n	800d4c4 <pidOperator+0x184>
            output = pidController->output_prev + pidController->output_ramp * pidController->Ts;
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	ed93 7a06 	vldr	s14, [r3, #24]
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	edd3 6a03 	vldr	s13, [r3, #12]
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	edd3 7a08 	vldr	s15, [r3, #32]
 800d4b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d4ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d4be:	edc7 7a07 	vstr	s15, [r7, #28]
 800d4c2:	e01a      	b.n	800d4fa <pidOperator+0x1ba>
        else if (output_rate < -pidController->output_ramp)
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	edd3 7a03 	vldr	s15, [r3, #12]
 800d4ca:	eef1 7a67 	vneg.f32	s15, s15
 800d4ce:	ed97 7a03 	vldr	s14, [r7, #12]
 800d4d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d4d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4da:	d50e      	bpl.n	800d4fa <pidOperator+0x1ba>
            output = pidController->output_prev - pidController->output_ramp * pidController->Ts;
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	ed93 7a06 	vldr	s14, [r3, #24]
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	edd3 6a03 	vldr	s13, [r3, #12]
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	edd3 7a08 	vldr	s15, [r3, #32]
 800d4ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d4f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d4f6:	edc7 7a07 	vstr	s15, [r7, #28]
    }
    // saving for the next pass
    pidController->integral_prev = integral;
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	697a      	ldr	r2, [r7, #20]
 800d4fe:	61da      	str	r2, [r3, #28]
    pidController->output_prev = output;
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	69fa      	ldr	r2, [r7, #28]
 800d504:	619a      	str	r2, [r3, #24]
    pidController->error_prev = error;
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	683a      	ldr	r2, [r7, #0]
 800d50a:	615a      	str	r2, [r3, #20]
    return output;
 800d50c:	69fb      	ldr	r3, [r7, #28]
 800d50e:	ee07 3a90 	vmov	s15, r3
}
 800d512:	eeb0 0a67 	vmov.f32	s0, s15
 800d516:	3724      	adds	r7, #36	@ 0x24
 800d518:	46bd      	mov	sp, r7
 800d51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d51e:	4770      	bx	lr

0800d520 <delay>:
#include "time_utils.h"

__IO uint32_t m, tms, u, t0;

void delay(uint32_t _ms)
{
 800d520:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d524:	b082      	sub	sp, #8
 800d526:	af00      	add	r7, sp, #0
 800d528:	6078      	str	r0, [r7, #4]
    t0 = micros();
 800d52a:	f000 f83b 	bl	800d5a4 <micros>
 800d52e:	4602      	mov	r2, r0
 800d530:	460b      	mov	r3, r1
 800d532:	4b11      	ldr	r3, [pc, #68]	@ (800d578 <delay+0x58>)
 800d534:	601a      	str	r2, [r3, #0]
    while (micros() - t0 < _ms * 1000)
 800d536:	e000      	b.n	800d53a <delay+0x1a>
        __NOP();
 800d538:	bf00      	nop
    while (micros() - t0 < _ms * 1000)
 800d53a:	f000 f833 	bl	800d5a4 <micros>
 800d53e:	4602      	mov	r2, r0
 800d540:	460b      	mov	r3, r1
 800d542:	490d      	ldr	r1, [pc, #52]	@ (800d578 <delay+0x58>)
 800d544:	6809      	ldr	r1, [r1, #0]
 800d546:	2000      	movs	r0, #0
 800d548:	468a      	mov	sl, r1
 800d54a:	4683      	mov	fp, r0
 800d54c:	ebb2 040a 	subs.w	r4, r2, sl
 800d550:	eb63 050b 	sbc.w	r5, r3, fp
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d55a:	fb02 f303 	mul.w	r3, r2, r3
 800d55e:	2200      	movs	r2, #0
 800d560:	4698      	mov	r8, r3
 800d562:	4691      	mov	r9, r2
 800d564:	4544      	cmp	r4, r8
 800d566:	eb75 0309 	sbcs.w	r3, r5, r9
 800d56a:	d3e5      	bcc.n	800d538 <delay+0x18>
}
 800d56c:	bf00      	nop
 800d56e:	bf00      	nop
 800d570:	3708      	adds	r7, #8
 800d572:	46bd      	mov	sp, r7
 800d574:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d578:	20000918 	.word	0x20000918

0800d57c <LL_SYSTICK_IsActiveCounterFlag>:
    while (_us--)
        __NOP();
}

__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag()
{
 800d57c:	b480      	push	{r7}
 800d57e:	af00      	add	r7, sp, #0
    return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 800d580:	4b07      	ldr	r3, [pc, #28]	@ (800d5a0 <LL_SYSTICK_IsActiveCounterFlag+0x24>)
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d588:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d58c:	bf0c      	ite	eq
 800d58e:	2301      	moveq	r3, #1
 800d590:	2300      	movne	r3, #0
 800d592:	b2db      	uxtb	r3, r3
}
 800d594:	4618      	mov	r0, r3
 800d596:	46bd      	mov	sp, r7
 800d598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d59c:	4770      	bx	lr
 800d59e:	bf00      	nop
 800d5a0:	e000e010 	.word	0xe000e010

0800d5a4 <micros>:

uint64_t micros()
{
 800d5a4:	b5b0      	push	{r4, r5, r7, lr}
 800d5a6:	af00      	add	r7, sp, #0
    /* Ensure COUNTFLAG is reset by reading SysTick control and status register */
    LL_SYSTICK_IsActiveCounterFlag();
 800d5a8:	f7ff ffe8 	bl	800d57c <LL_SYSTICK_IsActiveCounterFlag>
    m = HAL_GetTick();
 800d5ac:	f7f5 f8ea 	bl	8002784 <HAL_GetTick>
 800d5b0:	4603      	mov	r3, r0
 800d5b2:	4a1c      	ldr	r2, [pc, #112]	@ (800d624 <micros+0x80>)
 800d5b4:	6013      	str	r3, [r2, #0]
    tms = SysTick->LOAD + 1;
 800d5b6:	4b1c      	ldr	r3, [pc, #112]	@ (800d628 <micros+0x84>)
 800d5b8:	685b      	ldr	r3, [r3, #4]
 800d5ba:	3301      	adds	r3, #1
 800d5bc:	4a1b      	ldr	r2, [pc, #108]	@ (800d62c <micros+0x88>)
 800d5be:	6013      	str	r3, [r2, #0]
    u = tms - SysTick->VAL;
 800d5c0:	4b1a      	ldr	r3, [pc, #104]	@ (800d62c <micros+0x88>)
 800d5c2:	681a      	ldr	r2, [r3, #0]
 800d5c4:	4b18      	ldr	r3, [pc, #96]	@ (800d628 <micros+0x84>)
 800d5c6:	689b      	ldr	r3, [r3, #8]
 800d5c8:	1ad3      	subs	r3, r2, r3
 800d5ca:	4a19      	ldr	r2, [pc, #100]	@ (800d630 <micros+0x8c>)
 800d5cc:	6013      	str	r3, [r2, #0]
    if (LL_SYSTICK_IsActiveCounterFlag())
 800d5ce:	f7ff ffd5 	bl	800d57c <LL_SYSTICK_IsActiveCounterFlag>
 800d5d2:	4603      	mov	r3, r0
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d00b      	beq.n	800d5f0 <micros+0x4c>
    {
        m = HAL_GetTick();
 800d5d8:	f7f5 f8d4 	bl	8002784 <HAL_GetTick>
 800d5dc:	4603      	mov	r3, r0
 800d5de:	4a11      	ldr	r2, [pc, #68]	@ (800d624 <micros+0x80>)
 800d5e0:	6013      	str	r3, [r2, #0]
        u = tms - SysTick->VAL;
 800d5e2:	4b12      	ldr	r3, [pc, #72]	@ (800d62c <micros+0x88>)
 800d5e4:	681a      	ldr	r2, [r3, #0]
 800d5e6:	4b10      	ldr	r3, [pc, #64]	@ (800d628 <micros+0x84>)
 800d5e8:	689b      	ldr	r3, [r3, #8]
 800d5ea:	1ad3      	subs	r3, r2, r3
 800d5ec:	4a10      	ldr	r2, [pc, #64]	@ (800d630 <micros+0x8c>)
 800d5ee:	6013      	str	r3, [r2, #0]
    }
    return (m * 1000 + (u * 1000) / tms);
 800d5f0:	4b0c      	ldr	r3, [pc, #48]	@ (800d624 <micros+0x80>)
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d5f8:	fb03 f202 	mul.w	r2, r3, r2
 800d5fc:	4b0c      	ldr	r3, [pc, #48]	@ (800d630 <micros+0x8c>)
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800d604:	fb03 f101 	mul.w	r1, r3, r1
 800d608:	4b08      	ldr	r3, [pc, #32]	@ (800d62c <micros+0x88>)
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	fbb1 f3f3 	udiv	r3, r1, r3
 800d610:	4413      	add	r3, r2
 800d612:	2200      	movs	r2, #0
 800d614:	461c      	mov	r4, r3
 800d616:	4615      	mov	r5, r2
 800d618:	4622      	mov	r2, r4
 800d61a:	462b      	mov	r3, r5
}
 800d61c:	4610      	mov	r0, r2
 800d61e:	4619      	mov	r1, r3
 800d620:	bdb0      	pop	{r4, r5, r7, pc}
 800d622:	bf00      	nop
 800d624:	2000090c 	.word	0x2000090c
 800d628:	e000e010 	.word	0xe000e010
 800d62c:	20000910 	.word	0x20000910
 800d630:	20000914 	.word	0x20000914

0800d634 <userMain>:
float HallTheta = 0;
float HallSpeed = 0;
uint8_t HallReadTemp = 0;
static bool powerLost;
void userMain(void)
{
 800d634:	b580      	push	{r7, lr}
 800d636:	af00      	add	r7, sp, #0

	if (get5MsFlag())
 800d638:	f000 f8d4 	bl	800d7e4 <get5MsFlag>
 800d63c:	4603      	mov	r3, r0
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d001      	beq.n	800d646 <userMain+0x12>
	{
		keyScan();
 800d642:	f7ff faa1 	bl	800cb88 <keyScan>
	}

	if (get100MsFlag())
 800d646:	f000 f8e1 	bl	800d80c <get100MsFlag>
 800d64a:	4603      	mov	r3, r0
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d001      	beq.n	800d654 <userMain+0x20>
	{
		appRunning();
 800d650:	f7fe fb96 	bl	800bd80 <appRunning>
	}
#if SHOW_WAVE == 0 //&& COMMAMNDER == 0
	if (get500MsFlag())
 800d654:	f000 f8ee 	bl	800d834 <get500MsFlag>
	{
		      
		//printLog();
	}
#endif
}
 800d658:	bf00      	nop
 800d65a:	bd80      	pop	{r7, pc}

0800d65c <FDCAN_Config>:
			  the HAL_TIM_IC_CaptureCallback could be implemented in the user file
	 */
}

void FDCAN_Config(void)
{
 800d65c:	b480      	push	{r7}
 800d65e:	af00      	add	r7, sp, #0
	// TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
	// TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
	// TxHeader.MessageMarker = 0x52;

	// HAL_FDCAN_Start(&hfdcan1);
}
 800d660:	bf00      	nop
 800d662:	46bd      	mov	sp, r7
 800d664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d668:	4770      	bx	lr
	...

0800d66c <dealPer100us>:
static uchar withoutZeroCnt, powerOnCnt;

static bool _5msFlag, _10msFlag, _20msFlag, _30msFlag, _100msFlag, _500msFlag;

void dealPer100us()
{
 800d66c:	b580      	push	{r7, lr}
 800d66e:	af00      	add	r7, sp, #0
    static unsigned char cnt;
    if (++cnt >= 10)
 800d670:	4b08      	ldr	r3, [pc, #32]	@ (800d694 <dealPer100us+0x28>)
 800d672:	781b      	ldrb	r3, [r3, #0]
 800d674:	3301      	adds	r3, #1
 800d676:	b2da      	uxtb	r2, r3
 800d678:	4b06      	ldr	r3, [pc, #24]	@ (800d694 <dealPer100us+0x28>)
 800d67a:	701a      	strb	r2, [r3, #0]
 800d67c:	4b05      	ldr	r3, [pc, #20]	@ (800d694 <dealPer100us+0x28>)
 800d67e:	781b      	ldrb	r3, [r3, #0]
 800d680:	2b09      	cmp	r3, #9
 800d682:	d904      	bls.n	800d68e <dealPer100us+0x22>
    {
        cnt = 0;
 800d684:	4b03      	ldr	r3, [pc, #12]	@ (800d694 <dealPer100us+0x28>)
 800d686:	2200      	movs	r2, #0
 800d688:	701a      	strb	r2, [r3, #0]
        dealPerMs();
 800d68a:	f000 f805 	bl	800d698 <dealPerMs>
    }

#if ZERO_POLL
    zeroPolling();
#endif
}
 800d68e:	bf00      	nop
 800d690:	bd80      	pop	{r7, pc}
 800d692:	bf00      	nop
 800d694:	2000092c 	.word	0x2000092c

0800d698 <dealPerMs>:

// 
 void dealPerMs()
{
 800d698:	b480      	push	{r7}
 800d69a:	af00      	add	r7, sp, #0
    static unsigned char _5msCnt, _30msCnt, _20msCnt, _100msCnt, _10msCnt;
    static uint _500msCnt;
    if (++_5msCnt >= 5)
 800d69c:	4b40      	ldr	r3, [pc, #256]	@ (800d7a0 <dealPerMs+0x108>)
 800d69e:	781b      	ldrb	r3, [r3, #0]
 800d6a0:	3301      	adds	r3, #1
 800d6a2:	b2da      	uxtb	r2, r3
 800d6a4:	4b3e      	ldr	r3, [pc, #248]	@ (800d7a0 <dealPerMs+0x108>)
 800d6a6:	701a      	strb	r2, [r3, #0]
 800d6a8:	4b3d      	ldr	r3, [pc, #244]	@ (800d7a0 <dealPerMs+0x108>)
 800d6aa:	781b      	ldrb	r3, [r3, #0]
 800d6ac:	2b04      	cmp	r3, #4
 800d6ae:	d905      	bls.n	800d6bc <dealPerMs+0x24>
    {
        _5msCnt = 0;
 800d6b0:	4b3b      	ldr	r3, [pc, #236]	@ (800d7a0 <dealPerMs+0x108>)
 800d6b2:	2200      	movs	r2, #0
 800d6b4:	701a      	strb	r2, [r3, #0]
        _5msFlag = 1;
 800d6b6:	4b3b      	ldr	r3, [pc, #236]	@ (800d7a4 <dealPerMs+0x10c>)
 800d6b8:	2201      	movs	r2, #1
 800d6ba:	701a      	strb	r2, [r3, #0]
    }

    if (++_10msCnt >= 10)
 800d6bc:	4b3a      	ldr	r3, [pc, #232]	@ (800d7a8 <dealPerMs+0x110>)
 800d6be:	781b      	ldrb	r3, [r3, #0]
 800d6c0:	3301      	adds	r3, #1
 800d6c2:	b2da      	uxtb	r2, r3
 800d6c4:	4b38      	ldr	r3, [pc, #224]	@ (800d7a8 <dealPerMs+0x110>)
 800d6c6:	701a      	strb	r2, [r3, #0]
 800d6c8:	4b37      	ldr	r3, [pc, #220]	@ (800d7a8 <dealPerMs+0x110>)
 800d6ca:	781b      	ldrb	r3, [r3, #0]
 800d6cc:	2b09      	cmp	r3, #9
 800d6ce:	d905      	bls.n	800d6dc <dealPerMs+0x44>
    {
        _10msCnt = 0;
 800d6d0:	4b35      	ldr	r3, [pc, #212]	@ (800d7a8 <dealPerMs+0x110>)
 800d6d2:	2200      	movs	r2, #0
 800d6d4:	701a      	strb	r2, [r3, #0]
        _10msFlag = 1;
 800d6d6:	4b35      	ldr	r3, [pc, #212]	@ (800d7ac <dealPerMs+0x114>)
 800d6d8:	2201      	movs	r2, #1
 800d6da:	701a      	strb	r2, [r3, #0]
    }

    if (++_20msCnt >= 20)
 800d6dc:	4b34      	ldr	r3, [pc, #208]	@ (800d7b0 <dealPerMs+0x118>)
 800d6de:	781b      	ldrb	r3, [r3, #0]
 800d6e0:	3301      	adds	r3, #1
 800d6e2:	b2da      	uxtb	r2, r3
 800d6e4:	4b32      	ldr	r3, [pc, #200]	@ (800d7b0 <dealPerMs+0x118>)
 800d6e6:	701a      	strb	r2, [r3, #0]
 800d6e8:	4b31      	ldr	r3, [pc, #196]	@ (800d7b0 <dealPerMs+0x118>)
 800d6ea:	781b      	ldrb	r3, [r3, #0]
 800d6ec:	2b13      	cmp	r3, #19
 800d6ee:	d905      	bls.n	800d6fc <dealPerMs+0x64>
    {
        _20msCnt = 0;
 800d6f0:	4b2f      	ldr	r3, [pc, #188]	@ (800d7b0 <dealPerMs+0x118>)
 800d6f2:	2200      	movs	r2, #0
 800d6f4:	701a      	strb	r2, [r3, #0]
        _20msFlag = 1;
 800d6f6:	4b2f      	ldr	r3, [pc, #188]	@ (800d7b4 <dealPerMs+0x11c>)
 800d6f8:	2201      	movs	r2, #1
 800d6fa:	701a      	strb	r2, [r3, #0]
    }

    if (++_30msCnt >= 30)
 800d6fc:	4b2e      	ldr	r3, [pc, #184]	@ (800d7b8 <dealPerMs+0x120>)
 800d6fe:	781b      	ldrb	r3, [r3, #0]
 800d700:	3301      	adds	r3, #1
 800d702:	b2da      	uxtb	r2, r3
 800d704:	4b2c      	ldr	r3, [pc, #176]	@ (800d7b8 <dealPerMs+0x120>)
 800d706:	701a      	strb	r2, [r3, #0]
 800d708:	4b2b      	ldr	r3, [pc, #172]	@ (800d7b8 <dealPerMs+0x120>)
 800d70a:	781b      	ldrb	r3, [r3, #0]
 800d70c:	2b1d      	cmp	r3, #29
 800d70e:	d905      	bls.n	800d71c <dealPerMs+0x84>
    {
        _30msCnt = 0;
 800d710:	4b29      	ldr	r3, [pc, #164]	@ (800d7b8 <dealPerMs+0x120>)
 800d712:	2200      	movs	r2, #0
 800d714:	701a      	strb	r2, [r3, #0]
        _30msFlag = 1;
 800d716:	4b29      	ldr	r3, [pc, #164]	@ (800d7bc <dealPerMs+0x124>)
 800d718:	2201      	movs	r2, #1
 800d71a:	701a      	strb	r2, [r3, #0]
    }

    if (++_100msCnt >= 100)
 800d71c:	4b28      	ldr	r3, [pc, #160]	@ (800d7c0 <dealPerMs+0x128>)
 800d71e:	781b      	ldrb	r3, [r3, #0]
 800d720:	3301      	adds	r3, #1
 800d722:	b2da      	uxtb	r2, r3
 800d724:	4b26      	ldr	r3, [pc, #152]	@ (800d7c0 <dealPerMs+0x128>)
 800d726:	701a      	strb	r2, [r3, #0]
 800d728:	4b25      	ldr	r3, [pc, #148]	@ (800d7c0 <dealPerMs+0x128>)
 800d72a:	781b      	ldrb	r3, [r3, #0]
 800d72c:	2b63      	cmp	r3, #99	@ 0x63
 800d72e:	d905      	bls.n	800d73c <dealPerMs+0xa4>
    {
        _100msCnt = 0;
 800d730:	4b23      	ldr	r3, [pc, #140]	@ (800d7c0 <dealPerMs+0x128>)
 800d732:	2200      	movs	r2, #0
 800d734:	701a      	strb	r2, [r3, #0]
        _100msFlag = 1;
 800d736:	4b23      	ldr	r3, [pc, #140]	@ (800d7c4 <dealPerMs+0x12c>)
 800d738:	2201      	movs	r2, #1
 800d73a:	701a      	strb	r2, [r3, #0]
    }

    if (++_500msCnt >= 500)
 800d73c:	4b22      	ldr	r3, [pc, #136]	@ (800d7c8 <dealPerMs+0x130>)
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	3301      	adds	r3, #1
 800d742:	4a21      	ldr	r2, [pc, #132]	@ (800d7c8 <dealPerMs+0x130>)
 800d744:	6013      	str	r3, [r2, #0]
 800d746:	4b20      	ldr	r3, [pc, #128]	@ (800d7c8 <dealPerMs+0x130>)
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800d74e:	d305      	bcc.n	800d75c <dealPerMs+0xc4>
    {
        _500msCnt = 0;
 800d750:	4b1d      	ldr	r3, [pc, #116]	@ (800d7c8 <dealPerMs+0x130>)
 800d752:	2200      	movs	r2, #0
 800d754:	601a      	str	r2, [r3, #0]
        _500msFlag = 1;
 800d756:	4b1d      	ldr	r3, [pc, #116]	@ (800d7cc <dealPerMs+0x134>)
 800d758:	2201      	movs	r2, #1
 800d75a:	701a      	strb	r2, [r3, #0]

        cnt = 0;
    }

#else
    frequence = 50;
 800d75c:	4b1c      	ldr	r3, [pc, #112]	@ (800d7d0 <dealPerMs+0x138>)
 800d75e:	2232      	movs	r2, #50	@ 0x32
 800d760:	701a      	strb	r2, [r3, #0]
            _1s = 1;
        }
    }
#else

    if (++_1msCnt >= 1000)
 800d762:	4b1c      	ldr	r3, [pc, #112]	@ (800d7d4 <dealPerMs+0x13c>)
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	3301      	adds	r3, #1
 800d768:	4a1a      	ldr	r2, [pc, #104]	@ (800d7d4 <dealPerMs+0x13c>)
 800d76a:	6013      	str	r3, [r2, #0]
 800d76c:	4b19      	ldr	r3, [pc, #100]	@ (800d7d4 <dealPerMs+0x13c>)
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d774:	d305      	bcc.n	800d782 <dealPerMs+0xea>
    {
        _1msCnt = 0;
 800d776:	4b17      	ldr	r3, [pc, #92]	@ (800d7d4 <dealPerMs+0x13c>)
 800d778:	2200      	movs	r2, #0
 800d77a:	601a      	str	r2, [r3, #0]
        _1s = 1;
 800d77c:	4b16      	ldr	r3, [pc, #88]	@ (800d7d8 <dealPerMs+0x140>)
 800d77e:	2201      	movs	r2, #1
 800d780:	701a      	strb	r2, [r3, #0]
    }
#endif
#if SPEED_UP
    _1s = 1;
#endif
    _1ms = 1;
 800d782:	4b16      	ldr	r3, [pc, #88]	@ (800d7dc <dealPerMs+0x144>)
 800d784:	2201      	movs	r2, #1
 800d786:	701a      	strb	r2, [r3, #0]
        memorize();
        // beepOnce();
    }
#else
    if (withoutZeroCnt < ZERO_ERR_TIME)
        withoutZeroCnt++;
 800d788:	4b15      	ldr	r3, [pc, #84]	@ (800d7e0 <dealPerMs+0x148>)
 800d78a:	781b      	ldrb	r3, [r3, #0]
 800d78c:	3301      	adds	r3, #1
 800d78e:	b2da      	uxtb	r2, r3
 800d790:	4b13      	ldr	r3, [pc, #76]	@ (800d7e0 <dealPerMs+0x148>)
 800d792:	701a      	strb	r2, [r3, #0]
    //             }
    //         }
    //         //	else
    //     }
    // #endif
}
 800d794:	bf00      	nop
 800d796:	46bd      	mov	sp, r7
 800d798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d79c:	4770      	bx	lr
 800d79e:	bf00      	nop
 800d7a0:	2000092d 	.word	0x2000092d
 800d7a4:	20000926 	.word	0x20000926
 800d7a8:	2000092e 	.word	0x2000092e
 800d7ac:	20000927 	.word	0x20000927
 800d7b0:	2000092f 	.word	0x2000092f
 800d7b4:	20000928 	.word	0x20000928
 800d7b8:	20000930 	.word	0x20000930
 800d7bc:	20000929 	.word	0x20000929
 800d7c0:	20000931 	.word	0x20000931
 800d7c4:	2000092a 	.word	0x2000092a
 800d7c8:	20000934 	.word	0x20000934
 800d7cc:	2000092b 	.word	0x2000092b
 800d7d0:	20000924 	.word	0x20000924
 800d7d4:	20000920 	.word	0x20000920
 800d7d8:	2000091c 	.word	0x2000091c
 800d7dc:	2000091d 	.word	0x2000091d
 800d7e0:	20000925 	.word	0x20000925

0800d7e4 <get5MsFlag>:
bool getCrossZero()
{
    return crossZero;
}
bool get5MsFlag()
{
 800d7e4:	b480      	push	{r7}
 800d7e6:	af00      	add	r7, sp, #0
    if (_5msFlag)
 800d7e8:	4b07      	ldr	r3, [pc, #28]	@ (800d808 <get5MsFlag+0x24>)
 800d7ea:	781b      	ldrb	r3, [r3, #0]
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d004      	beq.n	800d7fa <get5MsFlag+0x16>
    {
        _5msFlag = 0;
 800d7f0:	4b05      	ldr	r3, [pc, #20]	@ (800d808 <get5MsFlag+0x24>)
 800d7f2:	2200      	movs	r2, #0
 800d7f4:	701a      	strb	r2, [r3, #0]
        return 1;
 800d7f6:	2301      	movs	r3, #1
 800d7f8:	e000      	b.n	800d7fc <get5MsFlag+0x18>
    }
    else
    {
        return 0;
 800d7fa:	2300      	movs	r3, #0
    }
}
 800d7fc:	4618      	mov	r0, r3
 800d7fe:	46bd      	mov	sp, r7
 800d800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d804:	4770      	bx	lr
 800d806:	bf00      	nop
 800d808:	20000926 	.word	0x20000926

0800d80c <get100MsFlag>:
        return 0;
    }
}

bool get100MsFlag()
{
 800d80c:	b480      	push	{r7}
 800d80e:	af00      	add	r7, sp, #0
    if (_100msFlag)
 800d810:	4b07      	ldr	r3, [pc, #28]	@ (800d830 <get100MsFlag+0x24>)
 800d812:	781b      	ldrb	r3, [r3, #0]
 800d814:	2b00      	cmp	r3, #0
 800d816:	d004      	beq.n	800d822 <get100MsFlag+0x16>
    {
        _100msFlag = 0;
 800d818:	4b05      	ldr	r3, [pc, #20]	@ (800d830 <get100MsFlag+0x24>)
 800d81a:	2200      	movs	r2, #0
 800d81c:	701a      	strb	r2, [r3, #0]
        return 1;
 800d81e:	2301      	movs	r3, #1
 800d820:	e000      	b.n	800d824 <get100MsFlag+0x18>
    }
    else
    {
        return 0;
 800d822:	2300      	movs	r3, #0
    }
}
 800d824:	4618      	mov	r0, r3
 800d826:	46bd      	mov	sp, r7
 800d828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d82c:	4770      	bx	lr
 800d82e:	bf00      	nop
 800d830:	2000092a 	.word	0x2000092a

0800d834 <get500MsFlag>:

bool get500MsFlag()
{
 800d834:	b480      	push	{r7}
 800d836:	af00      	add	r7, sp, #0
    if (_500msFlag)
 800d838:	4b07      	ldr	r3, [pc, #28]	@ (800d858 <get500MsFlag+0x24>)
 800d83a:	781b      	ldrb	r3, [r3, #0]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d004      	beq.n	800d84a <get500MsFlag+0x16>
    {
        _500msFlag = 0;
 800d840:	4b05      	ldr	r3, [pc, #20]	@ (800d858 <get500MsFlag+0x24>)
 800d842:	2200      	movs	r2, #0
 800d844:	701a      	strb	r2, [r3, #0]
        return 1;
 800d846:	2301      	movs	r3, #1
 800d848:	e000      	b.n	800d84c <get500MsFlag+0x18>
    }
    else
    {
        return 0;
 800d84a:	2300      	movs	r3, #0
    }
 800d84c:	4618      	mov	r0, r3
 800d84e:	46bd      	mov	sp, r7
 800d850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d854:	4770      	bx	lr
 800d856:	bf00      	nop
 800d858:	2000092b 	.word	0x2000092b

0800d85c <setTorque>:
//     motor->startPwm(d1, d2, d3);
// }

// Park*SVPWM
void setTorque(FocMotor *motor, float Uq, float Ud, float angle_el)
{
 800d85c:	b580      	push	{r7, lr}
 800d85e:	b092      	sub	sp, #72	@ 0x48
 800d860:	af00      	add	r7, sp, #0
 800d862:	60f8      	str	r0, [r7, #12]
 800d864:	ed87 0a02 	vstr	s0, [r7, #8]
 800d868:	edc7 0a01 	vstr	s1, [r7, #4]
 800d86c:	ed87 1a00 	vstr	s2, [r7]

    Uq = _constrain(Uq, -UqMAX, UqMAX);
 800d870:	edd7 7a02 	vldr	s15, [r7, #8]
 800d874:	ed9f 7ac9 	vldr	s14, [pc, #804]	@ 800db9c <setTorque+0x340>
 800d878:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d87c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d880:	d501      	bpl.n	800d886 <setTorque+0x2a>
 800d882:	4bc7      	ldr	r3, [pc, #796]	@ (800dba0 <setTorque+0x344>)
 800d884:	e00b      	b.n	800d89e <setTorque+0x42>
 800d886:	edd7 7a02 	vldr	s15, [r7, #8]
 800d88a:	ed9f 7ac6 	vldr	s14, [pc, #792]	@ 800dba4 <setTorque+0x348>
 800d88e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d896:	dd01      	ble.n	800d89c <setTorque+0x40>
 800d898:	4bc3      	ldr	r3, [pc, #780]	@ (800dba8 <setTorque+0x34c>)
 800d89a:	e000      	b.n	800d89e <setTorque+0x42>
 800d89c:	68bb      	ldr	r3, [r7, #8]
 800d89e:	60bb      	str	r3, [r7, #8]

    float ct;
    float st;
    _sincos(angle_el, &st, &ct);
 800d8a0:	f107 0214 	add.w	r2, r7, #20
 800d8a4:	f107 0310 	add.w	r3, r7, #16
 800d8a8:	4611      	mov	r1, r2
 800d8aa:	4618      	mov	r0, r3
 800d8ac:	ed97 0a00 	vldr	s0, [r7]
 800d8b0:	f7ff fc62 	bl	800d178 <_sincos>
    // Park
    float Ualpha = Ud * ct - Uq * st;
 800d8b4:	ed97 7a05 	vldr	s14, [r7, #20]
 800d8b8:	edd7 7a01 	vldr	s15, [r7, #4]
 800d8bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d8c0:	edd7 6a04 	vldr	s13, [r7, #16]
 800d8c4:	edd7 7a02 	vldr	s15, [r7, #8]
 800d8c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d8cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d8d0:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    float Ubeta = Uq * ct + Ud * st;
 800d8d4:	ed97 7a05 	vldr	s14, [r7, #20]
 800d8d8:	edd7 7a02 	vldr	s15, [r7, #8]
 800d8dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d8e0:	edd7 6a04 	vldr	s13, [r7, #16]
 800d8e4:	edd7 7a01 	vldr	s15, [r7, #4]
 800d8e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d8ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d8f0:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    uint32_t d1, d2, d3;
    float tFirst, tSecond;
    float K = _SQRT3 * HALP_PWM_PERIOD / U_DC;
 800d8f4:	4bad      	ldr	r3, [pc, #692]	@ (800dbac <setTorque+0x350>)
 800d8f6:	633b      	str	r3, [r7, #48]	@ 0x30
    float X = K * Ubeta;
 800d8f8:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800d8fc:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800d900:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d904:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float Y = K * (_SQRT3 * Ualpha / 2.0f - Ubeta / 2.0f);
 800d908:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800d90c:	ed9f 7aa8 	vldr	s14, [pc, #672]	@ 800dbb0 <setTorque+0x354>
 800d910:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d914:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800d918:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800d91c:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 800d920:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800d924:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800d928:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d92c:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800d930:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d934:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float Z = K * (-_SQRT3 * Ualpha / 2.0f - Ubeta / 2.0f);
 800d938:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800d93c:	ed9f 7a9d 	vldr	s14, [pc, #628]	@ 800dbb4 <setTorque+0x358>
 800d940:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d944:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800d948:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800d94c:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 800d950:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800d954:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800d958:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d95c:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800d960:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d964:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    uint8_t sector = sectorRemap[(X > 0.0f) + ((Y > 0.0f) << 1) + ((Z > 0.0f) << 2)]; // sector = A + 2B + 4C
 800d968:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800d96c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d970:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d974:	bfcc      	ite	gt
 800d976:	2301      	movgt	r3, #1
 800d978:	2300      	movle	r3, #0
 800d97a:	b2db      	uxtb	r3, r3
 800d97c:	461a      	mov	r2, r3
 800d97e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800d982:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d98a:	dd01      	ble.n	800d990 <setTorque+0x134>
 800d98c:	2302      	movs	r3, #2
 800d98e:	e000      	b.n	800d992 <setTorque+0x136>
 800d990:	2300      	movs	r3, #0
 800d992:	4413      	add	r3, r2
 800d994:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800d998:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d99c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9a0:	dd01      	ble.n	800d9a6 <setTorque+0x14a>
 800d9a2:	2204      	movs	r2, #4
 800d9a4:	e000      	b.n	800d9a8 <setTorque+0x14c>
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	4413      	add	r3, r2
 800d9aa:	4a83      	ldr	r2, [pc, #524]	@ (800dbb8 <setTorque+0x35c>)
 800d9ac:	5cd3      	ldrb	r3, [r2, r3]
 800d9ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    switch (sector)
 800d9b2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800d9b6:	3b01      	subs	r3, #1
 800d9b8:	2b05      	cmp	r3, #5
 800d9ba:	f200 8171 	bhi.w	800dca0 <setTorque+0x444>
 800d9be:	a201      	add	r2, pc, #4	@ (adr r2, 800d9c4 <setTorque+0x168>)
 800d9c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9c4:	0800d9dd 	.word	0x0800d9dd
 800d9c8:	0800da45 	.word	0x0800da45
 800d9cc:	0800dabd 	.word	0x0800dabd
 800d9d0:	0800db25 	.word	0x0800db25
 800d9d4:	0800dbc1 	.word	0x0800dbc1
 800d9d8:	0800dc29 	.word	0x0800dc29
    {
    case 1:
        tFirst = Y;
 800d9dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9de:	61fb      	str	r3, [r7, #28]
        tSecond = X;
 800d9e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9e2:	61bb      	str	r3, [r7, #24]

        d1 = (HALP_PWM_PERIOD - tFirst - tSecond) / 2.0f;
 800d9e4:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 800dbbc <setTorque+0x360>
 800d9e8:	edd7 7a07 	vldr	s15, [r7, #28]
 800d9ec:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d9f0:	edd7 7a06 	vldr	s15, [r7, #24]
 800d9f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d9f8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800d9fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800da00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800da04:	ee17 3a90 	vmov	r3, s15
 800da08:	647b      	str	r3, [r7, #68]	@ 0x44
        d2 = d1 + tFirst;
 800da0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da0c:	ee07 3a90 	vmov	s15, r3
 800da10:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800da14:	edd7 7a07 	vldr	s15, [r7, #28]
 800da18:	ee77 7a27 	vadd.f32	s15, s14, s15
 800da1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800da20:	ee17 3a90 	vmov	r3, s15
 800da24:	643b      	str	r3, [r7, #64]	@ 0x40
        d3 = d2 + tSecond;
 800da26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da28:	ee07 3a90 	vmov	s15, r3
 800da2c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800da30:	edd7 7a06 	vldr	s15, [r7, #24]
 800da34:	ee77 7a27 	vadd.f32	s15, s14, s15
 800da38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800da3c:	ee17 3a90 	vmov	r3, s15
 800da40:	63fb      	str	r3, [r7, #60]	@ 0x3c

        break;
 800da42:	e12d      	b.n	800dca0 <setTorque+0x444>
    case 2:
        tFirst = -Y;
 800da44:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800da48:	eef1 7a67 	vneg.f32	s15, s15
 800da4c:	edc7 7a07 	vstr	s15, [r7, #28]
        tSecond = -Z;
 800da50:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800da54:	eef1 7a67 	vneg.f32	s15, s15
 800da58:	edc7 7a06 	vstr	s15, [r7, #24]

        d2 = (HALP_PWM_PERIOD - tFirst - tSecond) / 2.0f;
 800da5c:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 800dbbc <setTorque+0x360>
 800da60:	edd7 7a07 	vldr	s15, [r7, #28]
 800da64:	ee37 7a67 	vsub.f32	s14, s14, s15
 800da68:	edd7 7a06 	vldr	s15, [r7, #24]
 800da6c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800da70:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800da74:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800da78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800da7c:	ee17 3a90 	vmov	r3, s15
 800da80:	643b      	str	r3, [r7, #64]	@ 0x40
        d1 = d2 + tFirst;
 800da82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da84:	ee07 3a90 	vmov	s15, r3
 800da88:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800da8c:	edd7 7a07 	vldr	s15, [r7, #28]
 800da90:	ee77 7a27 	vadd.f32	s15, s14, s15
 800da94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800da98:	ee17 3a90 	vmov	r3, s15
 800da9c:	647b      	str	r3, [r7, #68]	@ 0x44
        d3 = d1 + tSecond;
 800da9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800daa0:	ee07 3a90 	vmov	s15, r3
 800daa4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800daa8:	edd7 7a06 	vldr	s15, [r7, #24]
 800daac:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dab0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dab4:	ee17 3a90 	vmov	r3, s15
 800dab8:	63fb      	str	r3, [r7, #60]	@ 0x3c

        break;
 800daba:	e0f1      	b.n	800dca0 <setTorque+0x444>
    case 3:
        tFirst = X;
 800dabc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dabe:	61fb      	str	r3, [r7, #28]
        tSecond = Z;
 800dac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dac2:	61bb      	str	r3, [r7, #24]

        d2 = (HALP_PWM_PERIOD - tFirst - tSecond) / 2.0f;
 800dac4:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 800dbbc <setTorque+0x360>
 800dac8:	edd7 7a07 	vldr	s15, [r7, #28]
 800dacc:	ee37 7a67 	vsub.f32	s14, s14, s15
 800dad0:	edd7 7a06 	vldr	s15, [r7, #24]
 800dad4:	ee37 7a67 	vsub.f32	s14, s14, s15
 800dad8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800dadc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800dae0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dae4:	ee17 3a90 	vmov	r3, s15
 800dae8:	643b      	str	r3, [r7, #64]	@ 0x40
        d3 = d2 + tFirst;
 800daea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800daec:	ee07 3a90 	vmov	s15, r3
 800daf0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800daf4:	edd7 7a07 	vldr	s15, [r7, #28]
 800daf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dafc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800db00:	ee17 3a90 	vmov	r3, s15
 800db04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        d1 = d3 + tSecond;
 800db06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800db08:	ee07 3a90 	vmov	s15, r3
 800db0c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800db10:	edd7 7a06 	vldr	s15, [r7, #24]
 800db14:	ee77 7a27 	vadd.f32	s15, s14, s15
 800db18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800db1c:	ee17 3a90 	vmov	r3, s15
 800db20:	647b      	str	r3, [r7, #68]	@ 0x44

        break;
 800db22:	e0bd      	b.n	800dca0 <setTorque+0x444>
    case 4:
        tFirst = -X;
 800db24:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800db28:	eef1 7a67 	vneg.f32	s15, s15
 800db2c:	edc7 7a07 	vstr	s15, [r7, #28]
        tSecond = -Y;
 800db30:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800db34:	eef1 7a67 	vneg.f32	s15, s15
 800db38:	edc7 7a06 	vstr	s15, [r7, #24]

        d3 = (HALP_PWM_PERIOD - tFirst - tSecond) / 2.0f;
 800db3c:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800dbbc <setTorque+0x360>
 800db40:	edd7 7a07 	vldr	s15, [r7, #28]
 800db44:	ee37 7a67 	vsub.f32	s14, s14, s15
 800db48:	edd7 7a06 	vldr	s15, [r7, #24]
 800db4c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800db50:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800db54:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800db58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800db5c:	ee17 3a90 	vmov	r3, s15
 800db60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        d2 = d3 + tFirst;
 800db62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800db64:	ee07 3a90 	vmov	s15, r3
 800db68:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800db6c:	edd7 7a07 	vldr	s15, [r7, #28]
 800db70:	ee77 7a27 	vadd.f32	s15, s14, s15
 800db74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800db78:	ee17 3a90 	vmov	r3, s15
 800db7c:	643b      	str	r3, [r7, #64]	@ 0x40
        d1 = d2 + tSecond;
 800db7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800db80:	ee07 3a90 	vmov	s15, r3
 800db84:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800db88:	edd7 7a06 	vldr	s15, [r7, #24]
 800db8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800db90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800db94:	ee17 3a90 	vmov	r3, s15
 800db98:	647b      	str	r3, [r7, #68]	@ 0x44

        break;
 800db9a:	e081      	b.n	800dca0 <setTorque+0x444>
 800db9c:	c0ddb3d7 	.word	0xc0ddb3d7
 800dba0:	c0ddb3d7 	.word	0xc0ddb3d7
 800dba4:	40ddb3d7 	.word	0x40ddb3d7
 800dba8:	40ddb3d7 	.word	0x40ddb3d7
 800dbac:	4490566b 	.word	0x4490566b
 800dbb0:	3fddb3d7 	.word	0x3fddb3d7
 800dbb4:	bfddb3d7 	.word	0xbfddb3d7
 800dbb8:	080127c8 	.word	0x080127c8
 800dbbc:	45fa0000 	.word	0x45fa0000

    case 5:
        tFirst = Z;
 800dbc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbc2:	61fb      	str	r3, [r7, #28]
        tSecond = Y;
 800dbc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbc6:	61bb      	str	r3, [r7, #24]

        d3 = (HALP_PWM_PERIOD - tFirst - tSecond) / 2.0f;
 800dbc8:	ed1f 7a04 	vldr	s14, [pc, #-16]	@ 800dbbc <setTorque+0x360>
 800dbcc:	edd7 7a07 	vldr	s15, [r7, #28]
 800dbd0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800dbd4:	edd7 7a06 	vldr	s15, [r7, #24]
 800dbd8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800dbdc:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800dbe0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800dbe4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dbe8:	ee17 3a90 	vmov	r3, s15
 800dbec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        d1 = d3 + tFirst;
 800dbee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dbf0:	ee07 3a90 	vmov	s15, r3
 800dbf4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800dbf8:	edd7 7a07 	vldr	s15, [r7, #28]
 800dbfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dc00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dc04:	ee17 3a90 	vmov	r3, s15
 800dc08:	647b      	str	r3, [r7, #68]	@ 0x44
        d2 = d1 + tSecond;
 800dc0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dc0c:	ee07 3a90 	vmov	s15, r3
 800dc10:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800dc14:	edd7 7a06 	vldr	s15, [r7, #24]
 800dc18:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dc1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dc20:	ee17 3a90 	vmov	r3, s15
 800dc24:	643b      	str	r3, [r7, #64]	@ 0x40

        break;
 800dc26:	e03b      	b.n	800dca0 <setTorque+0x444>

    case 6:
        tFirst = -Z;
 800dc28:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800dc2c:	eef1 7a67 	vneg.f32	s15, s15
 800dc30:	edc7 7a07 	vstr	s15, [r7, #28]
        tSecond = -X;
 800dc34:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800dc38:	eef1 7a67 	vneg.f32	s15, s15
 800dc3c:	edc7 7a06 	vstr	s15, [r7, #24]

        d1 = (HALP_PWM_PERIOD - tFirst - tSecond) / 2.0f;
 800dc40:	ed1f 7a22 	vldr	s14, [pc, #-136]	@ 800dbbc <setTorque+0x360>
 800dc44:	edd7 7a07 	vldr	s15, [r7, #28]
 800dc48:	ee37 7a67 	vsub.f32	s14, s14, s15
 800dc4c:	edd7 7a06 	vldr	s15, [r7, #24]
 800dc50:	ee37 7a67 	vsub.f32	s14, s14, s15
 800dc54:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800dc58:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800dc5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dc60:	ee17 3a90 	vmov	r3, s15
 800dc64:	647b      	str	r3, [r7, #68]	@ 0x44
        d3 = d1 + tFirst;
 800dc66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dc68:	ee07 3a90 	vmov	s15, r3
 800dc6c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800dc70:	edd7 7a07 	vldr	s15, [r7, #28]
 800dc74:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dc78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dc7c:	ee17 3a90 	vmov	r3, s15
 800dc80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        d2 = d3 + tSecond;
 800dc82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc84:	ee07 3a90 	vmov	s15, r3
 800dc88:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800dc8c:	edd7 7a06 	vldr	s15, [r7, #24]
 800dc90:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dc94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dc98:	ee17 3a90 	vmov	r3, s15
 800dc9c:	643b      	str	r3, [r7, #64]	@ 0x40

        break;
 800dc9e:	bf00      	nop
    }
// #if SHOW_WAVE
    motor->d1 = d1;
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dca4:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    motor->d2 = d2;
 800dca8:	68fb      	ldr	r3, [r7, #12]
 800dcaa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dcac:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
    motor->d3 = d3;
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800dcb4:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
// #endif
    motor->updatePwm(d1, d2, d3);
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800dcbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dcc0:	b290      	uxth	r0, r2
 800dcc2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dcc4:	b291      	uxth	r1, r2
 800dcc6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800dcc8:	b292      	uxth	r2, r2
 800dcca:	4798      	blx	r3
}
 800dccc:	bf00      	nop
 800dcce:	3748      	adds	r7, #72	@ 0x48
 800dcd0:	46bd      	mov	sp, r7
 800dcd2:	bd80      	pop	{r7, pc}

0800dcd4 <atof>:
 800dcd4:	2100      	movs	r1, #0
 800dcd6:	f000 be09 	b.w	800e8ec <strtod>

0800dcda <sulp>:
 800dcda:	b570      	push	{r4, r5, r6, lr}
 800dcdc:	4604      	mov	r4, r0
 800dcde:	460d      	mov	r5, r1
 800dce0:	ec45 4b10 	vmov	d0, r4, r5
 800dce4:	4616      	mov	r6, r2
 800dce6:	f003 fc7b 	bl	80115e0 <__ulp>
 800dcea:	ec51 0b10 	vmov	r0, r1, d0
 800dcee:	b17e      	cbz	r6, 800dd10 <sulp+0x36>
 800dcf0:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800dcf4:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	dd09      	ble.n	800dd10 <sulp+0x36>
 800dcfc:	051b      	lsls	r3, r3, #20
 800dcfe:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800dd02:	2400      	movs	r4, #0
 800dd04:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800dd08:	4622      	mov	r2, r4
 800dd0a:	462b      	mov	r3, r5
 800dd0c:	f7f2 fc9c 	bl	8000648 <__aeabi_dmul>
 800dd10:	ec41 0b10 	vmov	d0, r0, r1
 800dd14:	bd70      	pop	{r4, r5, r6, pc}
	...

0800dd18 <_strtod_l>:
 800dd18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd1c:	b09f      	sub	sp, #124	@ 0x7c
 800dd1e:	460c      	mov	r4, r1
 800dd20:	9217      	str	r2, [sp, #92]	@ 0x5c
 800dd22:	2200      	movs	r2, #0
 800dd24:	921a      	str	r2, [sp, #104]	@ 0x68
 800dd26:	9005      	str	r0, [sp, #20]
 800dd28:	f04f 0a00 	mov.w	sl, #0
 800dd2c:	f04f 0b00 	mov.w	fp, #0
 800dd30:	460a      	mov	r2, r1
 800dd32:	9219      	str	r2, [sp, #100]	@ 0x64
 800dd34:	7811      	ldrb	r1, [r2, #0]
 800dd36:	292b      	cmp	r1, #43	@ 0x2b
 800dd38:	d04a      	beq.n	800ddd0 <_strtod_l+0xb8>
 800dd3a:	d838      	bhi.n	800ddae <_strtod_l+0x96>
 800dd3c:	290d      	cmp	r1, #13
 800dd3e:	d832      	bhi.n	800dda6 <_strtod_l+0x8e>
 800dd40:	2908      	cmp	r1, #8
 800dd42:	d832      	bhi.n	800ddaa <_strtod_l+0x92>
 800dd44:	2900      	cmp	r1, #0
 800dd46:	d03b      	beq.n	800ddc0 <_strtod_l+0xa8>
 800dd48:	2200      	movs	r2, #0
 800dd4a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800dd4c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800dd4e:	782a      	ldrb	r2, [r5, #0]
 800dd50:	2a30      	cmp	r2, #48	@ 0x30
 800dd52:	f040 80b3 	bne.w	800debc <_strtod_l+0x1a4>
 800dd56:	786a      	ldrb	r2, [r5, #1]
 800dd58:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800dd5c:	2a58      	cmp	r2, #88	@ 0x58
 800dd5e:	d16e      	bne.n	800de3e <_strtod_l+0x126>
 800dd60:	9302      	str	r3, [sp, #8]
 800dd62:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd64:	9301      	str	r3, [sp, #4]
 800dd66:	ab1a      	add	r3, sp, #104	@ 0x68
 800dd68:	9300      	str	r3, [sp, #0]
 800dd6a:	4a8e      	ldr	r2, [pc, #568]	@ (800dfa4 <_strtod_l+0x28c>)
 800dd6c:	9805      	ldr	r0, [sp, #20]
 800dd6e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800dd70:	a919      	add	r1, sp, #100	@ 0x64
 800dd72:	f002 fd27 	bl	80107c4 <__gethex>
 800dd76:	f010 060f 	ands.w	r6, r0, #15
 800dd7a:	4604      	mov	r4, r0
 800dd7c:	d005      	beq.n	800dd8a <_strtod_l+0x72>
 800dd7e:	2e06      	cmp	r6, #6
 800dd80:	d128      	bne.n	800ddd4 <_strtod_l+0xbc>
 800dd82:	3501      	adds	r5, #1
 800dd84:	2300      	movs	r3, #0
 800dd86:	9519      	str	r5, [sp, #100]	@ 0x64
 800dd88:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dd8a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	f040 858e 	bne.w	800e8ae <_strtod_l+0xb96>
 800dd92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd94:	b1cb      	cbz	r3, 800ddca <_strtod_l+0xb2>
 800dd96:	4652      	mov	r2, sl
 800dd98:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800dd9c:	ec43 2b10 	vmov	d0, r2, r3
 800dda0:	b01f      	add	sp, #124	@ 0x7c
 800dda2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dda6:	2920      	cmp	r1, #32
 800dda8:	d1ce      	bne.n	800dd48 <_strtod_l+0x30>
 800ddaa:	3201      	adds	r2, #1
 800ddac:	e7c1      	b.n	800dd32 <_strtod_l+0x1a>
 800ddae:	292d      	cmp	r1, #45	@ 0x2d
 800ddb0:	d1ca      	bne.n	800dd48 <_strtod_l+0x30>
 800ddb2:	2101      	movs	r1, #1
 800ddb4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ddb6:	1c51      	adds	r1, r2, #1
 800ddb8:	9119      	str	r1, [sp, #100]	@ 0x64
 800ddba:	7852      	ldrb	r2, [r2, #1]
 800ddbc:	2a00      	cmp	r2, #0
 800ddbe:	d1c5      	bne.n	800dd4c <_strtod_l+0x34>
 800ddc0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ddc2:	9419      	str	r4, [sp, #100]	@ 0x64
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	f040 8570 	bne.w	800e8aa <_strtod_l+0xb92>
 800ddca:	4652      	mov	r2, sl
 800ddcc:	465b      	mov	r3, fp
 800ddce:	e7e5      	b.n	800dd9c <_strtod_l+0x84>
 800ddd0:	2100      	movs	r1, #0
 800ddd2:	e7ef      	b.n	800ddb4 <_strtod_l+0x9c>
 800ddd4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ddd6:	b13a      	cbz	r2, 800dde8 <_strtod_l+0xd0>
 800ddd8:	2135      	movs	r1, #53	@ 0x35
 800ddda:	a81c      	add	r0, sp, #112	@ 0x70
 800dddc:	f003 fcfa 	bl	80117d4 <__copybits>
 800dde0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dde2:	9805      	ldr	r0, [sp, #20]
 800dde4:	f003 f8c8 	bl	8010f78 <_Bfree>
 800dde8:	3e01      	subs	r6, #1
 800ddea:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800ddec:	2e04      	cmp	r6, #4
 800ddee:	d806      	bhi.n	800ddfe <_strtod_l+0xe6>
 800ddf0:	e8df f006 	tbb	[pc, r6]
 800ddf4:	201d0314 	.word	0x201d0314
 800ddf8:	14          	.byte	0x14
 800ddf9:	00          	.byte	0x00
 800ddfa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ddfe:	05e1      	lsls	r1, r4, #23
 800de00:	bf48      	it	mi
 800de02:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800de06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800de0a:	0d1b      	lsrs	r3, r3, #20
 800de0c:	051b      	lsls	r3, r3, #20
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d1bb      	bne.n	800dd8a <_strtod_l+0x72>
 800de12:	f001 fd8d 	bl	800f930 <__errno>
 800de16:	2322      	movs	r3, #34	@ 0x22
 800de18:	6003      	str	r3, [r0, #0]
 800de1a:	e7b6      	b.n	800dd8a <_strtod_l+0x72>
 800de1c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800de20:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800de24:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800de28:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800de2c:	e7e7      	b.n	800ddfe <_strtod_l+0xe6>
 800de2e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800dfac <_strtod_l+0x294>
 800de32:	e7e4      	b.n	800ddfe <_strtod_l+0xe6>
 800de34:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800de38:	f04f 3aff 	mov.w	sl, #4294967295
 800de3c:	e7df      	b.n	800ddfe <_strtod_l+0xe6>
 800de3e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800de40:	1c5a      	adds	r2, r3, #1
 800de42:	9219      	str	r2, [sp, #100]	@ 0x64
 800de44:	785b      	ldrb	r3, [r3, #1]
 800de46:	2b30      	cmp	r3, #48	@ 0x30
 800de48:	d0f9      	beq.n	800de3e <_strtod_l+0x126>
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d09d      	beq.n	800dd8a <_strtod_l+0x72>
 800de4e:	2301      	movs	r3, #1
 800de50:	9309      	str	r3, [sp, #36]	@ 0x24
 800de52:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800de54:	930c      	str	r3, [sp, #48]	@ 0x30
 800de56:	2300      	movs	r3, #0
 800de58:	9308      	str	r3, [sp, #32]
 800de5a:	930a      	str	r3, [sp, #40]	@ 0x28
 800de5c:	461f      	mov	r7, r3
 800de5e:	220a      	movs	r2, #10
 800de60:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800de62:	7805      	ldrb	r5, [r0, #0]
 800de64:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800de68:	b2d9      	uxtb	r1, r3
 800de6a:	2909      	cmp	r1, #9
 800de6c:	d928      	bls.n	800dec0 <_strtod_l+0x1a8>
 800de6e:	494e      	ldr	r1, [pc, #312]	@ (800dfa8 <_strtod_l+0x290>)
 800de70:	2201      	movs	r2, #1
 800de72:	f001 fd01 	bl	800f878 <strncmp>
 800de76:	2800      	cmp	r0, #0
 800de78:	d032      	beq.n	800dee0 <_strtod_l+0x1c8>
 800de7a:	2000      	movs	r0, #0
 800de7c:	462a      	mov	r2, r5
 800de7e:	4681      	mov	r9, r0
 800de80:	463d      	mov	r5, r7
 800de82:	4603      	mov	r3, r0
 800de84:	2a65      	cmp	r2, #101	@ 0x65
 800de86:	d001      	beq.n	800de8c <_strtod_l+0x174>
 800de88:	2a45      	cmp	r2, #69	@ 0x45
 800de8a:	d114      	bne.n	800deb6 <_strtod_l+0x19e>
 800de8c:	b91d      	cbnz	r5, 800de96 <_strtod_l+0x17e>
 800de8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800de90:	4302      	orrs	r2, r0
 800de92:	d095      	beq.n	800ddc0 <_strtod_l+0xa8>
 800de94:	2500      	movs	r5, #0
 800de96:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800de98:	1c62      	adds	r2, r4, #1
 800de9a:	9219      	str	r2, [sp, #100]	@ 0x64
 800de9c:	7862      	ldrb	r2, [r4, #1]
 800de9e:	2a2b      	cmp	r2, #43	@ 0x2b
 800dea0:	d077      	beq.n	800df92 <_strtod_l+0x27a>
 800dea2:	2a2d      	cmp	r2, #45	@ 0x2d
 800dea4:	d07b      	beq.n	800df9e <_strtod_l+0x286>
 800dea6:	f04f 0c00 	mov.w	ip, #0
 800deaa:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800deae:	2909      	cmp	r1, #9
 800deb0:	f240 8082 	bls.w	800dfb8 <_strtod_l+0x2a0>
 800deb4:	9419      	str	r4, [sp, #100]	@ 0x64
 800deb6:	f04f 0800 	mov.w	r8, #0
 800deba:	e0a2      	b.n	800e002 <_strtod_l+0x2ea>
 800debc:	2300      	movs	r3, #0
 800debe:	e7c7      	b.n	800de50 <_strtod_l+0x138>
 800dec0:	2f08      	cmp	r7, #8
 800dec2:	bfd5      	itete	le
 800dec4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800dec6:	9908      	ldrgt	r1, [sp, #32]
 800dec8:	fb02 3301 	mlale	r3, r2, r1, r3
 800decc:	fb02 3301 	mlagt	r3, r2, r1, r3
 800ded0:	f100 0001 	add.w	r0, r0, #1
 800ded4:	bfd4      	ite	le
 800ded6:	930a      	strle	r3, [sp, #40]	@ 0x28
 800ded8:	9308      	strgt	r3, [sp, #32]
 800deda:	3701      	adds	r7, #1
 800dedc:	9019      	str	r0, [sp, #100]	@ 0x64
 800dede:	e7bf      	b.n	800de60 <_strtod_l+0x148>
 800dee0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dee2:	1c5a      	adds	r2, r3, #1
 800dee4:	9219      	str	r2, [sp, #100]	@ 0x64
 800dee6:	785a      	ldrb	r2, [r3, #1]
 800dee8:	b37f      	cbz	r7, 800df4a <_strtod_l+0x232>
 800deea:	4681      	mov	r9, r0
 800deec:	463d      	mov	r5, r7
 800deee:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800def2:	2b09      	cmp	r3, #9
 800def4:	d912      	bls.n	800df1c <_strtod_l+0x204>
 800def6:	2301      	movs	r3, #1
 800def8:	e7c4      	b.n	800de84 <_strtod_l+0x16c>
 800defa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800defc:	1c5a      	adds	r2, r3, #1
 800defe:	9219      	str	r2, [sp, #100]	@ 0x64
 800df00:	785a      	ldrb	r2, [r3, #1]
 800df02:	3001      	adds	r0, #1
 800df04:	2a30      	cmp	r2, #48	@ 0x30
 800df06:	d0f8      	beq.n	800defa <_strtod_l+0x1e2>
 800df08:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800df0c:	2b08      	cmp	r3, #8
 800df0e:	f200 84d3 	bhi.w	800e8b8 <_strtod_l+0xba0>
 800df12:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800df14:	930c      	str	r3, [sp, #48]	@ 0x30
 800df16:	4681      	mov	r9, r0
 800df18:	2000      	movs	r0, #0
 800df1a:	4605      	mov	r5, r0
 800df1c:	3a30      	subs	r2, #48	@ 0x30
 800df1e:	f100 0301 	add.w	r3, r0, #1
 800df22:	d02a      	beq.n	800df7a <_strtod_l+0x262>
 800df24:	4499      	add	r9, r3
 800df26:	eb00 0c05 	add.w	ip, r0, r5
 800df2a:	462b      	mov	r3, r5
 800df2c:	210a      	movs	r1, #10
 800df2e:	4563      	cmp	r3, ip
 800df30:	d10d      	bne.n	800df4e <_strtod_l+0x236>
 800df32:	1c69      	adds	r1, r5, #1
 800df34:	4401      	add	r1, r0
 800df36:	4428      	add	r0, r5
 800df38:	2808      	cmp	r0, #8
 800df3a:	dc16      	bgt.n	800df6a <_strtod_l+0x252>
 800df3c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800df3e:	230a      	movs	r3, #10
 800df40:	fb03 2300 	mla	r3, r3, r0, r2
 800df44:	930a      	str	r3, [sp, #40]	@ 0x28
 800df46:	2300      	movs	r3, #0
 800df48:	e018      	b.n	800df7c <_strtod_l+0x264>
 800df4a:	4638      	mov	r0, r7
 800df4c:	e7da      	b.n	800df04 <_strtod_l+0x1ec>
 800df4e:	2b08      	cmp	r3, #8
 800df50:	f103 0301 	add.w	r3, r3, #1
 800df54:	dc03      	bgt.n	800df5e <_strtod_l+0x246>
 800df56:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800df58:	434e      	muls	r6, r1
 800df5a:	960a      	str	r6, [sp, #40]	@ 0x28
 800df5c:	e7e7      	b.n	800df2e <_strtod_l+0x216>
 800df5e:	2b10      	cmp	r3, #16
 800df60:	bfde      	ittt	le
 800df62:	9e08      	ldrle	r6, [sp, #32]
 800df64:	434e      	mulle	r6, r1
 800df66:	9608      	strle	r6, [sp, #32]
 800df68:	e7e1      	b.n	800df2e <_strtod_l+0x216>
 800df6a:	280f      	cmp	r0, #15
 800df6c:	dceb      	bgt.n	800df46 <_strtod_l+0x22e>
 800df6e:	9808      	ldr	r0, [sp, #32]
 800df70:	230a      	movs	r3, #10
 800df72:	fb03 2300 	mla	r3, r3, r0, r2
 800df76:	9308      	str	r3, [sp, #32]
 800df78:	e7e5      	b.n	800df46 <_strtod_l+0x22e>
 800df7a:	4629      	mov	r1, r5
 800df7c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800df7e:	1c50      	adds	r0, r2, #1
 800df80:	9019      	str	r0, [sp, #100]	@ 0x64
 800df82:	7852      	ldrb	r2, [r2, #1]
 800df84:	4618      	mov	r0, r3
 800df86:	460d      	mov	r5, r1
 800df88:	e7b1      	b.n	800deee <_strtod_l+0x1d6>
 800df8a:	f04f 0900 	mov.w	r9, #0
 800df8e:	2301      	movs	r3, #1
 800df90:	e77d      	b.n	800de8e <_strtod_l+0x176>
 800df92:	f04f 0c00 	mov.w	ip, #0
 800df96:	1ca2      	adds	r2, r4, #2
 800df98:	9219      	str	r2, [sp, #100]	@ 0x64
 800df9a:	78a2      	ldrb	r2, [r4, #2]
 800df9c:	e785      	b.n	800deaa <_strtod_l+0x192>
 800df9e:	f04f 0c01 	mov.w	ip, #1
 800dfa2:	e7f8      	b.n	800df96 <_strtod_l+0x27e>
 800dfa4:	080127e8 	.word	0x080127e8
 800dfa8:	080127cf 	.word	0x080127cf
 800dfac:	7ff00000 	.word	0x7ff00000
 800dfb0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800dfb2:	1c51      	adds	r1, r2, #1
 800dfb4:	9119      	str	r1, [sp, #100]	@ 0x64
 800dfb6:	7852      	ldrb	r2, [r2, #1]
 800dfb8:	2a30      	cmp	r2, #48	@ 0x30
 800dfba:	d0f9      	beq.n	800dfb0 <_strtod_l+0x298>
 800dfbc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800dfc0:	2908      	cmp	r1, #8
 800dfc2:	f63f af78 	bhi.w	800deb6 <_strtod_l+0x19e>
 800dfc6:	3a30      	subs	r2, #48	@ 0x30
 800dfc8:	920e      	str	r2, [sp, #56]	@ 0x38
 800dfca:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800dfcc:	920f      	str	r2, [sp, #60]	@ 0x3c
 800dfce:	f04f 080a 	mov.w	r8, #10
 800dfd2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800dfd4:	1c56      	adds	r6, r2, #1
 800dfd6:	9619      	str	r6, [sp, #100]	@ 0x64
 800dfd8:	7852      	ldrb	r2, [r2, #1]
 800dfda:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800dfde:	f1be 0f09 	cmp.w	lr, #9
 800dfe2:	d939      	bls.n	800e058 <_strtod_l+0x340>
 800dfe4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800dfe6:	1a76      	subs	r6, r6, r1
 800dfe8:	2e08      	cmp	r6, #8
 800dfea:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800dfee:	dc03      	bgt.n	800dff8 <_strtod_l+0x2e0>
 800dff0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800dff2:	4588      	cmp	r8, r1
 800dff4:	bfa8      	it	ge
 800dff6:	4688      	movge	r8, r1
 800dff8:	f1bc 0f00 	cmp.w	ip, #0
 800dffc:	d001      	beq.n	800e002 <_strtod_l+0x2ea>
 800dffe:	f1c8 0800 	rsb	r8, r8, #0
 800e002:	2d00      	cmp	r5, #0
 800e004:	d14e      	bne.n	800e0a4 <_strtod_l+0x38c>
 800e006:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e008:	4308      	orrs	r0, r1
 800e00a:	f47f aebe 	bne.w	800dd8a <_strtod_l+0x72>
 800e00e:	2b00      	cmp	r3, #0
 800e010:	f47f aed6 	bne.w	800ddc0 <_strtod_l+0xa8>
 800e014:	2a69      	cmp	r2, #105	@ 0x69
 800e016:	d028      	beq.n	800e06a <_strtod_l+0x352>
 800e018:	dc25      	bgt.n	800e066 <_strtod_l+0x34e>
 800e01a:	2a49      	cmp	r2, #73	@ 0x49
 800e01c:	d025      	beq.n	800e06a <_strtod_l+0x352>
 800e01e:	2a4e      	cmp	r2, #78	@ 0x4e
 800e020:	f47f aece 	bne.w	800ddc0 <_strtod_l+0xa8>
 800e024:	499b      	ldr	r1, [pc, #620]	@ (800e294 <_strtod_l+0x57c>)
 800e026:	a819      	add	r0, sp, #100	@ 0x64
 800e028:	f002 fdee 	bl	8010c08 <__match>
 800e02c:	2800      	cmp	r0, #0
 800e02e:	f43f aec7 	beq.w	800ddc0 <_strtod_l+0xa8>
 800e032:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e034:	781b      	ldrb	r3, [r3, #0]
 800e036:	2b28      	cmp	r3, #40	@ 0x28
 800e038:	d12e      	bne.n	800e098 <_strtod_l+0x380>
 800e03a:	4997      	ldr	r1, [pc, #604]	@ (800e298 <_strtod_l+0x580>)
 800e03c:	aa1c      	add	r2, sp, #112	@ 0x70
 800e03e:	a819      	add	r0, sp, #100	@ 0x64
 800e040:	f002 fdf6 	bl	8010c30 <__hexnan>
 800e044:	2805      	cmp	r0, #5
 800e046:	d127      	bne.n	800e098 <_strtod_l+0x380>
 800e048:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e04a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800e04e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e052:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e056:	e698      	b.n	800dd8a <_strtod_l+0x72>
 800e058:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800e05a:	fb08 2101 	mla	r1, r8, r1, r2
 800e05e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e062:	920e      	str	r2, [sp, #56]	@ 0x38
 800e064:	e7b5      	b.n	800dfd2 <_strtod_l+0x2ba>
 800e066:	2a6e      	cmp	r2, #110	@ 0x6e
 800e068:	e7da      	b.n	800e020 <_strtod_l+0x308>
 800e06a:	498c      	ldr	r1, [pc, #560]	@ (800e29c <_strtod_l+0x584>)
 800e06c:	a819      	add	r0, sp, #100	@ 0x64
 800e06e:	f002 fdcb 	bl	8010c08 <__match>
 800e072:	2800      	cmp	r0, #0
 800e074:	f43f aea4 	beq.w	800ddc0 <_strtod_l+0xa8>
 800e078:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e07a:	4989      	ldr	r1, [pc, #548]	@ (800e2a0 <_strtod_l+0x588>)
 800e07c:	3b01      	subs	r3, #1
 800e07e:	a819      	add	r0, sp, #100	@ 0x64
 800e080:	9319      	str	r3, [sp, #100]	@ 0x64
 800e082:	f002 fdc1 	bl	8010c08 <__match>
 800e086:	b910      	cbnz	r0, 800e08e <_strtod_l+0x376>
 800e088:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e08a:	3301      	adds	r3, #1
 800e08c:	9319      	str	r3, [sp, #100]	@ 0x64
 800e08e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800e2b0 <_strtod_l+0x598>
 800e092:	f04f 0a00 	mov.w	sl, #0
 800e096:	e678      	b.n	800dd8a <_strtod_l+0x72>
 800e098:	4882      	ldr	r0, [pc, #520]	@ (800e2a4 <_strtod_l+0x58c>)
 800e09a:	f001 fc85 	bl	800f9a8 <nan>
 800e09e:	ec5b ab10 	vmov	sl, fp, d0
 800e0a2:	e672      	b.n	800dd8a <_strtod_l+0x72>
 800e0a4:	eba8 0309 	sub.w	r3, r8, r9
 800e0a8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e0aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800e0ac:	2f00      	cmp	r7, #0
 800e0ae:	bf08      	it	eq
 800e0b0:	462f      	moveq	r7, r5
 800e0b2:	2d10      	cmp	r5, #16
 800e0b4:	462c      	mov	r4, r5
 800e0b6:	bfa8      	it	ge
 800e0b8:	2410      	movge	r4, #16
 800e0ba:	f7f2 fa4b 	bl	8000554 <__aeabi_ui2d>
 800e0be:	2d09      	cmp	r5, #9
 800e0c0:	4682      	mov	sl, r0
 800e0c2:	468b      	mov	fp, r1
 800e0c4:	dc13      	bgt.n	800e0ee <_strtod_l+0x3d6>
 800e0c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	f43f ae5e 	beq.w	800dd8a <_strtod_l+0x72>
 800e0ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e0d0:	dd78      	ble.n	800e1c4 <_strtod_l+0x4ac>
 800e0d2:	2b16      	cmp	r3, #22
 800e0d4:	dc5f      	bgt.n	800e196 <_strtod_l+0x47e>
 800e0d6:	4974      	ldr	r1, [pc, #464]	@ (800e2a8 <_strtod_l+0x590>)
 800e0d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e0dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e0e0:	4652      	mov	r2, sl
 800e0e2:	465b      	mov	r3, fp
 800e0e4:	f7f2 fab0 	bl	8000648 <__aeabi_dmul>
 800e0e8:	4682      	mov	sl, r0
 800e0ea:	468b      	mov	fp, r1
 800e0ec:	e64d      	b.n	800dd8a <_strtod_l+0x72>
 800e0ee:	4b6e      	ldr	r3, [pc, #440]	@ (800e2a8 <_strtod_l+0x590>)
 800e0f0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e0f4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e0f8:	f7f2 faa6 	bl	8000648 <__aeabi_dmul>
 800e0fc:	4682      	mov	sl, r0
 800e0fe:	9808      	ldr	r0, [sp, #32]
 800e100:	468b      	mov	fp, r1
 800e102:	f7f2 fa27 	bl	8000554 <__aeabi_ui2d>
 800e106:	4602      	mov	r2, r0
 800e108:	460b      	mov	r3, r1
 800e10a:	4650      	mov	r0, sl
 800e10c:	4659      	mov	r1, fp
 800e10e:	f7f2 f8e5 	bl	80002dc <__adddf3>
 800e112:	2d0f      	cmp	r5, #15
 800e114:	4682      	mov	sl, r0
 800e116:	468b      	mov	fp, r1
 800e118:	ddd5      	ble.n	800e0c6 <_strtod_l+0x3ae>
 800e11a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e11c:	1b2c      	subs	r4, r5, r4
 800e11e:	441c      	add	r4, r3
 800e120:	2c00      	cmp	r4, #0
 800e122:	f340 8096 	ble.w	800e252 <_strtod_l+0x53a>
 800e126:	f014 030f 	ands.w	r3, r4, #15
 800e12a:	d00a      	beq.n	800e142 <_strtod_l+0x42a>
 800e12c:	495e      	ldr	r1, [pc, #376]	@ (800e2a8 <_strtod_l+0x590>)
 800e12e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e132:	4652      	mov	r2, sl
 800e134:	465b      	mov	r3, fp
 800e136:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e13a:	f7f2 fa85 	bl	8000648 <__aeabi_dmul>
 800e13e:	4682      	mov	sl, r0
 800e140:	468b      	mov	fp, r1
 800e142:	f034 040f 	bics.w	r4, r4, #15
 800e146:	d073      	beq.n	800e230 <_strtod_l+0x518>
 800e148:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e14c:	dd48      	ble.n	800e1e0 <_strtod_l+0x4c8>
 800e14e:	2400      	movs	r4, #0
 800e150:	46a0      	mov	r8, r4
 800e152:	940a      	str	r4, [sp, #40]	@ 0x28
 800e154:	46a1      	mov	r9, r4
 800e156:	9a05      	ldr	r2, [sp, #20]
 800e158:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800e2b0 <_strtod_l+0x598>
 800e15c:	2322      	movs	r3, #34	@ 0x22
 800e15e:	6013      	str	r3, [r2, #0]
 800e160:	f04f 0a00 	mov.w	sl, #0
 800e164:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e166:	2b00      	cmp	r3, #0
 800e168:	f43f ae0f 	beq.w	800dd8a <_strtod_l+0x72>
 800e16c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e16e:	9805      	ldr	r0, [sp, #20]
 800e170:	f002 ff02 	bl	8010f78 <_Bfree>
 800e174:	9805      	ldr	r0, [sp, #20]
 800e176:	4649      	mov	r1, r9
 800e178:	f002 fefe 	bl	8010f78 <_Bfree>
 800e17c:	9805      	ldr	r0, [sp, #20]
 800e17e:	4641      	mov	r1, r8
 800e180:	f002 fefa 	bl	8010f78 <_Bfree>
 800e184:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e186:	9805      	ldr	r0, [sp, #20]
 800e188:	f002 fef6 	bl	8010f78 <_Bfree>
 800e18c:	9805      	ldr	r0, [sp, #20]
 800e18e:	4621      	mov	r1, r4
 800e190:	f002 fef2 	bl	8010f78 <_Bfree>
 800e194:	e5f9      	b.n	800dd8a <_strtod_l+0x72>
 800e196:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e198:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e19c:	4293      	cmp	r3, r2
 800e19e:	dbbc      	blt.n	800e11a <_strtod_l+0x402>
 800e1a0:	4c41      	ldr	r4, [pc, #260]	@ (800e2a8 <_strtod_l+0x590>)
 800e1a2:	f1c5 050f 	rsb	r5, r5, #15
 800e1a6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e1aa:	4652      	mov	r2, sl
 800e1ac:	465b      	mov	r3, fp
 800e1ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e1b2:	f7f2 fa49 	bl	8000648 <__aeabi_dmul>
 800e1b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e1b8:	1b5d      	subs	r5, r3, r5
 800e1ba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e1be:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e1c2:	e78f      	b.n	800e0e4 <_strtod_l+0x3cc>
 800e1c4:	3316      	adds	r3, #22
 800e1c6:	dba8      	blt.n	800e11a <_strtod_l+0x402>
 800e1c8:	4b37      	ldr	r3, [pc, #220]	@ (800e2a8 <_strtod_l+0x590>)
 800e1ca:	eba9 0808 	sub.w	r8, r9, r8
 800e1ce:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e1d2:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e1d6:	4650      	mov	r0, sl
 800e1d8:	4659      	mov	r1, fp
 800e1da:	f7f2 fb5f 	bl	800089c <__aeabi_ddiv>
 800e1de:	e783      	b.n	800e0e8 <_strtod_l+0x3d0>
 800e1e0:	4b32      	ldr	r3, [pc, #200]	@ (800e2ac <_strtod_l+0x594>)
 800e1e2:	9308      	str	r3, [sp, #32]
 800e1e4:	2300      	movs	r3, #0
 800e1e6:	1124      	asrs	r4, r4, #4
 800e1e8:	4650      	mov	r0, sl
 800e1ea:	4659      	mov	r1, fp
 800e1ec:	461e      	mov	r6, r3
 800e1ee:	2c01      	cmp	r4, #1
 800e1f0:	dc21      	bgt.n	800e236 <_strtod_l+0x51e>
 800e1f2:	b10b      	cbz	r3, 800e1f8 <_strtod_l+0x4e0>
 800e1f4:	4682      	mov	sl, r0
 800e1f6:	468b      	mov	fp, r1
 800e1f8:	492c      	ldr	r1, [pc, #176]	@ (800e2ac <_strtod_l+0x594>)
 800e1fa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e1fe:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e202:	4652      	mov	r2, sl
 800e204:	465b      	mov	r3, fp
 800e206:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e20a:	f7f2 fa1d 	bl	8000648 <__aeabi_dmul>
 800e20e:	4b28      	ldr	r3, [pc, #160]	@ (800e2b0 <_strtod_l+0x598>)
 800e210:	460a      	mov	r2, r1
 800e212:	400b      	ands	r3, r1
 800e214:	4927      	ldr	r1, [pc, #156]	@ (800e2b4 <_strtod_l+0x59c>)
 800e216:	428b      	cmp	r3, r1
 800e218:	4682      	mov	sl, r0
 800e21a:	d898      	bhi.n	800e14e <_strtod_l+0x436>
 800e21c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800e220:	428b      	cmp	r3, r1
 800e222:	bf86      	itte	hi
 800e224:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800e2b8 <_strtod_l+0x5a0>
 800e228:	f04f 3aff 	movhi.w	sl, #4294967295
 800e22c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800e230:	2300      	movs	r3, #0
 800e232:	9308      	str	r3, [sp, #32]
 800e234:	e07a      	b.n	800e32c <_strtod_l+0x614>
 800e236:	07e2      	lsls	r2, r4, #31
 800e238:	d505      	bpl.n	800e246 <_strtod_l+0x52e>
 800e23a:	9b08      	ldr	r3, [sp, #32]
 800e23c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e240:	f7f2 fa02 	bl	8000648 <__aeabi_dmul>
 800e244:	2301      	movs	r3, #1
 800e246:	9a08      	ldr	r2, [sp, #32]
 800e248:	3208      	adds	r2, #8
 800e24a:	3601      	adds	r6, #1
 800e24c:	1064      	asrs	r4, r4, #1
 800e24e:	9208      	str	r2, [sp, #32]
 800e250:	e7cd      	b.n	800e1ee <_strtod_l+0x4d6>
 800e252:	d0ed      	beq.n	800e230 <_strtod_l+0x518>
 800e254:	4264      	negs	r4, r4
 800e256:	f014 020f 	ands.w	r2, r4, #15
 800e25a:	d00a      	beq.n	800e272 <_strtod_l+0x55a>
 800e25c:	4b12      	ldr	r3, [pc, #72]	@ (800e2a8 <_strtod_l+0x590>)
 800e25e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e262:	4650      	mov	r0, sl
 800e264:	4659      	mov	r1, fp
 800e266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e26a:	f7f2 fb17 	bl	800089c <__aeabi_ddiv>
 800e26e:	4682      	mov	sl, r0
 800e270:	468b      	mov	fp, r1
 800e272:	1124      	asrs	r4, r4, #4
 800e274:	d0dc      	beq.n	800e230 <_strtod_l+0x518>
 800e276:	2c1f      	cmp	r4, #31
 800e278:	dd20      	ble.n	800e2bc <_strtod_l+0x5a4>
 800e27a:	2400      	movs	r4, #0
 800e27c:	46a0      	mov	r8, r4
 800e27e:	940a      	str	r4, [sp, #40]	@ 0x28
 800e280:	46a1      	mov	r9, r4
 800e282:	9a05      	ldr	r2, [sp, #20]
 800e284:	2322      	movs	r3, #34	@ 0x22
 800e286:	f04f 0a00 	mov.w	sl, #0
 800e28a:	f04f 0b00 	mov.w	fp, #0
 800e28e:	6013      	str	r3, [r2, #0]
 800e290:	e768      	b.n	800e164 <_strtod_l+0x44c>
 800e292:	bf00      	nop
 800e294:	08012835 	.word	0x08012835
 800e298:	080127d4 	.word	0x080127d4
 800e29c:	0801282d 	.word	0x0801282d
 800e2a0:	0801286c 	.word	0x0801286c
 800e2a4:	08012bfd 	.word	0x08012bfd
 800e2a8:	080129e8 	.word	0x080129e8
 800e2ac:	080129c0 	.word	0x080129c0
 800e2b0:	7ff00000 	.word	0x7ff00000
 800e2b4:	7ca00000 	.word	0x7ca00000
 800e2b8:	7fefffff 	.word	0x7fefffff
 800e2bc:	f014 0310 	ands.w	r3, r4, #16
 800e2c0:	bf18      	it	ne
 800e2c2:	236a      	movne	r3, #106	@ 0x6a
 800e2c4:	4ea9      	ldr	r6, [pc, #676]	@ (800e56c <_strtod_l+0x854>)
 800e2c6:	9308      	str	r3, [sp, #32]
 800e2c8:	4650      	mov	r0, sl
 800e2ca:	4659      	mov	r1, fp
 800e2cc:	2300      	movs	r3, #0
 800e2ce:	07e2      	lsls	r2, r4, #31
 800e2d0:	d504      	bpl.n	800e2dc <_strtod_l+0x5c4>
 800e2d2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e2d6:	f7f2 f9b7 	bl	8000648 <__aeabi_dmul>
 800e2da:	2301      	movs	r3, #1
 800e2dc:	1064      	asrs	r4, r4, #1
 800e2de:	f106 0608 	add.w	r6, r6, #8
 800e2e2:	d1f4      	bne.n	800e2ce <_strtod_l+0x5b6>
 800e2e4:	b10b      	cbz	r3, 800e2ea <_strtod_l+0x5d2>
 800e2e6:	4682      	mov	sl, r0
 800e2e8:	468b      	mov	fp, r1
 800e2ea:	9b08      	ldr	r3, [sp, #32]
 800e2ec:	b1b3      	cbz	r3, 800e31c <_strtod_l+0x604>
 800e2ee:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e2f2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	4659      	mov	r1, fp
 800e2fa:	dd0f      	ble.n	800e31c <_strtod_l+0x604>
 800e2fc:	2b1f      	cmp	r3, #31
 800e2fe:	dd55      	ble.n	800e3ac <_strtod_l+0x694>
 800e300:	2b34      	cmp	r3, #52	@ 0x34
 800e302:	bfde      	ittt	le
 800e304:	f04f 33ff 	movle.w	r3, #4294967295
 800e308:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800e30c:	4093      	lslle	r3, r2
 800e30e:	f04f 0a00 	mov.w	sl, #0
 800e312:	bfcc      	ite	gt
 800e314:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e318:	ea03 0b01 	andle.w	fp, r3, r1
 800e31c:	2200      	movs	r2, #0
 800e31e:	2300      	movs	r3, #0
 800e320:	4650      	mov	r0, sl
 800e322:	4659      	mov	r1, fp
 800e324:	f7f2 fbf8 	bl	8000b18 <__aeabi_dcmpeq>
 800e328:	2800      	cmp	r0, #0
 800e32a:	d1a6      	bne.n	800e27a <_strtod_l+0x562>
 800e32c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e32e:	9300      	str	r3, [sp, #0]
 800e330:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e332:	9805      	ldr	r0, [sp, #20]
 800e334:	462b      	mov	r3, r5
 800e336:	463a      	mov	r2, r7
 800e338:	f002 fe86 	bl	8011048 <__s2b>
 800e33c:	900a      	str	r0, [sp, #40]	@ 0x28
 800e33e:	2800      	cmp	r0, #0
 800e340:	f43f af05 	beq.w	800e14e <_strtod_l+0x436>
 800e344:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e346:	2a00      	cmp	r2, #0
 800e348:	eba9 0308 	sub.w	r3, r9, r8
 800e34c:	bfa8      	it	ge
 800e34e:	2300      	movge	r3, #0
 800e350:	9312      	str	r3, [sp, #72]	@ 0x48
 800e352:	2400      	movs	r4, #0
 800e354:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e358:	9316      	str	r3, [sp, #88]	@ 0x58
 800e35a:	46a0      	mov	r8, r4
 800e35c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e35e:	9805      	ldr	r0, [sp, #20]
 800e360:	6859      	ldr	r1, [r3, #4]
 800e362:	f002 fdc9 	bl	8010ef8 <_Balloc>
 800e366:	4681      	mov	r9, r0
 800e368:	2800      	cmp	r0, #0
 800e36a:	f43f aef4 	beq.w	800e156 <_strtod_l+0x43e>
 800e36e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e370:	691a      	ldr	r2, [r3, #16]
 800e372:	3202      	adds	r2, #2
 800e374:	f103 010c 	add.w	r1, r3, #12
 800e378:	0092      	lsls	r2, r2, #2
 800e37a:	300c      	adds	r0, #12
 800e37c:	f001 fb05 	bl	800f98a <memcpy>
 800e380:	ec4b ab10 	vmov	d0, sl, fp
 800e384:	9805      	ldr	r0, [sp, #20]
 800e386:	aa1c      	add	r2, sp, #112	@ 0x70
 800e388:	a91b      	add	r1, sp, #108	@ 0x6c
 800e38a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800e38e:	f003 f997 	bl	80116c0 <__d2b>
 800e392:	901a      	str	r0, [sp, #104]	@ 0x68
 800e394:	2800      	cmp	r0, #0
 800e396:	f43f aede 	beq.w	800e156 <_strtod_l+0x43e>
 800e39a:	9805      	ldr	r0, [sp, #20]
 800e39c:	2101      	movs	r1, #1
 800e39e:	f002 fee9 	bl	8011174 <__i2b>
 800e3a2:	4680      	mov	r8, r0
 800e3a4:	b948      	cbnz	r0, 800e3ba <_strtod_l+0x6a2>
 800e3a6:	f04f 0800 	mov.w	r8, #0
 800e3aa:	e6d4      	b.n	800e156 <_strtod_l+0x43e>
 800e3ac:	f04f 32ff 	mov.w	r2, #4294967295
 800e3b0:	fa02 f303 	lsl.w	r3, r2, r3
 800e3b4:	ea03 0a0a 	and.w	sl, r3, sl
 800e3b8:	e7b0      	b.n	800e31c <_strtod_l+0x604>
 800e3ba:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800e3bc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800e3be:	2d00      	cmp	r5, #0
 800e3c0:	bfab      	itete	ge
 800e3c2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800e3c4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800e3c6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800e3c8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800e3ca:	bfac      	ite	ge
 800e3cc:	18ef      	addge	r7, r5, r3
 800e3ce:	1b5e      	sublt	r6, r3, r5
 800e3d0:	9b08      	ldr	r3, [sp, #32]
 800e3d2:	1aed      	subs	r5, r5, r3
 800e3d4:	4415      	add	r5, r2
 800e3d6:	4b66      	ldr	r3, [pc, #408]	@ (800e570 <_strtod_l+0x858>)
 800e3d8:	3d01      	subs	r5, #1
 800e3da:	429d      	cmp	r5, r3
 800e3dc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e3e0:	da50      	bge.n	800e484 <_strtod_l+0x76c>
 800e3e2:	1b5b      	subs	r3, r3, r5
 800e3e4:	2b1f      	cmp	r3, #31
 800e3e6:	eba2 0203 	sub.w	r2, r2, r3
 800e3ea:	f04f 0101 	mov.w	r1, #1
 800e3ee:	dc3d      	bgt.n	800e46c <_strtod_l+0x754>
 800e3f0:	fa01 f303 	lsl.w	r3, r1, r3
 800e3f4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e3f6:	2300      	movs	r3, #0
 800e3f8:	9310      	str	r3, [sp, #64]	@ 0x40
 800e3fa:	18bd      	adds	r5, r7, r2
 800e3fc:	9b08      	ldr	r3, [sp, #32]
 800e3fe:	42af      	cmp	r7, r5
 800e400:	4416      	add	r6, r2
 800e402:	441e      	add	r6, r3
 800e404:	463b      	mov	r3, r7
 800e406:	bfa8      	it	ge
 800e408:	462b      	movge	r3, r5
 800e40a:	42b3      	cmp	r3, r6
 800e40c:	bfa8      	it	ge
 800e40e:	4633      	movge	r3, r6
 800e410:	2b00      	cmp	r3, #0
 800e412:	bfc2      	ittt	gt
 800e414:	1aed      	subgt	r5, r5, r3
 800e416:	1af6      	subgt	r6, r6, r3
 800e418:	1aff      	subgt	r7, r7, r3
 800e41a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	dd16      	ble.n	800e44e <_strtod_l+0x736>
 800e420:	4641      	mov	r1, r8
 800e422:	9805      	ldr	r0, [sp, #20]
 800e424:	461a      	mov	r2, r3
 800e426:	f002 ff65 	bl	80112f4 <__pow5mult>
 800e42a:	4680      	mov	r8, r0
 800e42c:	2800      	cmp	r0, #0
 800e42e:	d0ba      	beq.n	800e3a6 <_strtod_l+0x68e>
 800e430:	4601      	mov	r1, r0
 800e432:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e434:	9805      	ldr	r0, [sp, #20]
 800e436:	f002 feb3 	bl	80111a0 <__multiply>
 800e43a:	900e      	str	r0, [sp, #56]	@ 0x38
 800e43c:	2800      	cmp	r0, #0
 800e43e:	f43f ae8a 	beq.w	800e156 <_strtod_l+0x43e>
 800e442:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e444:	9805      	ldr	r0, [sp, #20]
 800e446:	f002 fd97 	bl	8010f78 <_Bfree>
 800e44a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e44c:	931a      	str	r3, [sp, #104]	@ 0x68
 800e44e:	2d00      	cmp	r5, #0
 800e450:	dc1d      	bgt.n	800e48e <_strtod_l+0x776>
 800e452:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e454:	2b00      	cmp	r3, #0
 800e456:	dd23      	ble.n	800e4a0 <_strtod_l+0x788>
 800e458:	4649      	mov	r1, r9
 800e45a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e45c:	9805      	ldr	r0, [sp, #20]
 800e45e:	f002 ff49 	bl	80112f4 <__pow5mult>
 800e462:	4681      	mov	r9, r0
 800e464:	b9e0      	cbnz	r0, 800e4a0 <_strtod_l+0x788>
 800e466:	f04f 0900 	mov.w	r9, #0
 800e46a:	e674      	b.n	800e156 <_strtod_l+0x43e>
 800e46c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800e470:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800e474:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800e478:	35e2      	adds	r5, #226	@ 0xe2
 800e47a:	fa01 f305 	lsl.w	r3, r1, r5
 800e47e:	9310      	str	r3, [sp, #64]	@ 0x40
 800e480:	9113      	str	r1, [sp, #76]	@ 0x4c
 800e482:	e7ba      	b.n	800e3fa <_strtod_l+0x6e2>
 800e484:	2300      	movs	r3, #0
 800e486:	9310      	str	r3, [sp, #64]	@ 0x40
 800e488:	2301      	movs	r3, #1
 800e48a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e48c:	e7b5      	b.n	800e3fa <_strtod_l+0x6e2>
 800e48e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e490:	9805      	ldr	r0, [sp, #20]
 800e492:	462a      	mov	r2, r5
 800e494:	f002 ff88 	bl	80113a8 <__lshift>
 800e498:	901a      	str	r0, [sp, #104]	@ 0x68
 800e49a:	2800      	cmp	r0, #0
 800e49c:	d1d9      	bne.n	800e452 <_strtod_l+0x73a>
 800e49e:	e65a      	b.n	800e156 <_strtod_l+0x43e>
 800e4a0:	2e00      	cmp	r6, #0
 800e4a2:	dd07      	ble.n	800e4b4 <_strtod_l+0x79c>
 800e4a4:	4649      	mov	r1, r9
 800e4a6:	9805      	ldr	r0, [sp, #20]
 800e4a8:	4632      	mov	r2, r6
 800e4aa:	f002 ff7d 	bl	80113a8 <__lshift>
 800e4ae:	4681      	mov	r9, r0
 800e4b0:	2800      	cmp	r0, #0
 800e4b2:	d0d8      	beq.n	800e466 <_strtod_l+0x74e>
 800e4b4:	2f00      	cmp	r7, #0
 800e4b6:	dd08      	ble.n	800e4ca <_strtod_l+0x7b2>
 800e4b8:	4641      	mov	r1, r8
 800e4ba:	9805      	ldr	r0, [sp, #20]
 800e4bc:	463a      	mov	r2, r7
 800e4be:	f002 ff73 	bl	80113a8 <__lshift>
 800e4c2:	4680      	mov	r8, r0
 800e4c4:	2800      	cmp	r0, #0
 800e4c6:	f43f ae46 	beq.w	800e156 <_strtod_l+0x43e>
 800e4ca:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e4cc:	9805      	ldr	r0, [sp, #20]
 800e4ce:	464a      	mov	r2, r9
 800e4d0:	f002 fff2 	bl	80114b8 <__mdiff>
 800e4d4:	4604      	mov	r4, r0
 800e4d6:	2800      	cmp	r0, #0
 800e4d8:	f43f ae3d 	beq.w	800e156 <_strtod_l+0x43e>
 800e4dc:	68c3      	ldr	r3, [r0, #12]
 800e4de:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e4e0:	2300      	movs	r3, #0
 800e4e2:	60c3      	str	r3, [r0, #12]
 800e4e4:	4641      	mov	r1, r8
 800e4e6:	f002 ffcb 	bl	8011480 <__mcmp>
 800e4ea:	2800      	cmp	r0, #0
 800e4ec:	da46      	bge.n	800e57c <_strtod_l+0x864>
 800e4ee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e4f0:	ea53 030a 	orrs.w	r3, r3, sl
 800e4f4:	d16c      	bne.n	800e5d0 <_strtod_l+0x8b8>
 800e4f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d168      	bne.n	800e5d0 <_strtod_l+0x8b8>
 800e4fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e502:	0d1b      	lsrs	r3, r3, #20
 800e504:	051b      	lsls	r3, r3, #20
 800e506:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e50a:	d961      	bls.n	800e5d0 <_strtod_l+0x8b8>
 800e50c:	6963      	ldr	r3, [r4, #20]
 800e50e:	b913      	cbnz	r3, 800e516 <_strtod_l+0x7fe>
 800e510:	6923      	ldr	r3, [r4, #16]
 800e512:	2b01      	cmp	r3, #1
 800e514:	dd5c      	ble.n	800e5d0 <_strtod_l+0x8b8>
 800e516:	4621      	mov	r1, r4
 800e518:	2201      	movs	r2, #1
 800e51a:	9805      	ldr	r0, [sp, #20]
 800e51c:	f002 ff44 	bl	80113a8 <__lshift>
 800e520:	4641      	mov	r1, r8
 800e522:	4604      	mov	r4, r0
 800e524:	f002 ffac 	bl	8011480 <__mcmp>
 800e528:	2800      	cmp	r0, #0
 800e52a:	dd51      	ble.n	800e5d0 <_strtod_l+0x8b8>
 800e52c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e530:	9a08      	ldr	r2, [sp, #32]
 800e532:	0d1b      	lsrs	r3, r3, #20
 800e534:	051b      	lsls	r3, r3, #20
 800e536:	2a00      	cmp	r2, #0
 800e538:	d06b      	beq.n	800e612 <_strtod_l+0x8fa>
 800e53a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e53e:	d868      	bhi.n	800e612 <_strtod_l+0x8fa>
 800e540:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800e544:	f67f ae9d 	bls.w	800e282 <_strtod_l+0x56a>
 800e548:	4b0a      	ldr	r3, [pc, #40]	@ (800e574 <_strtod_l+0x85c>)
 800e54a:	4650      	mov	r0, sl
 800e54c:	4659      	mov	r1, fp
 800e54e:	2200      	movs	r2, #0
 800e550:	f7f2 f87a 	bl	8000648 <__aeabi_dmul>
 800e554:	4b08      	ldr	r3, [pc, #32]	@ (800e578 <_strtod_l+0x860>)
 800e556:	400b      	ands	r3, r1
 800e558:	4682      	mov	sl, r0
 800e55a:	468b      	mov	fp, r1
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	f47f ae05 	bne.w	800e16c <_strtod_l+0x454>
 800e562:	9a05      	ldr	r2, [sp, #20]
 800e564:	2322      	movs	r3, #34	@ 0x22
 800e566:	6013      	str	r3, [r2, #0]
 800e568:	e600      	b.n	800e16c <_strtod_l+0x454>
 800e56a:	bf00      	nop
 800e56c:	08012800 	.word	0x08012800
 800e570:	fffffc02 	.word	0xfffffc02
 800e574:	39500000 	.word	0x39500000
 800e578:	7ff00000 	.word	0x7ff00000
 800e57c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800e580:	d165      	bne.n	800e64e <_strtod_l+0x936>
 800e582:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e584:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e588:	b35a      	cbz	r2, 800e5e2 <_strtod_l+0x8ca>
 800e58a:	4a9f      	ldr	r2, [pc, #636]	@ (800e808 <_strtod_l+0xaf0>)
 800e58c:	4293      	cmp	r3, r2
 800e58e:	d12b      	bne.n	800e5e8 <_strtod_l+0x8d0>
 800e590:	9b08      	ldr	r3, [sp, #32]
 800e592:	4651      	mov	r1, sl
 800e594:	b303      	cbz	r3, 800e5d8 <_strtod_l+0x8c0>
 800e596:	4b9d      	ldr	r3, [pc, #628]	@ (800e80c <_strtod_l+0xaf4>)
 800e598:	465a      	mov	r2, fp
 800e59a:	4013      	ands	r3, r2
 800e59c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e5a0:	f04f 32ff 	mov.w	r2, #4294967295
 800e5a4:	d81b      	bhi.n	800e5de <_strtod_l+0x8c6>
 800e5a6:	0d1b      	lsrs	r3, r3, #20
 800e5a8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e5ac:	fa02 f303 	lsl.w	r3, r2, r3
 800e5b0:	4299      	cmp	r1, r3
 800e5b2:	d119      	bne.n	800e5e8 <_strtod_l+0x8d0>
 800e5b4:	4b96      	ldr	r3, [pc, #600]	@ (800e810 <_strtod_l+0xaf8>)
 800e5b6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e5b8:	429a      	cmp	r2, r3
 800e5ba:	d102      	bne.n	800e5c2 <_strtod_l+0x8aa>
 800e5bc:	3101      	adds	r1, #1
 800e5be:	f43f adca 	beq.w	800e156 <_strtod_l+0x43e>
 800e5c2:	4b92      	ldr	r3, [pc, #584]	@ (800e80c <_strtod_l+0xaf4>)
 800e5c4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e5c6:	401a      	ands	r2, r3
 800e5c8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800e5cc:	f04f 0a00 	mov.w	sl, #0
 800e5d0:	9b08      	ldr	r3, [sp, #32]
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	d1b8      	bne.n	800e548 <_strtod_l+0x830>
 800e5d6:	e5c9      	b.n	800e16c <_strtod_l+0x454>
 800e5d8:	f04f 33ff 	mov.w	r3, #4294967295
 800e5dc:	e7e8      	b.n	800e5b0 <_strtod_l+0x898>
 800e5de:	4613      	mov	r3, r2
 800e5e0:	e7e6      	b.n	800e5b0 <_strtod_l+0x898>
 800e5e2:	ea53 030a 	orrs.w	r3, r3, sl
 800e5e6:	d0a1      	beq.n	800e52c <_strtod_l+0x814>
 800e5e8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e5ea:	b1db      	cbz	r3, 800e624 <_strtod_l+0x90c>
 800e5ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e5ee:	4213      	tst	r3, r2
 800e5f0:	d0ee      	beq.n	800e5d0 <_strtod_l+0x8b8>
 800e5f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e5f4:	9a08      	ldr	r2, [sp, #32]
 800e5f6:	4650      	mov	r0, sl
 800e5f8:	4659      	mov	r1, fp
 800e5fa:	b1bb      	cbz	r3, 800e62c <_strtod_l+0x914>
 800e5fc:	f7ff fb6d 	bl	800dcda <sulp>
 800e600:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e604:	ec53 2b10 	vmov	r2, r3, d0
 800e608:	f7f1 fe68 	bl	80002dc <__adddf3>
 800e60c:	4682      	mov	sl, r0
 800e60e:	468b      	mov	fp, r1
 800e610:	e7de      	b.n	800e5d0 <_strtod_l+0x8b8>
 800e612:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e616:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e61a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e61e:	f04f 3aff 	mov.w	sl, #4294967295
 800e622:	e7d5      	b.n	800e5d0 <_strtod_l+0x8b8>
 800e624:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e626:	ea13 0f0a 	tst.w	r3, sl
 800e62a:	e7e1      	b.n	800e5f0 <_strtod_l+0x8d8>
 800e62c:	f7ff fb55 	bl	800dcda <sulp>
 800e630:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e634:	ec53 2b10 	vmov	r2, r3, d0
 800e638:	f7f1 fe4e 	bl	80002d8 <__aeabi_dsub>
 800e63c:	2200      	movs	r2, #0
 800e63e:	2300      	movs	r3, #0
 800e640:	4682      	mov	sl, r0
 800e642:	468b      	mov	fp, r1
 800e644:	f7f2 fa68 	bl	8000b18 <__aeabi_dcmpeq>
 800e648:	2800      	cmp	r0, #0
 800e64a:	d0c1      	beq.n	800e5d0 <_strtod_l+0x8b8>
 800e64c:	e619      	b.n	800e282 <_strtod_l+0x56a>
 800e64e:	4641      	mov	r1, r8
 800e650:	4620      	mov	r0, r4
 800e652:	f003 f88d 	bl	8011770 <__ratio>
 800e656:	ec57 6b10 	vmov	r6, r7, d0
 800e65a:	2200      	movs	r2, #0
 800e65c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e660:	4630      	mov	r0, r6
 800e662:	4639      	mov	r1, r7
 800e664:	f7f2 fa6c 	bl	8000b40 <__aeabi_dcmple>
 800e668:	2800      	cmp	r0, #0
 800e66a:	d06f      	beq.n	800e74c <_strtod_l+0xa34>
 800e66c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e66e:	2b00      	cmp	r3, #0
 800e670:	d17a      	bne.n	800e768 <_strtod_l+0xa50>
 800e672:	f1ba 0f00 	cmp.w	sl, #0
 800e676:	d158      	bne.n	800e72a <_strtod_l+0xa12>
 800e678:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e67a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d15a      	bne.n	800e738 <_strtod_l+0xa20>
 800e682:	4b64      	ldr	r3, [pc, #400]	@ (800e814 <_strtod_l+0xafc>)
 800e684:	2200      	movs	r2, #0
 800e686:	4630      	mov	r0, r6
 800e688:	4639      	mov	r1, r7
 800e68a:	f7f2 fa4f 	bl	8000b2c <__aeabi_dcmplt>
 800e68e:	2800      	cmp	r0, #0
 800e690:	d159      	bne.n	800e746 <_strtod_l+0xa2e>
 800e692:	4630      	mov	r0, r6
 800e694:	4639      	mov	r1, r7
 800e696:	4b60      	ldr	r3, [pc, #384]	@ (800e818 <_strtod_l+0xb00>)
 800e698:	2200      	movs	r2, #0
 800e69a:	f7f1 ffd5 	bl	8000648 <__aeabi_dmul>
 800e69e:	4606      	mov	r6, r0
 800e6a0:	460f      	mov	r7, r1
 800e6a2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800e6a6:	9606      	str	r6, [sp, #24]
 800e6a8:	9307      	str	r3, [sp, #28]
 800e6aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e6ae:	4d57      	ldr	r5, [pc, #348]	@ (800e80c <_strtod_l+0xaf4>)
 800e6b0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e6b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e6b6:	401d      	ands	r5, r3
 800e6b8:	4b58      	ldr	r3, [pc, #352]	@ (800e81c <_strtod_l+0xb04>)
 800e6ba:	429d      	cmp	r5, r3
 800e6bc:	f040 80b2 	bne.w	800e824 <_strtod_l+0xb0c>
 800e6c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e6c2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800e6c6:	ec4b ab10 	vmov	d0, sl, fp
 800e6ca:	f002 ff89 	bl	80115e0 <__ulp>
 800e6ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e6d2:	ec51 0b10 	vmov	r0, r1, d0
 800e6d6:	f7f1 ffb7 	bl	8000648 <__aeabi_dmul>
 800e6da:	4652      	mov	r2, sl
 800e6dc:	465b      	mov	r3, fp
 800e6de:	f7f1 fdfd 	bl	80002dc <__adddf3>
 800e6e2:	460b      	mov	r3, r1
 800e6e4:	4949      	ldr	r1, [pc, #292]	@ (800e80c <_strtod_l+0xaf4>)
 800e6e6:	4a4e      	ldr	r2, [pc, #312]	@ (800e820 <_strtod_l+0xb08>)
 800e6e8:	4019      	ands	r1, r3
 800e6ea:	4291      	cmp	r1, r2
 800e6ec:	4682      	mov	sl, r0
 800e6ee:	d942      	bls.n	800e776 <_strtod_l+0xa5e>
 800e6f0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e6f2:	4b47      	ldr	r3, [pc, #284]	@ (800e810 <_strtod_l+0xaf8>)
 800e6f4:	429a      	cmp	r2, r3
 800e6f6:	d103      	bne.n	800e700 <_strtod_l+0x9e8>
 800e6f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e6fa:	3301      	adds	r3, #1
 800e6fc:	f43f ad2b 	beq.w	800e156 <_strtod_l+0x43e>
 800e700:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800e810 <_strtod_l+0xaf8>
 800e704:	f04f 3aff 	mov.w	sl, #4294967295
 800e708:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e70a:	9805      	ldr	r0, [sp, #20]
 800e70c:	f002 fc34 	bl	8010f78 <_Bfree>
 800e710:	9805      	ldr	r0, [sp, #20]
 800e712:	4649      	mov	r1, r9
 800e714:	f002 fc30 	bl	8010f78 <_Bfree>
 800e718:	9805      	ldr	r0, [sp, #20]
 800e71a:	4641      	mov	r1, r8
 800e71c:	f002 fc2c 	bl	8010f78 <_Bfree>
 800e720:	9805      	ldr	r0, [sp, #20]
 800e722:	4621      	mov	r1, r4
 800e724:	f002 fc28 	bl	8010f78 <_Bfree>
 800e728:	e618      	b.n	800e35c <_strtod_l+0x644>
 800e72a:	f1ba 0f01 	cmp.w	sl, #1
 800e72e:	d103      	bne.n	800e738 <_strtod_l+0xa20>
 800e730:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e732:	2b00      	cmp	r3, #0
 800e734:	f43f ada5 	beq.w	800e282 <_strtod_l+0x56a>
 800e738:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800e7e8 <_strtod_l+0xad0>
 800e73c:	4f35      	ldr	r7, [pc, #212]	@ (800e814 <_strtod_l+0xafc>)
 800e73e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e742:	2600      	movs	r6, #0
 800e744:	e7b1      	b.n	800e6aa <_strtod_l+0x992>
 800e746:	4f34      	ldr	r7, [pc, #208]	@ (800e818 <_strtod_l+0xb00>)
 800e748:	2600      	movs	r6, #0
 800e74a:	e7aa      	b.n	800e6a2 <_strtod_l+0x98a>
 800e74c:	4b32      	ldr	r3, [pc, #200]	@ (800e818 <_strtod_l+0xb00>)
 800e74e:	4630      	mov	r0, r6
 800e750:	4639      	mov	r1, r7
 800e752:	2200      	movs	r2, #0
 800e754:	f7f1 ff78 	bl	8000648 <__aeabi_dmul>
 800e758:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e75a:	4606      	mov	r6, r0
 800e75c:	460f      	mov	r7, r1
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d09f      	beq.n	800e6a2 <_strtod_l+0x98a>
 800e762:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e766:	e7a0      	b.n	800e6aa <_strtod_l+0x992>
 800e768:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e7f0 <_strtod_l+0xad8>
 800e76c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e770:	ec57 6b17 	vmov	r6, r7, d7
 800e774:	e799      	b.n	800e6aa <_strtod_l+0x992>
 800e776:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e77a:	9b08      	ldr	r3, [sp, #32]
 800e77c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800e780:	2b00      	cmp	r3, #0
 800e782:	d1c1      	bne.n	800e708 <_strtod_l+0x9f0>
 800e784:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e788:	0d1b      	lsrs	r3, r3, #20
 800e78a:	051b      	lsls	r3, r3, #20
 800e78c:	429d      	cmp	r5, r3
 800e78e:	d1bb      	bne.n	800e708 <_strtod_l+0x9f0>
 800e790:	4630      	mov	r0, r6
 800e792:	4639      	mov	r1, r7
 800e794:	f7f2 fab8 	bl	8000d08 <__aeabi_d2lz>
 800e798:	f7f1 ff28 	bl	80005ec <__aeabi_l2d>
 800e79c:	4602      	mov	r2, r0
 800e79e:	460b      	mov	r3, r1
 800e7a0:	4630      	mov	r0, r6
 800e7a2:	4639      	mov	r1, r7
 800e7a4:	f7f1 fd98 	bl	80002d8 <__aeabi_dsub>
 800e7a8:	460b      	mov	r3, r1
 800e7aa:	4602      	mov	r2, r0
 800e7ac:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e7b0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800e7b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e7b6:	ea46 060a 	orr.w	r6, r6, sl
 800e7ba:	431e      	orrs	r6, r3
 800e7bc:	d06f      	beq.n	800e89e <_strtod_l+0xb86>
 800e7be:	a30e      	add	r3, pc, #56	@ (adr r3, 800e7f8 <_strtod_l+0xae0>)
 800e7c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7c4:	f7f2 f9b2 	bl	8000b2c <__aeabi_dcmplt>
 800e7c8:	2800      	cmp	r0, #0
 800e7ca:	f47f accf 	bne.w	800e16c <_strtod_l+0x454>
 800e7ce:	a30c      	add	r3, pc, #48	@ (adr r3, 800e800 <_strtod_l+0xae8>)
 800e7d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e7d8:	f7f2 f9c6 	bl	8000b68 <__aeabi_dcmpgt>
 800e7dc:	2800      	cmp	r0, #0
 800e7de:	d093      	beq.n	800e708 <_strtod_l+0x9f0>
 800e7e0:	e4c4      	b.n	800e16c <_strtod_l+0x454>
 800e7e2:	bf00      	nop
 800e7e4:	f3af 8000 	nop.w
 800e7e8:	00000000 	.word	0x00000000
 800e7ec:	bff00000 	.word	0xbff00000
 800e7f0:	00000000 	.word	0x00000000
 800e7f4:	3ff00000 	.word	0x3ff00000
 800e7f8:	94a03595 	.word	0x94a03595
 800e7fc:	3fdfffff 	.word	0x3fdfffff
 800e800:	35afe535 	.word	0x35afe535
 800e804:	3fe00000 	.word	0x3fe00000
 800e808:	000fffff 	.word	0x000fffff
 800e80c:	7ff00000 	.word	0x7ff00000
 800e810:	7fefffff 	.word	0x7fefffff
 800e814:	3ff00000 	.word	0x3ff00000
 800e818:	3fe00000 	.word	0x3fe00000
 800e81c:	7fe00000 	.word	0x7fe00000
 800e820:	7c9fffff 	.word	0x7c9fffff
 800e824:	9b08      	ldr	r3, [sp, #32]
 800e826:	b323      	cbz	r3, 800e872 <_strtod_l+0xb5a>
 800e828:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800e82c:	d821      	bhi.n	800e872 <_strtod_l+0xb5a>
 800e82e:	a328      	add	r3, pc, #160	@ (adr r3, 800e8d0 <_strtod_l+0xbb8>)
 800e830:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e834:	4630      	mov	r0, r6
 800e836:	4639      	mov	r1, r7
 800e838:	f7f2 f982 	bl	8000b40 <__aeabi_dcmple>
 800e83c:	b1a0      	cbz	r0, 800e868 <_strtod_l+0xb50>
 800e83e:	4639      	mov	r1, r7
 800e840:	4630      	mov	r0, r6
 800e842:	f7f2 f9d9 	bl	8000bf8 <__aeabi_d2uiz>
 800e846:	2801      	cmp	r0, #1
 800e848:	bf38      	it	cc
 800e84a:	2001      	movcc	r0, #1
 800e84c:	f7f1 fe82 	bl	8000554 <__aeabi_ui2d>
 800e850:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e852:	4606      	mov	r6, r0
 800e854:	460f      	mov	r7, r1
 800e856:	b9fb      	cbnz	r3, 800e898 <_strtod_l+0xb80>
 800e858:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e85c:	9014      	str	r0, [sp, #80]	@ 0x50
 800e85e:	9315      	str	r3, [sp, #84]	@ 0x54
 800e860:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800e864:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e868:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e86a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800e86e:	1b5b      	subs	r3, r3, r5
 800e870:	9311      	str	r3, [sp, #68]	@ 0x44
 800e872:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e876:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800e87a:	f002 feb1 	bl	80115e0 <__ulp>
 800e87e:	4650      	mov	r0, sl
 800e880:	ec53 2b10 	vmov	r2, r3, d0
 800e884:	4659      	mov	r1, fp
 800e886:	f7f1 fedf 	bl	8000648 <__aeabi_dmul>
 800e88a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e88e:	f7f1 fd25 	bl	80002dc <__adddf3>
 800e892:	4682      	mov	sl, r0
 800e894:	468b      	mov	fp, r1
 800e896:	e770      	b.n	800e77a <_strtod_l+0xa62>
 800e898:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800e89c:	e7e0      	b.n	800e860 <_strtod_l+0xb48>
 800e89e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e8d8 <_strtod_l+0xbc0>)
 800e8a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8a4:	f7f2 f942 	bl	8000b2c <__aeabi_dcmplt>
 800e8a8:	e798      	b.n	800e7dc <_strtod_l+0xac4>
 800e8aa:	2300      	movs	r3, #0
 800e8ac:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e8ae:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e8b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e8b2:	6013      	str	r3, [r2, #0]
 800e8b4:	f7ff ba6d 	b.w	800dd92 <_strtod_l+0x7a>
 800e8b8:	2a65      	cmp	r2, #101	@ 0x65
 800e8ba:	f43f ab66 	beq.w	800df8a <_strtod_l+0x272>
 800e8be:	2a45      	cmp	r2, #69	@ 0x45
 800e8c0:	f43f ab63 	beq.w	800df8a <_strtod_l+0x272>
 800e8c4:	2301      	movs	r3, #1
 800e8c6:	f7ff bb9e 	b.w	800e006 <_strtod_l+0x2ee>
 800e8ca:	bf00      	nop
 800e8cc:	f3af 8000 	nop.w
 800e8d0:	ffc00000 	.word	0xffc00000
 800e8d4:	41dfffff 	.word	0x41dfffff
 800e8d8:	94a03595 	.word	0x94a03595
 800e8dc:	3fcfffff 	.word	0x3fcfffff

0800e8e0 <_strtod_r>:
 800e8e0:	4b01      	ldr	r3, [pc, #4]	@ (800e8e8 <_strtod_r+0x8>)
 800e8e2:	f7ff ba19 	b.w	800dd18 <_strtod_l>
 800e8e6:	bf00      	nop
 800e8e8:	2000009c 	.word	0x2000009c

0800e8ec <strtod>:
 800e8ec:	460a      	mov	r2, r1
 800e8ee:	4601      	mov	r1, r0
 800e8f0:	4802      	ldr	r0, [pc, #8]	@ (800e8fc <strtod+0x10>)
 800e8f2:	4b03      	ldr	r3, [pc, #12]	@ (800e900 <strtod+0x14>)
 800e8f4:	6800      	ldr	r0, [r0, #0]
 800e8f6:	f7ff ba0f 	b.w	800dd18 <_strtod_l>
 800e8fa:	bf00      	nop
 800e8fc:	20000208 	.word	0x20000208
 800e900:	2000009c 	.word	0x2000009c

0800e904 <__cvt>:
 800e904:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e908:	ec57 6b10 	vmov	r6, r7, d0
 800e90c:	2f00      	cmp	r7, #0
 800e90e:	460c      	mov	r4, r1
 800e910:	4619      	mov	r1, r3
 800e912:	463b      	mov	r3, r7
 800e914:	bfbb      	ittet	lt
 800e916:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800e91a:	461f      	movlt	r7, r3
 800e91c:	2300      	movge	r3, #0
 800e91e:	232d      	movlt	r3, #45	@ 0x2d
 800e920:	700b      	strb	r3, [r1, #0]
 800e922:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e924:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800e928:	4691      	mov	r9, r2
 800e92a:	f023 0820 	bic.w	r8, r3, #32
 800e92e:	bfbc      	itt	lt
 800e930:	4632      	movlt	r2, r6
 800e932:	4616      	movlt	r6, r2
 800e934:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e938:	d005      	beq.n	800e946 <__cvt+0x42>
 800e93a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800e93e:	d100      	bne.n	800e942 <__cvt+0x3e>
 800e940:	3401      	adds	r4, #1
 800e942:	2102      	movs	r1, #2
 800e944:	e000      	b.n	800e948 <__cvt+0x44>
 800e946:	2103      	movs	r1, #3
 800e948:	ab03      	add	r3, sp, #12
 800e94a:	9301      	str	r3, [sp, #4]
 800e94c:	ab02      	add	r3, sp, #8
 800e94e:	9300      	str	r3, [sp, #0]
 800e950:	ec47 6b10 	vmov	d0, r6, r7
 800e954:	4653      	mov	r3, sl
 800e956:	4622      	mov	r2, r4
 800e958:	f001 f8be 	bl	800fad8 <_dtoa_r>
 800e95c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800e960:	4605      	mov	r5, r0
 800e962:	d119      	bne.n	800e998 <__cvt+0x94>
 800e964:	f019 0f01 	tst.w	r9, #1
 800e968:	d00e      	beq.n	800e988 <__cvt+0x84>
 800e96a:	eb00 0904 	add.w	r9, r0, r4
 800e96e:	2200      	movs	r2, #0
 800e970:	2300      	movs	r3, #0
 800e972:	4630      	mov	r0, r6
 800e974:	4639      	mov	r1, r7
 800e976:	f7f2 f8cf 	bl	8000b18 <__aeabi_dcmpeq>
 800e97a:	b108      	cbz	r0, 800e980 <__cvt+0x7c>
 800e97c:	f8cd 900c 	str.w	r9, [sp, #12]
 800e980:	2230      	movs	r2, #48	@ 0x30
 800e982:	9b03      	ldr	r3, [sp, #12]
 800e984:	454b      	cmp	r3, r9
 800e986:	d31e      	bcc.n	800e9c6 <__cvt+0xc2>
 800e988:	9b03      	ldr	r3, [sp, #12]
 800e98a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e98c:	1b5b      	subs	r3, r3, r5
 800e98e:	4628      	mov	r0, r5
 800e990:	6013      	str	r3, [r2, #0]
 800e992:	b004      	add	sp, #16
 800e994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e998:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e99c:	eb00 0904 	add.w	r9, r0, r4
 800e9a0:	d1e5      	bne.n	800e96e <__cvt+0x6a>
 800e9a2:	7803      	ldrb	r3, [r0, #0]
 800e9a4:	2b30      	cmp	r3, #48	@ 0x30
 800e9a6:	d10a      	bne.n	800e9be <__cvt+0xba>
 800e9a8:	2200      	movs	r2, #0
 800e9aa:	2300      	movs	r3, #0
 800e9ac:	4630      	mov	r0, r6
 800e9ae:	4639      	mov	r1, r7
 800e9b0:	f7f2 f8b2 	bl	8000b18 <__aeabi_dcmpeq>
 800e9b4:	b918      	cbnz	r0, 800e9be <__cvt+0xba>
 800e9b6:	f1c4 0401 	rsb	r4, r4, #1
 800e9ba:	f8ca 4000 	str.w	r4, [sl]
 800e9be:	f8da 3000 	ldr.w	r3, [sl]
 800e9c2:	4499      	add	r9, r3
 800e9c4:	e7d3      	b.n	800e96e <__cvt+0x6a>
 800e9c6:	1c59      	adds	r1, r3, #1
 800e9c8:	9103      	str	r1, [sp, #12]
 800e9ca:	701a      	strb	r2, [r3, #0]
 800e9cc:	e7d9      	b.n	800e982 <__cvt+0x7e>

0800e9ce <__exponent>:
 800e9ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e9d0:	2900      	cmp	r1, #0
 800e9d2:	bfba      	itte	lt
 800e9d4:	4249      	neglt	r1, r1
 800e9d6:	232d      	movlt	r3, #45	@ 0x2d
 800e9d8:	232b      	movge	r3, #43	@ 0x2b
 800e9da:	2909      	cmp	r1, #9
 800e9dc:	7002      	strb	r2, [r0, #0]
 800e9de:	7043      	strb	r3, [r0, #1]
 800e9e0:	dd29      	ble.n	800ea36 <__exponent+0x68>
 800e9e2:	f10d 0307 	add.w	r3, sp, #7
 800e9e6:	461d      	mov	r5, r3
 800e9e8:	270a      	movs	r7, #10
 800e9ea:	461a      	mov	r2, r3
 800e9ec:	fbb1 f6f7 	udiv	r6, r1, r7
 800e9f0:	fb07 1416 	mls	r4, r7, r6, r1
 800e9f4:	3430      	adds	r4, #48	@ 0x30
 800e9f6:	f802 4c01 	strb.w	r4, [r2, #-1]
 800e9fa:	460c      	mov	r4, r1
 800e9fc:	2c63      	cmp	r4, #99	@ 0x63
 800e9fe:	f103 33ff 	add.w	r3, r3, #4294967295
 800ea02:	4631      	mov	r1, r6
 800ea04:	dcf1      	bgt.n	800e9ea <__exponent+0x1c>
 800ea06:	3130      	adds	r1, #48	@ 0x30
 800ea08:	1e94      	subs	r4, r2, #2
 800ea0a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ea0e:	1c41      	adds	r1, r0, #1
 800ea10:	4623      	mov	r3, r4
 800ea12:	42ab      	cmp	r3, r5
 800ea14:	d30a      	bcc.n	800ea2c <__exponent+0x5e>
 800ea16:	f10d 0309 	add.w	r3, sp, #9
 800ea1a:	1a9b      	subs	r3, r3, r2
 800ea1c:	42ac      	cmp	r4, r5
 800ea1e:	bf88      	it	hi
 800ea20:	2300      	movhi	r3, #0
 800ea22:	3302      	adds	r3, #2
 800ea24:	4403      	add	r3, r0
 800ea26:	1a18      	subs	r0, r3, r0
 800ea28:	b003      	add	sp, #12
 800ea2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ea2c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ea30:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ea34:	e7ed      	b.n	800ea12 <__exponent+0x44>
 800ea36:	2330      	movs	r3, #48	@ 0x30
 800ea38:	3130      	adds	r1, #48	@ 0x30
 800ea3a:	7083      	strb	r3, [r0, #2]
 800ea3c:	70c1      	strb	r1, [r0, #3]
 800ea3e:	1d03      	adds	r3, r0, #4
 800ea40:	e7f1      	b.n	800ea26 <__exponent+0x58>
	...

0800ea44 <_printf_float>:
 800ea44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea48:	b08d      	sub	sp, #52	@ 0x34
 800ea4a:	460c      	mov	r4, r1
 800ea4c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ea50:	4616      	mov	r6, r2
 800ea52:	461f      	mov	r7, r3
 800ea54:	4605      	mov	r5, r0
 800ea56:	f000 ff21 	bl	800f89c <_localeconv_r>
 800ea5a:	6803      	ldr	r3, [r0, #0]
 800ea5c:	9304      	str	r3, [sp, #16]
 800ea5e:	4618      	mov	r0, r3
 800ea60:	f7f1 fc2e 	bl	80002c0 <strlen>
 800ea64:	2300      	movs	r3, #0
 800ea66:	930a      	str	r3, [sp, #40]	@ 0x28
 800ea68:	f8d8 3000 	ldr.w	r3, [r8]
 800ea6c:	9005      	str	r0, [sp, #20]
 800ea6e:	3307      	adds	r3, #7
 800ea70:	f023 0307 	bic.w	r3, r3, #7
 800ea74:	f103 0208 	add.w	r2, r3, #8
 800ea78:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ea7c:	f8d4 b000 	ldr.w	fp, [r4]
 800ea80:	f8c8 2000 	str.w	r2, [r8]
 800ea84:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ea88:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ea8c:	9307      	str	r3, [sp, #28]
 800ea8e:	f8cd 8018 	str.w	r8, [sp, #24]
 800ea92:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ea96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ea9a:	4b9c      	ldr	r3, [pc, #624]	@ (800ed0c <_printf_float+0x2c8>)
 800ea9c:	f04f 32ff 	mov.w	r2, #4294967295
 800eaa0:	f7f2 f86c 	bl	8000b7c <__aeabi_dcmpun>
 800eaa4:	bb70      	cbnz	r0, 800eb04 <_printf_float+0xc0>
 800eaa6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eaaa:	4b98      	ldr	r3, [pc, #608]	@ (800ed0c <_printf_float+0x2c8>)
 800eaac:	f04f 32ff 	mov.w	r2, #4294967295
 800eab0:	f7f2 f846 	bl	8000b40 <__aeabi_dcmple>
 800eab4:	bb30      	cbnz	r0, 800eb04 <_printf_float+0xc0>
 800eab6:	2200      	movs	r2, #0
 800eab8:	2300      	movs	r3, #0
 800eaba:	4640      	mov	r0, r8
 800eabc:	4649      	mov	r1, r9
 800eabe:	f7f2 f835 	bl	8000b2c <__aeabi_dcmplt>
 800eac2:	b110      	cbz	r0, 800eaca <_printf_float+0x86>
 800eac4:	232d      	movs	r3, #45	@ 0x2d
 800eac6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800eaca:	4a91      	ldr	r2, [pc, #580]	@ (800ed10 <_printf_float+0x2cc>)
 800eacc:	4b91      	ldr	r3, [pc, #580]	@ (800ed14 <_printf_float+0x2d0>)
 800eace:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ead2:	bf94      	ite	ls
 800ead4:	4690      	movls	r8, r2
 800ead6:	4698      	movhi	r8, r3
 800ead8:	2303      	movs	r3, #3
 800eada:	6123      	str	r3, [r4, #16]
 800eadc:	f02b 0304 	bic.w	r3, fp, #4
 800eae0:	6023      	str	r3, [r4, #0]
 800eae2:	f04f 0900 	mov.w	r9, #0
 800eae6:	9700      	str	r7, [sp, #0]
 800eae8:	4633      	mov	r3, r6
 800eaea:	aa0b      	add	r2, sp, #44	@ 0x2c
 800eaec:	4621      	mov	r1, r4
 800eaee:	4628      	mov	r0, r5
 800eaf0:	f000 f9d2 	bl	800ee98 <_printf_common>
 800eaf4:	3001      	adds	r0, #1
 800eaf6:	f040 808d 	bne.w	800ec14 <_printf_float+0x1d0>
 800eafa:	f04f 30ff 	mov.w	r0, #4294967295
 800eafe:	b00d      	add	sp, #52	@ 0x34
 800eb00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb04:	4642      	mov	r2, r8
 800eb06:	464b      	mov	r3, r9
 800eb08:	4640      	mov	r0, r8
 800eb0a:	4649      	mov	r1, r9
 800eb0c:	f7f2 f836 	bl	8000b7c <__aeabi_dcmpun>
 800eb10:	b140      	cbz	r0, 800eb24 <_printf_float+0xe0>
 800eb12:	464b      	mov	r3, r9
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	bfbc      	itt	lt
 800eb18:	232d      	movlt	r3, #45	@ 0x2d
 800eb1a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800eb1e:	4a7e      	ldr	r2, [pc, #504]	@ (800ed18 <_printf_float+0x2d4>)
 800eb20:	4b7e      	ldr	r3, [pc, #504]	@ (800ed1c <_printf_float+0x2d8>)
 800eb22:	e7d4      	b.n	800eace <_printf_float+0x8a>
 800eb24:	6863      	ldr	r3, [r4, #4]
 800eb26:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800eb2a:	9206      	str	r2, [sp, #24]
 800eb2c:	1c5a      	adds	r2, r3, #1
 800eb2e:	d13b      	bne.n	800eba8 <_printf_float+0x164>
 800eb30:	2306      	movs	r3, #6
 800eb32:	6063      	str	r3, [r4, #4]
 800eb34:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800eb38:	2300      	movs	r3, #0
 800eb3a:	6022      	str	r2, [r4, #0]
 800eb3c:	9303      	str	r3, [sp, #12]
 800eb3e:	ab0a      	add	r3, sp, #40	@ 0x28
 800eb40:	e9cd a301 	strd	sl, r3, [sp, #4]
 800eb44:	ab09      	add	r3, sp, #36	@ 0x24
 800eb46:	9300      	str	r3, [sp, #0]
 800eb48:	6861      	ldr	r1, [r4, #4]
 800eb4a:	ec49 8b10 	vmov	d0, r8, r9
 800eb4e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800eb52:	4628      	mov	r0, r5
 800eb54:	f7ff fed6 	bl	800e904 <__cvt>
 800eb58:	9b06      	ldr	r3, [sp, #24]
 800eb5a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800eb5c:	2b47      	cmp	r3, #71	@ 0x47
 800eb5e:	4680      	mov	r8, r0
 800eb60:	d129      	bne.n	800ebb6 <_printf_float+0x172>
 800eb62:	1cc8      	adds	r0, r1, #3
 800eb64:	db02      	blt.n	800eb6c <_printf_float+0x128>
 800eb66:	6863      	ldr	r3, [r4, #4]
 800eb68:	4299      	cmp	r1, r3
 800eb6a:	dd41      	ble.n	800ebf0 <_printf_float+0x1ac>
 800eb6c:	f1aa 0a02 	sub.w	sl, sl, #2
 800eb70:	fa5f fa8a 	uxtb.w	sl, sl
 800eb74:	3901      	subs	r1, #1
 800eb76:	4652      	mov	r2, sl
 800eb78:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800eb7c:	9109      	str	r1, [sp, #36]	@ 0x24
 800eb7e:	f7ff ff26 	bl	800e9ce <__exponent>
 800eb82:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800eb84:	1813      	adds	r3, r2, r0
 800eb86:	2a01      	cmp	r2, #1
 800eb88:	4681      	mov	r9, r0
 800eb8a:	6123      	str	r3, [r4, #16]
 800eb8c:	dc02      	bgt.n	800eb94 <_printf_float+0x150>
 800eb8e:	6822      	ldr	r2, [r4, #0]
 800eb90:	07d2      	lsls	r2, r2, #31
 800eb92:	d501      	bpl.n	800eb98 <_printf_float+0x154>
 800eb94:	3301      	adds	r3, #1
 800eb96:	6123      	str	r3, [r4, #16]
 800eb98:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d0a2      	beq.n	800eae6 <_printf_float+0xa2>
 800eba0:	232d      	movs	r3, #45	@ 0x2d
 800eba2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800eba6:	e79e      	b.n	800eae6 <_printf_float+0xa2>
 800eba8:	9a06      	ldr	r2, [sp, #24]
 800ebaa:	2a47      	cmp	r2, #71	@ 0x47
 800ebac:	d1c2      	bne.n	800eb34 <_printf_float+0xf0>
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d1c0      	bne.n	800eb34 <_printf_float+0xf0>
 800ebb2:	2301      	movs	r3, #1
 800ebb4:	e7bd      	b.n	800eb32 <_printf_float+0xee>
 800ebb6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ebba:	d9db      	bls.n	800eb74 <_printf_float+0x130>
 800ebbc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ebc0:	d118      	bne.n	800ebf4 <_printf_float+0x1b0>
 800ebc2:	2900      	cmp	r1, #0
 800ebc4:	6863      	ldr	r3, [r4, #4]
 800ebc6:	dd0b      	ble.n	800ebe0 <_printf_float+0x19c>
 800ebc8:	6121      	str	r1, [r4, #16]
 800ebca:	b913      	cbnz	r3, 800ebd2 <_printf_float+0x18e>
 800ebcc:	6822      	ldr	r2, [r4, #0]
 800ebce:	07d0      	lsls	r0, r2, #31
 800ebd0:	d502      	bpl.n	800ebd8 <_printf_float+0x194>
 800ebd2:	3301      	adds	r3, #1
 800ebd4:	440b      	add	r3, r1
 800ebd6:	6123      	str	r3, [r4, #16]
 800ebd8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ebda:	f04f 0900 	mov.w	r9, #0
 800ebde:	e7db      	b.n	800eb98 <_printf_float+0x154>
 800ebe0:	b913      	cbnz	r3, 800ebe8 <_printf_float+0x1a4>
 800ebe2:	6822      	ldr	r2, [r4, #0]
 800ebe4:	07d2      	lsls	r2, r2, #31
 800ebe6:	d501      	bpl.n	800ebec <_printf_float+0x1a8>
 800ebe8:	3302      	adds	r3, #2
 800ebea:	e7f4      	b.n	800ebd6 <_printf_float+0x192>
 800ebec:	2301      	movs	r3, #1
 800ebee:	e7f2      	b.n	800ebd6 <_printf_float+0x192>
 800ebf0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ebf4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ebf6:	4299      	cmp	r1, r3
 800ebf8:	db05      	blt.n	800ec06 <_printf_float+0x1c2>
 800ebfa:	6823      	ldr	r3, [r4, #0]
 800ebfc:	6121      	str	r1, [r4, #16]
 800ebfe:	07d8      	lsls	r0, r3, #31
 800ec00:	d5ea      	bpl.n	800ebd8 <_printf_float+0x194>
 800ec02:	1c4b      	adds	r3, r1, #1
 800ec04:	e7e7      	b.n	800ebd6 <_printf_float+0x192>
 800ec06:	2900      	cmp	r1, #0
 800ec08:	bfd4      	ite	le
 800ec0a:	f1c1 0202 	rsble	r2, r1, #2
 800ec0e:	2201      	movgt	r2, #1
 800ec10:	4413      	add	r3, r2
 800ec12:	e7e0      	b.n	800ebd6 <_printf_float+0x192>
 800ec14:	6823      	ldr	r3, [r4, #0]
 800ec16:	055a      	lsls	r2, r3, #21
 800ec18:	d407      	bmi.n	800ec2a <_printf_float+0x1e6>
 800ec1a:	6923      	ldr	r3, [r4, #16]
 800ec1c:	4642      	mov	r2, r8
 800ec1e:	4631      	mov	r1, r6
 800ec20:	4628      	mov	r0, r5
 800ec22:	47b8      	blx	r7
 800ec24:	3001      	adds	r0, #1
 800ec26:	d12b      	bne.n	800ec80 <_printf_float+0x23c>
 800ec28:	e767      	b.n	800eafa <_printf_float+0xb6>
 800ec2a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ec2e:	f240 80dd 	bls.w	800edec <_printf_float+0x3a8>
 800ec32:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ec36:	2200      	movs	r2, #0
 800ec38:	2300      	movs	r3, #0
 800ec3a:	f7f1 ff6d 	bl	8000b18 <__aeabi_dcmpeq>
 800ec3e:	2800      	cmp	r0, #0
 800ec40:	d033      	beq.n	800ecaa <_printf_float+0x266>
 800ec42:	4a37      	ldr	r2, [pc, #220]	@ (800ed20 <_printf_float+0x2dc>)
 800ec44:	2301      	movs	r3, #1
 800ec46:	4631      	mov	r1, r6
 800ec48:	4628      	mov	r0, r5
 800ec4a:	47b8      	blx	r7
 800ec4c:	3001      	adds	r0, #1
 800ec4e:	f43f af54 	beq.w	800eafa <_printf_float+0xb6>
 800ec52:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ec56:	4543      	cmp	r3, r8
 800ec58:	db02      	blt.n	800ec60 <_printf_float+0x21c>
 800ec5a:	6823      	ldr	r3, [r4, #0]
 800ec5c:	07d8      	lsls	r0, r3, #31
 800ec5e:	d50f      	bpl.n	800ec80 <_printf_float+0x23c>
 800ec60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ec64:	4631      	mov	r1, r6
 800ec66:	4628      	mov	r0, r5
 800ec68:	47b8      	blx	r7
 800ec6a:	3001      	adds	r0, #1
 800ec6c:	f43f af45 	beq.w	800eafa <_printf_float+0xb6>
 800ec70:	f04f 0900 	mov.w	r9, #0
 800ec74:	f108 38ff 	add.w	r8, r8, #4294967295
 800ec78:	f104 0a1a 	add.w	sl, r4, #26
 800ec7c:	45c8      	cmp	r8, r9
 800ec7e:	dc09      	bgt.n	800ec94 <_printf_float+0x250>
 800ec80:	6823      	ldr	r3, [r4, #0]
 800ec82:	079b      	lsls	r3, r3, #30
 800ec84:	f100 8103 	bmi.w	800ee8e <_printf_float+0x44a>
 800ec88:	68e0      	ldr	r0, [r4, #12]
 800ec8a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ec8c:	4298      	cmp	r0, r3
 800ec8e:	bfb8      	it	lt
 800ec90:	4618      	movlt	r0, r3
 800ec92:	e734      	b.n	800eafe <_printf_float+0xba>
 800ec94:	2301      	movs	r3, #1
 800ec96:	4652      	mov	r2, sl
 800ec98:	4631      	mov	r1, r6
 800ec9a:	4628      	mov	r0, r5
 800ec9c:	47b8      	blx	r7
 800ec9e:	3001      	adds	r0, #1
 800eca0:	f43f af2b 	beq.w	800eafa <_printf_float+0xb6>
 800eca4:	f109 0901 	add.w	r9, r9, #1
 800eca8:	e7e8      	b.n	800ec7c <_printf_float+0x238>
 800ecaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	dc39      	bgt.n	800ed24 <_printf_float+0x2e0>
 800ecb0:	4a1b      	ldr	r2, [pc, #108]	@ (800ed20 <_printf_float+0x2dc>)
 800ecb2:	2301      	movs	r3, #1
 800ecb4:	4631      	mov	r1, r6
 800ecb6:	4628      	mov	r0, r5
 800ecb8:	47b8      	blx	r7
 800ecba:	3001      	adds	r0, #1
 800ecbc:	f43f af1d 	beq.w	800eafa <_printf_float+0xb6>
 800ecc0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ecc4:	ea59 0303 	orrs.w	r3, r9, r3
 800ecc8:	d102      	bne.n	800ecd0 <_printf_float+0x28c>
 800ecca:	6823      	ldr	r3, [r4, #0]
 800eccc:	07d9      	lsls	r1, r3, #31
 800ecce:	d5d7      	bpl.n	800ec80 <_printf_float+0x23c>
 800ecd0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ecd4:	4631      	mov	r1, r6
 800ecd6:	4628      	mov	r0, r5
 800ecd8:	47b8      	blx	r7
 800ecda:	3001      	adds	r0, #1
 800ecdc:	f43f af0d 	beq.w	800eafa <_printf_float+0xb6>
 800ece0:	f04f 0a00 	mov.w	sl, #0
 800ece4:	f104 0b1a 	add.w	fp, r4, #26
 800ece8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ecea:	425b      	negs	r3, r3
 800ecec:	4553      	cmp	r3, sl
 800ecee:	dc01      	bgt.n	800ecf4 <_printf_float+0x2b0>
 800ecf0:	464b      	mov	r3, r9
 800ecf2:	e793      	b.n	800ec1c <_printf_float+0x1d8>
 800ecf4:	2301      	movs	r3, #1
 800ecf6:	465a      	mov	r2, fp
 800ecf8:	4631      	mov	r1, r6
 800ecfa:	4628      	mov	r0, r5
 800ecfc:	47b8      	blx	r7
 800ecfe:	3001      	adds	r0, #1
 800ed00:	f43f aefb 	beq.w	800eafa <_printf_float+0xb6>
 800ed04:	f10a 0a01 	add.w	sl, sl, #1
 800ed08:	e7ee      	b.n	800ece8 <_printf_float+0x2a4>
 800ed0a:	bf00      	nop
 800ed0c:	7fefffff 	.word	0x7fefffff
 800ed10:	08012828 	.word	0x08012828
 800ed14:	0801282c 	.word	0x0801282c
 800ed18:	08012830 	.word	0x08012830
 800ed1c:	08012834 	.word	0x08012834
 800ed20:	08012838 	.word	0x08012838
 800ed24:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ed26:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ed2a:	4553      	cmp	r3, sl
 800ed2c:	bfa8      	it	ge
 800ed2e:	4653      	movge	r3, sl
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	4699      	mov	r9, r3
 800ed34:	dc36      	bgt.n	800eda4 <_printf_float+0x360>
 800ed36:	f04f 0b00 	mov.w	fp, #0
 800ed3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ed3e:	f104 021a 	add.w	r2, r4, #26
 800ed42:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ed44:	9306      	str	r3, [sp, #24]
 800ed46:	eba3 0309 	sub.w	r3, r3, r9
 800ed4a:	455b      	cmp	r3, fp
 800ed4c:	dc31      	bgt.n	800edb2 <_printf_float+0x36e>
 800ed4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed50:	459a      	cmp	sl, r3
 800ed52:	dc3a      	bgt.n	800edca <_printf_float+0x386>
 800ed54:	6823      	ldr	r3, [r4, #0]
 800ed56:	07da      	lsls	r2, r3, #31
 800ed58:	d437      	bmi.n	800edca <_printf_float+0x386>
 800ed5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed5c:	ebaa 0903 	sub.w	r9, sl, r3
 800ed60:	9b06      	ldr	r3, [sp, #24]
 800ed62:	ebaa 0303 	sub.w	r3, sl, r3
 800ed66:	4599      	cmp	r9, r3
 800ed68:	bfa8      	it	ge
 800ed6a:	4699      	movge	r9, r3
 800ed6c:	f1b9 0f00 	cmp.w	r9, #0
 800ed70:	dc33      	bgt.n	800edda <_printf_float+0x396>
 800ed72:	f04f 0800 	mov.w	r8, #0
 800ed76:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ed7a:	f104 0b1a 	add.w	fp, r4, #26
 800ed7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed80:	ebaa 0303 	sub.w	r3, sl, r3
 800ed84:	eba3 0309 	sub.w	r3, r3, r9
 800ed88:	4543      	cmp	r3, r8
 800ed8a:	f77f af79 	ble.w	800ec80 <_printf_float+0x23c>
 800ed8e:	2301      	movs	r3, #1
 800ed90:	465a      	mov	r2, fp
 800ed92:	4631      	mov	r1, r6
 800ed94:	4628      	mov	r0, r5
 800ed96:	47b8      	blx	r7
 800ed98:	3001      	adds	r0, #1
 800ed9a:	f43f aeae 	beq.w	800eafa <_printf_float+0xb6>
 800ed9e:	f108 0801 	add.w	r8, r8, #1
 800eda2:	e7ec      	b.n	800ed7e <_printf_float+0x33a>
 800eda4:	4642      	mov	r2, r8
 800eda6:	4631      	mov	r1, r6
 800eda8:	4628      	mov	r0, r5
 800edaa:	47b8      	blx	r7
 800edac:	3001      	adds	r0, #1
 800edae:	d1c2      	bne.n	800ed36 <_printf_float+0x2f2>
 800edb0:	e6a3      	b.n	800eafa <_printf_float+0xb6>
 800edb2:	2301      	movs	r3, #1
 800edb4:	4631      	mov	r1, r6
 800edb6:	4628      	mov	r0, r5
 800edb8:	9206      	str	r2, [sp, #24]
 800edba:	47b8      	blx	r7
 800edbc:	3001      	adds	r0, #1
 800edbe:	f43f ae9c 	beq.w	800eafa <_printf_float+0xb6>
 800edc2:	9a06      	ldr	r2, [sp, #24]
 800edc4:	f10b 0b01 	add.w	fp, fp, #1
 800edc8:	e7bb      	b.n	800ed42 <_printf_float+0x2fe>
 800edca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800edce:	4631      	mov	r1, r6
 800edd0:	4628      	mov	r0, r5
 800edd2:	47b8      	blx	r7
 800edd4:	3001      	adds	r0, #1
 800edd6:	d1c0      	bne.n	800ed5a <_printf_float+0x316>
 800edd8:	e68f      	b.n	800eafa <_printf_float+0xb6>
 800edda:	9a06      	ldr	r2, [sp, #24]
 800eddc:	464b      	mov	r3, r9
 800edde:	4442      	add	r2, r8
 800ede0:	4631      	mov	r1, r6
 800ede2:	4628      	mov	r0, r5
 800ede4:	47b8      	blx	r7
 800ede6:	3001      	adds	r0, #1
 800ede8:	d1c3      	bne.n	800ed72 <_printf_float+0x32e>
 800edea:	e686      	b.n	800eafa <_printf_float+0xb6>
 800edec:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800edf0:	f1ba 0f01 	cmp.w	sl, #1
 800edf4:	dc01      	bgt.n	800edfa <_printf_float+0x3b6>
 800edf6:	07db      	lsls	r3, r3, #31
 800edf8:	d536      	bpl.n	800ee68 <_printf_float+0x424>
 800edfa:	2301      	movs	r3, #1
 800edfc:	4642      	mov	r2, r8
 800edfe:	4631      	mov	r1, r6
 800ee00:	4628      	mov	r0, r5
 800ee02:	47b8      	blx	r7
 800ee04:	3001      	adds	r0, #1
 800ee06:	f43f ae78 	beq.w	800eafa <_printf_float+0xb6>
 800ee0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ee0e:	4631      	mov	r1, r6
 800ee10:	4628      	mov	r0, r5
 800ee12:	47b8      	blx	r7
 800ee14:	3001      	adds	r0, #1
 800ee16:	f43f ae70 	beq.w	800eafa <_printf_float+0xb6>
 800ee1a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ee1e:	2200      	movs	r2, #0
 800ee20:	2300      	movs	r3, #0
 800ee22:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ee26:	f7f1 fe77 	bl	8000b18 <__aeabi_dcmpeq>
 800ee2a:	b9c0      	cbnz	r0, 800ee5e <_printf_float+0x41a>
 800ee2c:	4653      	mov	r3, sl
 800ee2e:	f108 0201 	add.w	r2, r8, #1
 800ee32:	4631      	mov	r1, r6
 800ee34:	4628      	mov	r0, r5
 800ee36:	47b8      	blx	r7
 800ee38:	3001      	adds	r0, #1
 800ee3a:	d10c      	bne.n	800ee56 <_printf_float+0x412>
 800ee3c:	e65d      	b.n	800eafa <_printf_float+0xb6>
 800ee3e:	2301      	movs	r3, #1
 800ee40:	465a      	mov	r2, fp
 800ee42:	4631      	mov	r1, r6
 800ee44:	4628      	mov	r0, r5
 800ee46:	47b8      	blx	r7
 800ee48:	3001      	adds	r0, #1
 800ee4a:	f43f ae56 	beq.w	800eafa <_printf_float+0xb6>
 800ee4e:	f108 0801 	add.w	r8, r8, #1
 800ee52:	45d0      	cmp	r8, sl
 800ee54:	dbf3      	blt.n	800ee3e <_printf_float+0x3fa>
 800ee56:	464b      	mov	r3, r9
 800ee58:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ee5c:	e6df      	b.n	800ec1e <_printf_float+0x1da>
 800ee5e:	f04f 0800 	mov.w	r8, #0
 800ee62:	f104 0b1a 	add.w	fp, r4, #26
 800ee66:	e7f4      	b.n	800ee52 <_printf_float+0x40e>
 800ee68:	2301      	movs	r3, #1
 800ee6a:	4642      	mov	r2, r8
 800ee6c:	e7e1      	b.n	800ee32 <_printf_float+0x3ee>
 800ee6e:	2301      	movs	r3, #1
 800ee70:	464a      	mov	r2, r9
 800ee72:	4631      	mov	r1, r6
 800ee74:	4628      	mov	r0, r5
 800ee76:	47b8      	blx	r7
 800ee78:	3001      	adds	r0, #1
 800ee7a:	f43f ae3e 	beq.w	800eafa <_printf_float+0xb6>
 800ee7e:	f108 0801 	add.w	r8, r8, #1
 800ee82:	68e3      	ldr	r3, [r4, #12]
 800ee84:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ee86:	1a5b      	subs	r3, r3, r1
 800ee88:	4543      	cmp	r3, r8
 800ee8a:	dcf0      	bgt.n	800ee6e <_printf_float+0x42a>
 800ee8c:	e6fc      	b.n	800ec88 <_printf_float+0x244>
 800ee8e:	f04f 0800 	mov.w	r8, #0
 800ee92:	f104 0919 	add.w	r9, r4, #25
 800ee96:	e7f4      	b.n	800ee82 <_printf_float+0x43e>

0800ee98 <_printf_common>:
 800ee98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ee9c:	4616      	mov	r6, r2
 800ee9e:	4698      	mov	r8, r3
 800eea0:	688a      	ldr	r2, [r1, #8]
 800eea2:	690b      	ldr	r3, [r1, #16]
 800eea4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800eea8:	4293      	cmp	r3, r2
 800eeaa:	bfb8      	it	lt
 800eeac:	4613      	movlt	r3, r2
 800eeae:	6033      	str	r3, [r6, #0]
 800eeb0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800eeb4:	4607      	mov	r7, r0
 800eeb6:	460c      	mov	r4, r1
 800eeb8:	b10a      	cbz	r2, 800eebe <_printf_common+0x26>
 800eeba:	3301      	adds	r3, #1
 800eebc:	6033      	str	r3, [r6, #0]
 800eebe:	6823      	ldr	r3, [r4, #0]
 800eec0:	0699      	lsls	r1, r3, #26
 800eec2:	bf42      	ittt	mi
 800eec4:	6833      	ldrmi	r3, [r6, #0]
 800eec6:	3302      	addmi	r3, #2
 800eec8:	6033      	strmi	r3, [r6, #0]
 800eeca:	6825      	ldr	r5, [r4, #0]
 800eecc:	f015 0506 	ands.w	r5, r5, #6
 800eed0:	d106      	bne.n	800eee0 <_printf_common+0x48>
 800eed2:	f104 0a19 	add.w	sl, r4, #25
 800eed6:	68e3      	ldr	r3, [r4, #12]
 800eed8:	6832      	ldr	r2, [r6, #0]
 800eeda:	1a9b      	subs	r3, r3, r2
 800eedc:	42ab      	cmp	r3, r5
 800eede:	dc26      	bgt.n	800ef2e <_printf_common+0x96>
 800eee0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800eee4:	6822      	ldr	r2, [r4, #0]
 800eee6:	3b00      	subs	r3, #0
 800eee8:	bf18      	it	ne
 800eeea:	2301      	movne	r3, #1
 800eeec:	0692      	lsls	r2, r2, #26
 800eeee:	d42b      	bmi.n	800ef48 <_printf_common+0xb0>
 800eef0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800eef4:	4641      	mov	r1, r8
 800eef6:	4638      	mov	r0, r7
 800eef8:	47c8      	blx	r9
 800eefa:	3001      	adds	r0, #1
 800eefc:	d01e      	beq.n	800ef3c <_printf_common+0xa4>
 800eefe:	6823      	ldr	r3, [r4, #0]
 800ef00:	6922      	ldr	r2, [r4, #16]
 800ef02:	f003 0306 	and.w	r3, r3, #6
 800ef06:	2b04      	cmp	r3, #4
 800ef08:	bf02      	ittt	eq
 800ef0a:	68e5      	ldreq	r5, [r4, #12]
 800ef0c:	6833      	ldreq	r3, [r6, #0]
 800ef0e:	1aed      	subeq	r5, r5, r3
 800ef10:	68a3      	ldr	r3, [r4, #8]
 800ef12:	bf0c      	ite	eq
 800ef14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ef18:	2500      	movne	r5, #0
 800ef1a:	4293      	cmp	r3, r2
 800ef1c:	bfc4      	itt	gt
 800ef1e:	1a9b      	subgt	r3, r3, r2
 800ef20:	18ed      	addgt	r5, r5, r3
 800ef22:	2600      	movs	r6, #0
 800ef24:	341a      	adds	r4, #26
 800ef26:	42b5      	cmp	r5, r6
 800ef28:	d11a      	bne.n	800ef60 <_printf_common+0xc8>
 800ef2a:	2000      	movs	r0, #0
 800ef2c:	e008      	b.n	800ef40 <_printf_common+0xa8>
 800ef2e:	2301      	movs	r3, #1
 800ef30:	4652      	mov	r2, sl
 800ef32:	4641      	mov	r1, r8
 800ef34:	4638      	mov	r0, r7
 800ef36:	47c8      	blx	r9
 800ef38:	3001      	adds	r0, #1
 800ef3a:	d103      	bne.n	800ef44 <_printf_common+0xac>
 800ef3c:	f04f 30ff 	mov.w	r0, #4294967295
 800ef40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef44:	3501      	adds	r5, #1
 800ef46:	e7c6      	b.n	800eed6 <_printf_common+0x3e>
 800ef48:	18e1      	adds	r1, r4, r3
 800ef4a:	1c5a      	adds	r2, r3, #1
 800ef4c:	2030      	movs	r0, #48	@ 0x30
 800ef4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ef52:	4422      	add	r2, r4
 800ef54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ef58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ef5c:	3302      	adds	r3, #2
 800ef5e:	e7c7      	b.n	800eef0 <_printf_common+0x58>
 800ef60:	2301      	movs	r3, #1
 800ef62:	4622      	mov	r2, r4
 800ef64:	4641      	mov	r1, r8
 800ef66:	4638      	mov	r0, r7
 800ef68:	47c8      	blx	r9
 800ef6a:	3001      	adds	r0, #1
 800ef6c:	d0e6      	beq.n	800ef3c <_printf_common+0xa4>
 800ef6e:	3601      	adds	r6, #1
 800ef70:	e7d9      	b.n	800ef26 <_printf_common+0x8e>
	...

0800ef74 <_printf_i>:
 800ef74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ef78:	7e0f      	ldrb	r7, [r1, #24]
 800ef7a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ef7c:	2f78      	cmp	r7, #120	@ 0x78
 800ef7e:	4691      	mov	r9, r2
 800ef80:	4680      	mov	r8, r0
 800ef82:	460c      	mov	r4, r1
 800ef84:	469a      	mov	sl, r3
 800ef86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ef8a:	d807      	bhi.n	800ef9c <_printf_i+0x28>
 800ef8c:	2f62      	cmp	r7, #98	@ 0x62
 800ef8e:	d80a      	bhi.n	800efa6 <_printf_i+0x32>
 800ef90:	2f00      	cmp	r7, #0
 800ef92:	f000 80d2 	beq.w	800f13a <_printf_i+0x1c6>
 800ef96:	2f58      	cmp	r7, #88	@ 0x58
 800ef98:	f000 80b9 	beq.w	800f10e <_printf_i+0x19a>
 800ef9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800efa0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800efa4:	e03a      	b.n	800f01c <_printf_i+0xa8>
 800efa6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800efaa:	2b15      	cmp	r3, #21
 800efac:	d8f6      	bhi.n	800ef9c <_printf_i+0x28>
 800efae:	a101      	add	r1, pc, #4	@ (adr r1, 800efb4 <_printf_i+0x40>)
 800efb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800efb4:	0800f00d 	.word	0x0800f00d
 800efb8:	0800f021 	.word	0x0800f021
 800efbc:	0800ef9d 	.word	0x0800ef9d
 800efc0:	0800ef9d 	.word	0x0800ef9d
 800efc4:	0800ef9d 	.word	0x0800ef9d
 800efc8:	0800ef9d 	.word	0x0800ef9d
 800efcc:	0800f021 	.word	0x0800f021
 800efd0:	0800ef9d 	.word	0x0800ef9d
 800efd4:	0800ef9d 	.word	0x0800ef9d
 800efd8:	0800ef9d 	.word	0x0800ef9d
 800efdc:	0800ef9d 	.word	0x0800ef9d
 800efe0:	0800f121 	.word	0x0800f121
 800efe4:	0800f04b 	.word	0x0800f04b
 800efe8:	0800f0db 	.word	0x0800f0db
 800efec:	0800ef9d 	.word	0x0800ef9d
 800eff0:	0800ef9d 	.word	0x0800ef9d
 800eff4:	0800f143 	.word	0x0800f143
 800eff8:	0800ef9d 	.word	0x0800ef9d
 800effc:	0800f04b 	.word	0x0800f04b
 800f000:	0800ef9d 	.word	0x0800ef9d
 800f004:	0800ef9d 	.word	0x0800ef9d
 800f008:	0800f0e3 	.word	0x0800f0e3
 800f00c:	6833      	ldr	r3, [r6, #0]
 800f00e:	1d1a      	adds	r2, r3, #4
 800f010:	681b      	ldr	r3, [r3, #0]
 800f012:	6032      	str	r2, [r6, #0]
 800f014:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f018:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f01c:	2301      	movs	r3, #1
 800f01e:	e09d      	b.n	800f15c <_printf_i+0x1e8>
 800f020:	6833      	ldr	r3, [r6, #0]
 800f022:	6820      	ldr	r0, [r4, #0]
 800f024:	1d19      	adds	r1, r3, #4
 800f026:	6031      	str	r1, [r6, #0]
 800f028:	0606      	lsls	r6, r0, #24
 800f02a:	d501      	bpl.n	800f030 <_printf_i+0xbc>
 800f02c:	681d      	ldr	r5, [r3, #0]
 800f02e:	e003      	b.n	800f038 <_printf_i+0xc4>
 800f030:	0645      	lsls	r5, r0, #25
 800f032:	d5fb      	bpl.n	800f02c <_printf_i+0xb8>
 800f034:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f038:	2d00      	cmp	r5, #0
 800f03a:	da03      	bge.n	800f044 <_printf_i+0xd0>
 800f03c:	232d      	movs	r3, #45	@ 0x2d
 800f03e:	426d      	negs	r5, r5
 800f040:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f044:	4859      	ldr	r0, [pc, #356]	@ (800f1ac <_printf_i+0x238>)
 800f046:	230a      	movs	r3, #10
 800f048:	e011      	b.n	800f06e <_printf_i+0xfa>
 800f04a:	6821      	ldr	r1, [r4, #0]
 800f04c:	6833      	ldr	r3, [r6, #0]
 800f04e:	0608      	lsls	r0, r1, #24
 800f050:	f853 5b04 	ldr.w	r5, [r3], #4
 800f054:	d402      	bmi.n	800f05c <_printf_i+0xe8>
 800f056:	0649      	lsls	r1, r1, #25
 800f058:	bf48      	it	mi
 800f05a:	b2ad      	uxthmi	r5, r5
 800f05c:	2f6f      	cmp	r7, #111	@ 0x6f
 800f05e:	4853      	ldr	r0, [pc, #332]	@ (800f1ac <_printf_i+0x238>)
 800f060:	6033      	str	r3, [r6, #0]
 800f062:	bf14      	ite	ne
 800f064:	230a      	movne	r3, #10
 800f066:	2308      	moveq	r3, #8
 800f068:	2100      	movs	r1, #0
 800f06a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f06e:	6866      	ldr	r6, [r4, #4]
 800f070:	60a6      	str	r6, [r4, #8]
 800f072:	2e00      	cmp	r6, #0
 800f074:	bfa2      	ittt	ge
 800f076:	6821      	ldrge	r1, [r4, #0]
 800f078:	f021 0104 	bicge.w	r1, r1, #4
 800f07c:	6021      	strge	r1, [r4, #0]
 800f07e:	b90d      	cbnz	r5, 800f084 <_printf_i+0x110>
 800f080:	2e00      	cmp	r6, #0
 800f082:	d04b      	beq.n	800f11c <_printf_i+0x1a8>
 800f084:	4616      	mov	r6, r2
 800f086:	fbb5 f1f3 	udiv	r1, r5, r3
 800f08a:	fb03 5711 	mls	r7, r3, r1, r5
 800f08e:	5dc7      	ldrb	r7, [r0, r7]
 800f090:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f094:	462f      	mov	r7, r5
 800f096:	42bb      	cmp	r3, r7
 800f098:	460d      	mov	r5, r1
 800f09a:	d9f4      	bls.n	800f086 <_printf_i+0x112>
 800f09c:	2b08      	cmp	r3, #8
 800f09e:	d10b      	bne.n	800f0b8 <_printf_i+0x144>
 800f0a0:	6823      	ldr	r3, [r4, #0]
 800f0a2:	07df      	lsls	r7, r3, #31
 800f0a4:	d508      	bpl.n	800f0b8 <_printf_i+0x144>
 800f0a6:	6923      	ldr	r3, [r4, #16]
 800f0a8:	6861      	ldr	r1, [r4, #4]
 800f0aa:	4299      	cmp	r1, r3
 800f0ac:	bfde      	ittt	le
 800f0ae:	2330      	movle	r3, #48	@ 0x30
 800f0b0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f0b4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f0b8:	1b92      	subs	r2, r2, r6
 800f0ba:	6122      	str	r2, [r4, #16]
 800f0bc:	f8cd a000 	str.w	sl, [sp]
 800f0c0:	464b      	mov	r3, r9
 800f0c2:	aa03      	add	r2, sp, #12
 800f0c4:	4621      	mov	r1, r4
 800f0c6:	4640      	mov	r0, r8
 800f0c8:	f7ff fee6 	bl	800ee98 <_printf_common>
 800f0cc:	3001      	adds	r0, #1
 800f0ce:	d14a      	bne.n	800f166 <_printf_i+0x1f2>
 800f0d0:	f04f 30ff 	mov.w	r0, #4294967295
 800f0d4:	b004      	add	sp, #16
 800f0d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f0da:	6823      	ldr	r3, [r4, #0]
 800f0dc:	f043 0320 	orr.w	r3, r3, #32
 800f0e0:	6023      	str	r3, [r4, #0]
 800f0e2:	4833      	ldr	r0, [pc, #204]	@ (800f1b0 <_printf_i+0x23c>)
 800f0e4:	2778      	movs	r7, #120	@ 0x78
 800f0e6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f0ea:	6823      	ldr	r3, [r4, #0]
 800f0ec:	6831      	ldr	r1, [r6, #0]
 800f0ee:	061f      	lsls	r7, r3, #24
 800f0f0:	f851 5b04 	ldr.w	r5, [r1], #4
 800f0f4:	d402      	bmi.n	800f0fc <_printf_i+0x188>
 800f0f6:	065f      	lsls	r7, r3, #25
 800f0f8:	bf48      	it	mi
 800f0fa:	b2ad      	uxthmi	r5, r5
 800f0fc:	6031      	str	r1, [r6, #0]
 800f0fe:	07d9      	lsls	r1, r3, #31
 800f100:	bf44      	itt	mi
 800f102:	f043 0320 	orrmi.w	r3, r3, #32
 800f106:	6023      	strmi	r3, [r4, #0]
 800f108:	b11d      	cbz	r5, 800f112 <_printf_i+0x19e>
 800f10a:	2310      	movs	r3, #16
 800f10c:	e7ac      	b.n	800f068 <_printf_i+0xf4>
 800f10e:	4827      	ldr	r0, [pc, #156]	@ (800f1ac <_printf_i+0x238>)
 800f110:	e7e9      	b.n	800f0e6 <_printf_i+0x172>
 800f112:	6823      	ldr	r3, [r4, #0]
 800f114:	f023 0320 	bic.w	r3, r3, #32
 800f118:	6023      	str	r3, [r4, #0]
 800f11a:	e7f6      	b.n	800f10a <_printf_i+0x196>
 800f11c:	4616      	mov	r6, r2
 800f11e:	e7bd      	b.n	800f09c <_printf_i+0x128>
 800f120:	6833      	ldr	r3, [r6, #0]
 800f122:	6825      	ldr	r5, [r4, #0]
 800f124:	6961      	ldr	r1, [r4, #20]
 800f126:	1d18      	adds	r0, r3, #4
 800f128:	6030      	str	r0, [r6, #0]
 800f12a:	062e      	lsls	r6, r5, #24
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	d501      	bpl.n	800f134 <_printf_i+0x1c0>
 800f130:	6019      	str	r1, [r3, #0]
 800f132:	e002      	b.n	800f13a <_printf_i+0x1c6>
 800f134:	0668      	lsls	r0, r5, #25
 800f136:	d5fb      	bpl.n	800f130 <_printf_i+0x1bc>
 800f138:	8019      	strh	r1, [r3, #0]
 800f13a:	2300      	movs	r3, #0
 800f13c:	6123      	str	r3, [r4, #16]
 800f13e:	4616      	mov	r6, r2
 800f140:	e7bc      	b.n	800f0bc <_printf_i+0x148>
 800f142:	6833      	ldr	r3, [r6, #0]
 800f144:	1d1a      	adds	r2, r3, #4
 800f146:	6032      	str	r2, [r6, #0]
 800f148:	681e      	ldr	r6, [r3, #0]
 800f14a:	6862      	ldr	r2, [r4, #4]
 800f14c:	2100      	movs	r1, #0
 800f14e:	4630      	mov	r0, r6
 800f150:	f7f1 f866 	bl	8000220 <memchr>
 800f154:	b108      	cbz	r0, 800f15a <_printf_i+0x1e6>
 800f156:	1b80      	subs	r0, r0, r6
 800f158:	6060      	str	r0, [r4, #4]
 800f15a:	6863      	ldr	r3, [r4, #4]
 800f15c:	6123      	str	r3, [r4, #16]
 800f15e:	2300      	movs	r3, #0
 800f160:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f164:	e7aa      	b.n	800f0bc <_printf_i+0x148>
 800f166:	6923      	ldr	r3, [r4, #16]
 800f168:	4632      	mov	r2, r6
 800f16a:	4649      	mov	r1, r9
 800f16c:	4640      	mov	r0, r8
 800f16e:	47d0      	blx	sl
 800f170:	3001      	adds	r0, #1
 800f172:	d0ad      	beq.n	800f0d0 <_printf_i+0x15c>
 800f174:	6823      	ldr	r3, [r4, #0]
 800f176:	079b      	lsls	r3, r3, #30
 800f178:	d413      	bmi.n	800f1a2 <_printf_i+0x22e>
 800f17a:	68e0      	ldr	r0, [r4, #12]
 800f17c:	9b03      	ldr	r3, [sp, #12]
 800f17e:	4298      	cmp	r0, r3
 800f180:	bfb8      	it	lt
 800f182:	4618      	movlt	r0, r3
 800f184:	e7a6      	b.n	800f0d4 <_printf_i+0x160>
 800f186:	2301      	movs	r3, #1
 800f188:	4632      	mov	r2, r6
 800f18a:	4649      	mov	r1, r9
 800f18c:	4640      	mov	r0, r8
 800f18e:	47d0      	blx	sl
 800f190:	3001      	adds	r0, #1
 800f192:	d09d      	beq.n	800f0d0 <_printf_i+0x15c>
 800f194:	3501      	adds	r5, #1
 800f196:	68e3      	ldr	r3, [r4, #12]
 800f198:	9903      	ldr	r1, [sp, #12]
 800f19a:	1a5b      	subs	r3, r3, r1
 800f19c:	42ab      	cmp	r3, r5
 800f19e:	dcf2      	bgt.n	800f186 <_printf_i+0x212>
 800f1a0:	e7eb      	b.n	800f17a <_printf_i+0x206>
 800f1a2:	2500      	movs	r5, #0
 800f1a4:	f104 0619 	add.w	r6, r4, #25
 800f1a8:	e7f5      	b.n	800f196 <_printf_i+0x222>
 800f1aa:	bf00      	nop
 800f1ac:	0801283a 	.word	0x0801283a
 800f1b0:	0801284b 	.word	0x0801284b

0800f1b4 <_scanf_float>:
 800f1b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1b8:	b087      	sub	sp, #28
 800f1ba:	4617      	mov	r7, r2
 800f1bc:	9303      	str	r3, [sp, #12]
 800f1be:	688b      	ldr	r3, [r1, #8]
 800f1c0:	1e5a      	subs	r2, r3, #1
 800f1c2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800f1c6:	bf81      	itttt	hi
 800f1c8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800f1cc:	eb03 0b05 	addhi.w	fp, r3, r5
 800f1d0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800f1d4:	608b      	strhi	r3, [r1, #8]
 800f1d6:	680b      	ldr	r3, [r1, #0]
 800f1d8:	460a      	mov	r2, r1
 800f1da:	f04f 0500 	mov.w	r5, #0
 800f1de:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800f1e2:	f842 3b1c 	str.w	r3, [r2], #28
 800f1e6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800f1ea:	4680      	mov	r8, r0
 800f1ec:	460c      	mov	r4, r1
 800f1ee:	bf98      	it	ls
 800f1f0:	f04f 0b00 	movls.w	fp, #0
 800f1f4:	9201      	str	r2, [sp, #4]
 800f1f6:	4616      	mov	r6, r2
 800f1f8:	46aa      	mov	sl, r5
 800f1fa:	46a9      	mov	r9, r5
 800f1fc:	9502      	str	r5, [sp, #8]
 800f1fe:	68a2      	ldr	r2, [r4, #8]
 800f200:	b152      	cbz	r2, 800f218 <_scanf_float+0x64>
 800f202:	683b      	ldr	r3, [r7, #0]
 800f204:	781b      	ldrb	r3, [r3, #0]
 800f206:	2b4e      	cmp	r3, #78	@ 0x4e
 800f208:	d864      	bhi.n	800f2d4 <_scanf_float+0x120>
 800f20a:	2b40      	cmp	r3, #64	@ 0x40
 800f20c:	d83c      	bhi.n	800f288 <_scanf_float+0xd4>
 800f20e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800f212:	b2c8      	uxtb	r0, r1
 800f214:	280e      	cmp	r0, #14
 800f216:	d93a      	bls.n	800f28e <_scanf_float+0xda>
 800f218:	f1b9 0f00 	cmp.w	r9, #0
 800f21c:	d003      	beq.n	800f226 <_scanf_float+0x72>
 800f21e:	6823      	ldr	r3, [r4, #0]
 800f220:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f224:	6023      	str	r3, [r4, #0]
 800f226:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f22a:	f1ba 0f01 	cmp.w	sl, #1
 800f22e:	f200 8117 	bhi.w	800f460 <_scanf_float+0x2ac>
 800f232:	9b01      	ldr	r3, [sp, #4]
 800f234:	429e      	cmp	r6, r3
 800f236:	f200 8108 	bhi.w	800f44a <_scanf_float+0x296>
 800f23a:	2001      	movs	r0, #1
 800f23c:	b007      	add	sp, #28
 800f23e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f242:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800f246:	2a0d      	cmp	r2, #13
 800f248:	d8e6      	bhi.n	800f218 <_scanf_float+0x64>
 800f24a:	a101      	add	r1, pc, #4	@ (adr r1, 800f250 <_scanf_float+0x9c>)
 800f24c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f250:	0800f397 	.word	0x0800f397
 800f254:	0800f219 	.word	0x0800f219
 800f258:	0800f219 	.word	0x0800f219
 800f25c:	0800f219 	.word	0x0800f219
 800f260:	0800f3f7 	.word	0x0800f3f7
 800f264:	0800f3cf 	.word	0x0800f3cf
 800f268:	0800f219 	.word	0x0800f219
 800f26c:	0800f219 	.word	0x0800f219
 800f270:	0800f3a5 	.word	0x0800f3a5
 800f274:	0800f219 	.word	0x0800f219
 800f278:	0800f219 	.word	0x0800f219
 800f27c:	0800f219 	.word	0x0800f219
 800f280:	0800f219 	.word	0x0800f219
 800f284:	0800f35d 	.word	0x0800f35d
 800f288:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800f28c:	e7db      	b.n	800f246 <_scanf_float+0x92>
 800f28e:	290e      	cmp	r1, #14
 800f290:	d8c2      	bhi.n	800f218 <_scanf_float+0x64>
 800f292:	a001      	add	r0, pc, #4	@ (adr r0, 800f298 <_scanf_float+0xe4>)
 800f294:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f298:	0800f34d 	.word	0x0800f34d
 800f29c:	0800f219 	.word	0x0800f219
 800f2a0:	0800f34d 	.word	0x0800f34d
 800f2a4:	0800f3e3 	.word	0x0800f3e3
 800f2a8:	0800f219 	.word	0x0800f219
 800f2ac:	0800f2f5 	.word	0x0800f2f5
 800f2b0:	0800f333 	.word	0x0800f333
 800f2b4:	0800f333 	.word	0x0800f333
 800f2b8:	0800f333 	.word	0x0800f333
 800f2bc:	0800f333 	.word	0x0800f333
 800f2c0:	0800f333 	.word	0x0800f333
 800f2c4:	0800f333 	.word	0x0800f333
 800f2c8:	0800f333 	.word	0x0800f333
 800f2cc:	0800f333 	.word	0x0800f333
 800f2d0:	0800f333 	.word	0x0800f333
 800f2d4:	2b6e      	cmp	r3, #110	@ 0x6e
 800f2d6:	d809      	bhi.n	800f2ec <_scanf_float+0x138>
 800f2d8:	2b60      	cmp	r3, #96	@ 0x60
 800f2da:	d8b2      	bhi.n	800f242 <_scanf_float+0x8e>
 800f2dc:	2b54      	cmp	r3, #84	@ 0x54
 800f2de:	d07b      	beq.n	800f3d8 <_scanf_float+0x224>
 800f2e0:	2b59      	cmp	r3, #89	@ 0x59
 800f2e2:	d199      	bne.n	800f218 <_scanf_float+0x64>
 800f2e4:	2d07      	cmp	r5, #7
 800f2e6:	d197      	bne.n	800f218 <_scanf_float+0x64>
 800f2e8:	2508      	movs	r5, #8
 800f2ea:	e02c      	b.n	800f346 <_scanf_float+0x192>
 800f2ec:	2b74      	cmp	r3, #116	@ 0x74
 800f2ee:	d073      	beq.n	800f3d8 <_scanf_float+0x224>
 800f2f0:	2b79      	cmp	r3, #121	@ 0x79
 800f2f2:	e7f6      	b.n	800f2e2 <_scanf_float+0x12e>
 800f2f4:	6821      	ldr	r1, [r4, #0]
 800f2f6:	05c8      	lsls	r0, r1, #23
 800f2f8:	d51b      	bpl.n	800f332 <_scanf_float+0x17e>
 800f2fa:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800f2fe:	6021      	str	r1, [r4, #0]
 800f300:	f109 0901 	add.w	r9, r9, #1
 800f304:	f1bb 0f00 	cmp.w	fp, #0
 800f308:	d003      	beq.n	800f312 <_scanf_float+0x15e>
 800f30a:	3201      	adds	r2, #1
 800f30c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f310:	60a2      	str	r2, [r4, #8]
 800f312:	68a3      	ldr	r3, [r4, #8]
 800f314:	3b01      	subs	r3, #1
 800f316:	60a3      	str	r3, [r4, #8]
 800f318:	6923      	ldr	r3, [r4, #16]
 800f31a:	3301      	adds	r3, #1
 800f31c:	6123      	str	r3, [r4, #16]
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	3b01      	subs	r3, #1
 800f322:	2b00      	cmp	r3, #0
 800f324:	607b      	str	r3, [r7, #4]
 800f326:	f340 8087 	ble.w	800f438 <_scanf_float+0x284>
 800f32a:	683b      	ldr	r3, [r7, #0]
 800f32c:	3301      	adds	r3, #1
 800f32e:	603b      	str	r3, [r7, #0]
 800f330:	e765      	b.n	800f1fe <_scanf_float+0x4a>
 800f332:	eb1a 0105 	adds.w	r1, sl, r5
 800f336:	f47f af6f 	bne.w	800f218 <_scanf_float+0x64>
 800f33a:	6822      	ldr	r2, [r4, #0]
 800f33c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800f340:	6022      	str	r2, [r4, #0]
 800f342:	460d      	mov	r5, r1
 800f344:	468a      	mov	sl, r1
 800f346:	f806 3b01 	strb.w	r3, [r6], #1
 800f34a:	e7e2      	b.n	800f312 <_scanf_float+0x15e>
 800f34c:	6822      	ldr	r2, [r4, #0]
 800f34e:	0610      	lsls	r0, r2, #24
 800f350:	f57f af62 	bpl.w	800f218 <_scanf_float+0x64>
 800f354:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f358:	6022      	str	r2, [r4, #0]
 800f35a:	e7f4      	b.n	800f346 <_scanf_float+0x192>
 800f35c:	f1ba 0f00 	cmp.w	sl, #0
 800f360:	d10e      	bne.n	800f380 <_scanf_float+0x1cc>
 800f362:	f1b9 0f00 	cmp.w	r9, #0
 800f366:	d10e      	bne.n	800f386 <_scanf_float+0x1d2>
 800f368:	6822      	ldr	r2, [r4, #0]
 800f36a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f36e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f372:	d108      	bne.n	800f386 <_scanf_float+0x1d2>
 800f374:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f378:	6022      	str	r2, [r4, #0]
 800f37a:	f04f 0a01 	mov.w	sl, #1
 800f37e:	e7e2      	b.n	800f346 <_scanf_float+0x192>
 800f380:	f1ba 0f02 	cmp.w	sl, #2
 800f384:	d055      	beq.n	800f432 <_scanf_float+0x27e>
 800f386:	2d01      	cmp	r5, #1
 800f388:	d002      	beq.n	800f390 <_scanf_float+0x1dc>
 800f38a:	2d04      	cmp	r5, #4
 800f38c:	f47f af44 	bne.w	800f218 <_scanf_float+0x64>
 800f390:	3501      	adds	r5, #1
 800f392:	b2ed      	uxtb	r5, r5
 800f394:	e7d7      	b.n	800f346 <_scanf_float+0x192>
 800f396:	f1ba 0f01 	cmp.w	sl, #1
 800f39a:	f47f af3d 	bne.w	800f218 <_scanf_float+0x64>
 800f39e:	f04f 0a02 	mov.w	sl, #2
 800f3a2:	e7d0      	b.n	800f346 <_scanf_float+0x192>
 800f3a4:	b97d      	cbnz	r5, 800f3c6 <_scanf_float+0x212>
 800f3a6:	f1b9 0f00 	cmp.w	r9, #0
 800f3aa:	f47f af38 	bne.w	800f21e <_scanf_float+0x6a>
 800f3ae:	6822      	ldr	r2, [r4, #0]
 800f3b0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f3b4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f3b8:	f040 8108 	bne.w	800f5cc <_scanf_float+0x418>
 800f3bc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f3c0:	6022      	str	r2, [r4, #0]
 800f3c2:	2501      	movs	r5, #1
 800f3c4:	e7bf      	b.n	800f346 <_scanf_float+0x192>
 800f3c6:	2d03      	cmp	r5, #3
 800f3c8:	d0e2      	beq.n	800f390 <_scanf_float+0x1dc>
 800f3ca:	2d05      	cmp	r5, #5
 800f3cc:	e7de      	b.n	800f38c <_scanf_float+0x1d8>
 800f3ce:	2d02      	cmp	r5, #2
 800f3d0:	f47f af22 	bne.w	800f218 <_scanf_float+0x64>
 800f3d4:	2503      	movs	r5, #3
 800f3d6:	e7b6      	b.n	800f346 <_scanf_float+0x192>
 800f3d8:	2d06      	cmp	r5, #6
 800f3da:	f47f af1d 	bne.w	800f218 <_scanf_float+0x64>
 800f3de:	2507      	movs	r5, #7
 800f3e0:	e7b1      	b.n	800f346 <_scanf_float+0x192>
 800f3e2:	6822      	ldr	r2, [r4, #0]
 800f3e4:	0591      	lsls	r1, r2, #22
 800f3e6:	f57f af17 	bpl.w	800f218 <_scanf_float+0x64>
 800f3ea:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800f3ee:	6022      	str	r2, [r4, #0]
 800f3f0:	f8cd 9008 	str.w	r9, [sp, #8]
 800f3f4:	e7a7      	b.n	800f346 <_scanf_float+0x192>
 800f3f6:	6822      	ldr	r2, [r4, #0]
 800f3f8:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800f3fc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800f400:	d006      	beq.n	800f410 <_scanf_float+0x25c>
 800f402:	0550      	lsls	r0, r2, #21
 800f404:	f57f af08 	bpl.w	800f218 <_scanf_float+0x64>
 800f408:	f1b9 0f00 	cmp.w	r9, #0
 800f40c:	f000 80de 	beq.w	800f5cc <_scanf_float+0x418>
 800f410:	0591      	lsls	r1, r2, #22
 800f412:	bf58      	it	pl
 800f414:	9902      	ldrpl	r1, [sp, #8]
 800f416:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f41a:	bf58      	it	pl
 800f41c:	eba9 0101 	subpl.w	r1, r9, r1
 800f420:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800f424:	bf58      	it	pl
 800f426:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f42a:	6022      	str	r2, [r4, #0]
 800f42c:	f04f 0900 	mov.w	r9, #0
 800f430:	e789      	b.n	800f346 <_scanf_float+0x192>
 800f432:	f04f 0a03 	mov.w	sl, #3
 800f436:	e786      	b.n	800f346 <_scanf_float+0x192>
 800f438:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f43c:	4639      	mov	r1, r7
 800f43e:	4640      	mov	r0, r8
 800f440:	4798      	blx	r3
 800f442:	2800      	cmp	r0, #0
 800f444:	f43f aedb 	beq.w	800f1fe <_scanf_float+0x4a>
 800f448:	e6e6      	b.n	800f218 <_scanf_float+0x64>
 800f44a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f44e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f452:	463a      	mov	r2, r7
 800f454:	4640      	mov	r0, r8
 800f456:	4798      	blx	r3
 800f458:	6923      	ldr	r3, [r4, #16]
 800f45a:	3b01      	subs	r3, #1
 800f45c:	6123      	str	r3, [r4, #16]
 800f45e:	e6e8      	b.n	800f232 <_scanf_float+0x7e>
 800f460:	1e6b      	subs	r3, r5, #1
 800f462:	2b06      	cmp	r3, #6
 800f464:	d824      	bhi.n	800f4b0 <_scanf_float+0x2fc>
 800f466:	2d02      	cmp	r5, #2
 800f468:	d836      	bhi.n	800f4d8 <_scanf_float+0x324>
 800f46a:	9b01      	ldr	r3, [sp, #4]
 800f46c:	429e      	cmp	r6, r3
 800f46e:	f67f aee4 	bls.w	800f23a <_scanf_float+0x86>
 800f472:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f476:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f47a:	463a      	mov	r2, r7
 800f47c:	4640      	mov	r0, r8
 800f47e:	4798      	blx	r3
 800f480:	6923      	ldr	r3, [r4, #16]
 800f482:	3b01      	subs	r3, #1
 800f484:	6123      	str	r3, [r4, #16]
 800f486:	e7f0      	b.n	800f46a <_scanf_float+0x2b6>
 800f488:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f48c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800f490:	463a      	mov	r2, r7
 800f492:	4640      	mov	r0, r8
 800f494:	4798      	blx	r3
 800f496:	6923      	ldr	r3, [r4, #16]
 800f498:	3b01      	subs	r3, #1
 800f49a:	6123      	str	r3, [r4, #16]
 800f49c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f4a0:	fa5f fa8a 	uxtb.w	sl, sl
 800f4a4:	f1ba 0f02 	cmp.w	sl, #2
 800f4a8:	d1ee      	bne.n	800f488 <_scanf_float+0x2d4>
 800f4aa:	3d03      	subs	r5, #3
 800f4ac:	b2ed      	uxtb	r5, r5
 800f4ae:	1b76      	subs	r6, r6, r5
 800f4b0:	6823      	ldr	r3, [r4, #0]
 800f4b2:	05da      	lsls	r2, r3, #23
 800f4b4:	d530      	bpl.n	800f518 <_scanf_float+0x364>
 800f4b6:	055b      	lsls	r3, r3, #21
 800f4b8:	d511      	bpl.n	800f4de <_scanf_float+0x32a>
 800f4ba:	9b01      	ldr	r3, [sp, #4]
 800f4bc:	429e      	cmp	r6, r3
 800f4be:	f67f aebc 	bls.w	800f23a <_scanf_float+0x86>
 800f4c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f4c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f4ca:	463a      	mov	r2, r7
 800f4cc:	4640      	mov	r0, r8
 800f4ce:	4798      	blx	r3
 800f4d0:	6923      	ldr	r3, [r4, #16]
 800f4d2:	3b01      	subs	r3, #1
 800f4d4:	6123      	str	r3, [r4, #16]
 800f4d6:	e7f0      	b.n	800f4ba <_scanf_float+0x306>
 800f4d8:	46aa      	mov	sl, r5
 800f4da:	46b3      	mov	fp, r6
 800f4dc:	e7de      	b.n	800f49c <_scanf_float+0x2e8>
 800f4de:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f4e2:	6923      	ldr	r3, [r4, #16]
 800f4e4:	2965      	cmp	r1, #101	@ 0x65
 800f4e6:	f103 33ff 	add.w	r3, r3, #4294967295
 800f4ea:	f106 35ff 	add.w	r5, r6, #4294967295
 800f4ee:	6123      	str	r3, [r4, #16]
 800f4f0:	d00c      	beq.n	800f50c <_scanf_float+0x358>
 800f4f2:	2945      	cmp	r1, #69	@ 0x45
 800f4f4:	d00a      	beq.n	800f50c <_scanf_float+0x358>
 800f4f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f4fa:	463a      	mov	r2, r7
 800f4fc:	4640      	mov	r0, r8
 800f4fe:	4798      	blx	r3
 800f500:	6923      	ldr	r3, [r4, #16]
 800f502:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f506:	3b01      	subs	r3, #1
 800f508:	1eb5      	subs	r5, r6, #2
 800f50a:	6123      	str	r3, [r4, #16]
 800f50c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f510:	463a      	mov	r2, r7
 800f512:	4640      	mov	r0, r8
 800f514:	4798      	blx	r3
 800f516:	462e      	mov	r6, r5
 800f518:	6822      	ldr	r2, [r4, #0]
 800f51a:	f012 0210 	ands.w	r2, r2, #16
 800f51e:	d001      	beq.n	800f524 <_scanf_float+0x370>
 800f520:	2000      	movs	r0, #0
 800f522:	e68b      	b.n	800f23c <_scanf_float+0x88>
 800f524:	7032      	strb	r2, [r6, #0]
 800f526:	6823      	ldr	r3, [r4, #0]
 800f528:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800f52c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f530:	d11c      	bne.n	800f56c <_scanf_float+0x3b8>
 800f532:	9b02      	ldr	r3, [sp, #8]
 800f534:	454b      	cmp	r3, r9
 800f536:	eba3 0209 	sub.w	r2, r3, r9
 800f53a:	d123      	bne.n	800f584 <_scanf_float+0x3d0>
 800f53c:	9901      	ldr	r1, [sp, #4]
 800f53e:	2200      	movs	r2, #0
 800f540:	4640      	mov	r0, r8
 800f542:	f7ff f9cd 	bl	800e8e0 <_strtod_r>
 800f546:	9b03      	ldr	r3, [sp, #12]
 800f548:	6821      	ldr	r1, [r4, #0]
 800f54a:	681b      	ldr	r3, [r3, #0]
 800f54c:	f011 0f02 	tst.w	r1, #2
 800f550:	ec57 6b10 	vmov	r6, r7, d0
 800f554:	f103 0204 	add.w	r2, r3, #4
 800f558:	d01f      	beq.n	800f59a <_scanf_float+0x3e6>
 800f55a:	9903      	ldr	r1, [sp, #12]
 800f55c:	600a      	str	r2, [r1, #0]
 800f55e:	681b      	ldr	r3, [r3, #0]
 800f560:	e9c3 6700 	strd	r6, r7, [r3]
 800f564:	68e3      	ldr	r3, [r4, #12]
 800f566:	3301      	adds	r3, #1
 800f568:	60e3      	str	r3, [r4, #12]
 800f56a:	e7d9      	b.n	800f520 <_scanf_float+0x36c>
 800f56c:	9b04      	ldr	r3, [sp, #16]
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d0e4      	beq.n	800f53c <_scanf_float+0x388>
 800f572:	9905      	ldr	r1, [sp, #20]
 800f574:	230a      	movs	r3, #10
 800f576:	3101      	adds	r1, #1
 800f578:	4640      	mov	r0, r8
 800f57a:	f002 f9e9 	bl	8011950 <_strtol_r>
 800f57e:	9b04      	ldr	r3, [sp, #16]
 800f580:	9e05      	ldr	r6, [sp, #20]
 800f582:	1ac2      	subs	r2, r0, r3
 800f584:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800f588:	429e      	cmp	r6, r3
 800f58a:	bf28      	it	cs
 800f58c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800f590:	4910      	ldr	r1, [pc, #64]	@ (800f5d4 <_scanf_float+0x420>)
 800f592:	4630      	mov	r0, r6
 800f594:	f000 f8e4 	bl	800f760 <siprintf>
 800f598:	e7d0      	b.n	800f53c <_scanf_float+0x388>
 800f59a:	f011 0f04 	tst.w	r1, #4
 800f59e:	9903      	ldr	r1, [sp, #12]
 800f5a0:	600a      	str	r2, [r1, #0]
 800f5a2:	d1dc      	bne.n	800f55e <_scanf_float+0x3aa>
 800f5a4:	681d      	ldr	r5, [r3, #0]
 800f5a6:	4632      	mov	r2, r6
 800f5a8:	463b      	mov	r3, r7
 800f5aa:	4630      	mov	r0, r6
 800f5ac:	4639      	mov	r1, r7
 800f5ae:	f7f1 fae5 	bl	8000b7c <__aeabi_dcmpun>
 800f5b2:	b128      	cbz	r0, 800f5c0 <_scanf_float+0x40c>
 800f5b4:	4808      	ldr	r0, [pc, #32]	@ (800f5d8 <_scanf_float+0x424>)
 800f5b6:	f000 f9ff 	bl	800f9b8 <nanf>
 800f5ba:	ed85 0a00 	vstr	s0, [r5]
 800f5be:	e7d1      	b.n	800f564 <_scanf_float+0x3b0>
 800f5c0:	4630      	mov	r0, r6
 800f5c2:	4639      	mov	r1, r7
 800f5c4:	f7f1 fb38 	bl	8000c38 <__aeabi_d2f>
 800f5c8:	6028      	str	r0, [r5, #0]
 800f5ca:	e7cb      	b.n	800f564 <_scanf_float+0x3b0>
 800f5cc:	f04f 0900 	mov.w	r9, #0
 800f5d0:	e629      	b.n	800f226 <_scanf_float+0x72>
 800f5d2:	bf00      	nop
 800f5d4:	0801285c 	.word	0x0801285c
 800f5d8:	08012bfd 	.word	0x08012bfd

0800f5dc <std>:
 800f5dc:	2300      	movs	r3, #0
 800f5de:	b510      	push	{r4, lr}
 800f5e0:	4604      	mov	r4, r0
 800f5e2:	e9c0 3300 	strd	r3, r3, [r0]
 800f5e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f5ea:	6083      	str	r3, [r0, #8]
 800f5ec:	8181      	strh	r1, [r0, #12]
 800f5ee:	6643      	str	r3, [r0, #100]	@ 0x64
 800f5f0:	81c2      	strh	r2, [r0, #14]
 800f5f2:	6183      	str	r3, [r0, #24]
 800f5f4:	4619      	mov	r1, r3
 800f5f6:	2208      	movs	r2, #8
 800f5f8:	305c      	adds	r0, #92	@ 0x5c
 800f5fa:	f000 f935 	bl	800f868 <memset>
 800f5fe:	4b0d      	ldr	r3, [pc, #52]	@ (800f634 <std+0x58>)
 800f600:	6263      	str	r3, [r4, #36]	@ 0x24
 800f602:	4b0d      	ldr	r3, [pc, #52]	@ (800f638 <std+0x5c>)
 800f604:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f606:	4b0d      	ldr	r3, [pc, #52]	@ (800f63c <std+0x60>)
 800f608:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f60a:	4b0d      	ldr	r3, [pc, #52]	@ (800f640 <std+0x64>)
 800f60c:	6323      	str	r3, [r4, #48]	@ 0x30
 800f60e:	4b0d      	ldr	r3, [pc, #52]	@ (800f644 <std+0x68>)
 800f610:	6224      	str	r4, [r4, #32]
 800f612:	429c      	cmp	r4, r3
 800f614:	d006      	beq.n	800f624 <std+0x48>
 800f616:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f61a:	4294      	cmp	r4, r2
 800f61c:	d002      	beq.n	800f624 <std+0x48>
 800f61e:	33d0      	adds	r3, #208	@ 0xd0
 800f620:	429c      	cmp	r4, r3
 800f622:	d105      	bne.n	800f630 <std+0x54>
 800f624:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f62c:	f000 b9aa 	b.w	800f984 <__retarget_lock_init_recursive>
 800f630:	bd10      	pop	{r4, pc}
 800f632:	bf00      	nop
 800f634:	0800f7a1 	.word	0x0800f7a1
 800f638:	0800f7c3 	.word	0x0800f7c3
 800f63c:	0800f7fb 	.word	0x0800f7fb
 800f640:	0800f81f 	.word	0x0800f81f
 800f644:	20000938 	.word	0x20000938

0800f648 <stdio_exit_handler>:
 800f648:	4a02      	ldr	r2, [pc, #8]	@ (800f654 <stdio_exit_handler+0xc>)
 800f64a:	4903      	ldr	r1, [pc, #12]	@ (800f658 <stdio_exit_handler+0x10>)
 800f64c:	4803      	ldr	r0, [pc, #12]	@ (800f65c <stdio_exit_handler+0x14>)
 800f64e:	f000 b869 	b.w	800f724 <_fwalk_sglue>
 800f652:	bf00      	nop
 800f654:	20000090 	.word	0x20000090
 800f658:	08011d25 	.word	0x08011d25
 800f65c:	2000020c 	.word	0x2000020c

0800f660 <cleanup_stdio>:
 800f660:	6841      	ldr	r1, [r0, #4]
 800f662:	4b0c      	ldr	r3, [pc, #48]	@ (800f694 <cleanup_stdio+0x34>)
 800f664:	4299      	cmp	r1, r3
 800f666:	b510      	push	{r4, lr}
 800f668:	4604      	mov	r4, r0
 800f66a:	d001      	beq.n	800f670 <cleanup_stdio+0x10>
 800f66c:	f002 fb5a 	bl	8011d24 <_fflush_r>
 800f670:	68a1      	ldr	r1, [r4, #8]
 800f672:	4b09      	ldr	r3, [pc, #36]	@ (800f698 <cleanup_stdio+0x38>)
 800f674:	4299      	cmp	r1, r3
 800f676:	d002      	beq.n	800f67e <cleanup_stdio+0x1e>
 800f678:	4620      	mov	r0, r4
 800f67a:	f002 fb53 	bl	8011d24 <_fflush_r>
 800f67e:	68e1      	ldr	r1, [r4, #12]
 800f680:	4b06      	ldr	r3, [pc, #24]	@ (800f69c <cleanup_stdio+0x3c>)
 800f682:	4299      	cmp	r1, r3
 800f684:	d004      	beq.n	800f690 <cleanup_stdio+0x30>
 800f686:	4620      	mov	r0, r4
 800f688:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f68c:	f002 bb4a 	b.w	8011d24 <_fflush_r>
 800f690:	bd10      	pop	{r4, pc}
 800f692:	bf00      	nop
 800f694:	20000938 	.word	0x20000938
 800f698:	200009a0 	.word	0x200009a0
 800f69c:	20000a08 	.word	0x20000a08

0800f6a0 <global_stdio_init.part.0>:
 800f6a0:	b510      	push	{r4, lr}
 800f6a2:	4b0b      	ldr	r3, [pc, #44]	@ (800f6d0 <global_stdio_init.part.0+0x30>)
 800f6a4:	4c0b      	ldr	r4, [pc, #44]	@ (800f6d4 <global_stdio_init.part.0+0x34>)
 800f6a6:	4a0c      	ldr	r2, [pc, #48]	@ (800f6d8 <global_stdio_init.part.0+0x38>)
 800f6a8:	601a      	str	r2, [r3, #0]
 800f6aa:	4620      	mov	r0, r4
 800f6ac:	2200      	movs	r2, #0
 800f6ae:	2104      	movs	r1, #4
 800f6b0:	f7ff ff94 	bl	800f5dc <std>
 800f6b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f6b8:	2201      	movs	r2, #1
 800f6ba:	2109      	movs	r1, #9
 800f6bc:	f7ff ff8e 	bl	800f5dc <std>
 800f6c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f6c4:	2202      	movs	r2, #2
 800f6c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f6ca:	2112      	movs	r1, #18
 800f6cc:	f7ff bf86 	b.w	800f5dc <std>
 800f6d0:	20000a70 	.word	0x20000a70
 800f6d4:	20000938 	.word	0x20000938
 800f6d8:	0800f649 	.word	0x0800f649

0800f6dc <__sfp_lock_acquire>:
 800f6dc:	4801      	ldr	r0, [pc, #4]	@ (800f6e4 <__sfp_lock_acquire+0x8>)
 800f6de:	f000 b952 	b.w	800f986 <__retarget_lock_acquire_recursive>
 800f6e2:	bf00      	nop
 800f6e4:	20000a79 	.word	0x20000a79

0800f6e8 <__sfp_lock_release>:
 800f6e8:	4801      	ldr	r0, [pc, #4]	@ (800f6f0 <__sfp_lock_release+0x8>)
 800f6ea:	f000 b94d 	b.w	800f988 <__retarget_lock_release_recursive>
 800f6ee:	bf00      	nop
 800f6f0:	20000a79 	.word	0x20000a79

0800f6f4 <__sinit>:
 800f6f4:	b510      	push	{r4, lr}
 800f6f6:	4604      	mov	r4, r0
 800f6f8:	f7ff fff0 	bl	800f6dc <__sfp_lock_acquire>
 800f6fc:	6a23      	ldr	r3, [r4, #32]
 800f6fe:	b11b      	cbz	r3, 800f708 <__sinit+0x14>
 800f700:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f704:	f7ff bff0 	b.w	800f6e8 <__sfp_lock_release>
 800f708:	4b04      	ldr	r3, [pc, #16]	@ (800f71c <__sinit+0x28>)
 800f70a:	6223      	str	r3, [r4, #32]
 800f70c:	4b04      	ldr	r3, [pc, #16]	@ (800f720 <__sinit+0x2c>)
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	2b00      	cmp	r3, #0
 800f712:	d1f5      	bne.n	800f700 <__sinit+0xc>
 800f714:	f7ff ffc4 	bl	800f6a0 <global_stdio_init.part.0>
 800f718:	e7f2      	b.n	800f700 <__sinit+0xc>
 800f71a:	bf00      	nop
 800f71c:	0800f661 	.word	0x0800f661
 800f720:	20000a70 	.word	0x20000a70

0800f724 <_fwalk_sglue>:
 800f724:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f728:	4607      	mov	r7, r0
 800f72a:	4688      	mov	r8, r1
 800f72c:	4614      	mov	r4, r2
 800f72e:	2600      	movs	r6, #0
 800f730:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f734:	f1b9 0901 	subs.w	r9, r9, #1
 800f738:	d505      	bpl.n	800f746 <_fwalk_sglue+0x22>
 800f73a:	6824      	ldr	r4, [r4, #0]
 800f73c:	2c00      	cmp	r4, #0
 800f73e:	d1f7      	bne.n	800f730 <_fwalk_sglue+0xc>
 800f740:	4630      	mov	r0, r6
 800f742:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f746:	89ab      	ldrh	r3, [r5, #12]
 800f748:	2b01      	cmp	r3, #1
 800f74a:	d907      	bls.n	800f75c <_fwalk_sglue+0x38>
 800f74c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f750:	3301      	adds	r3, #1
 800f752:	d003      	beq.n	800f75c <_fwalk_sglue+0x38>
 800f754:	4629      	mov	r1, r5
 800f756:	4638      	mov	r0, r7
 800f758:	47c0      	blx	r8
 800f75a:	4306      	orrs	r6, r0
 800f75c:	3568      	adds	r5, #104	@ 0x68
 800f75e:	e7e9      	b.n	800f734 <_fwalk_sglue+0x10>

0800f760 <siprintf>:
 800f760:	b40e      	push	{r1, r2, r3}
 800f762:	b500      	push	{lr}
 800f764:	b09c      	sub	sp, #112	@ 0x70
 800f766:	ab1d      	add	r3, sp, #116	@ 0x74
 800f768:	9002      	str	r0, [sp, #8]
 800f76a:	9006      	str	r0, [sp, #24]
 800f76c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f770:	4809      	ldr	r0, [pc, #36]	@ (800f798 <siprintf+0x38>)
 800f772:	9107      	str	r1, [sp, #28]
 800f774:	9104      	str	r1, [sp, #16]
 800f776:	4909      	ldr	r1, [pc, #36]	@ (800f79c <siprintf+0x3c>)
 800f778:	f853 2b04 	ldr.w	r2, [r3], #4
 800f77c:	9105      	str	r1, [sp, #20]
 800f77e:	6800      	ldr	r0, [r0, #0]
 800f780:	9301      	str	r3, [sp, #4]
 800f782:	a902      	add	r1, sp, #8
 800f784:	f002 f94e 	bl	8011a24 <_svfiprintf_r>
 800f788:	9b02      	ldr	r3, [sp, #8]
 800f78a:	2200      	movs	r2, #0
 800f78c:	701a      	strb	r2, [r3, #0]
 800f78e:	b01c      	add	sp, #112	@ 0x70
 800f790:	f85d eb04 	ldr.w	lr, [sp], #4
 800f794:	b003      	add	sp, #12
 800f796:	4770      	bx	lr
 800f798:	20000208 	.word	0x20000208
 800f79c:	ffff0208 	.word	0xffff0208

0800f7a0 <__sread>:
 800f7a0:	b510      	push	{r4, lr}
 800f7a2:	460c      	mov	r4, r1
 800f7a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f7a8:	f000 f89e 	bl	800f8e8 <_read_r>
 800f7ac:	2800      	cmp	r0, #0
 800f7ae:	bfab      	itete	ge
 800f7b0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f7b2:	89a3      	ldrhlt	r3, [r4, #12]
 800f7b4:	181b      	addge	r3, r3, r0
 800f7b6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f7ba:	bfac      	ite	ge
 800f7bc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f7be:	81a3      	strhlt	r3, [r4, #12]
 800f7c0:	bd10      	pop	{r4, pc}

0800f7c2 <__swrite>:
 800f7c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f7c6:	461f      	mov	r7, r3
 800f7c8:	898b      	ldrh	r3, [r1, #12]
 800f7ca:	05db      	lsls	r3, r3, #23
 800f7cc:	4605      	mov	r5, r0
 800f7ce:	460c      	mov	r4, r1
 800f7d0:	4616      	mov	r6, r2
 800f7d2:	d505      	bpl.n	800f7e0 <__swrite+0x1e>
 800f7d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f7d8:	2302      	movs	r3, #2
 800f7da:	2200      	movs	r2, #0
 800f7dc:	f000 f872 	bl	800f8c4 <_lseek_r>
 800f7e0:	89a3      	ldrh	r3, [r4, #12]
 800f7e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f7e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f7ea:	81a3      	strh	r3, [r4, #12]
 800f7ec:	4632      	mov	r2, r6
 800f7ee:	463b      	mov	r3, r7
 800f7f0:	4628      	mov	r0, r5
 800f7f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f7f6:	f000 b889 	b.w	800f90c <_write_r>

0800f7fa <__sseek>:
 800f7fa:	b510      	push	{r4, lr}
 800f7fc:	460c      	mov	r4, r1
 800f7fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f802:	f000 f85f 	bl	800f8c4 <_lseek_r>
 800f806:	1c43      	adds	r3, r0, #1
 800f808:	89a3      	ldrh	r3, [r4, #12]
 800f80a:	bf15      	itete	ne
 800f80c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f80e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f812:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f816:	81a3      	strheq	r3, [r4, #12]
 800f818:	bf18      	it	ne
 800f81a:	81a3      	strhne	r3, [r4, #12]
 800f81c:	bd10      	pop	{r4, pc}

0800f81e <__sclose>:
 800f81e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f822:	f000 b83f 	b.w	800f8a4 <_close_r>
	...

0800f828 <_vsiprintf_r>:
 800f828:	b500      	push	{lr}
 800f82a:	b09b      	sub	sp, #108	@ 0x6c
 800f82c:	9100      	str	r1, [sp, #0]
 800f82e:	9104      	str	r1, [sp, #16]
 800f830:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f834:	9105      	str	r1, [sp, #20]
 800f836:	9102      	str	r1, [sp, #8]
 800f838:	4905      	ldr	r1, [pc, #20]	@ (800f850 <_vsiprintf_r+0x28>)
 800f83a:	9103      	str	r1, [sp, #12]
 800f83c:	4669      	mov	r1, sp
 800f83e:	f002 f8f1 	bl	8011a24 <_svfiprintf_r>
 800f842:	9b00      	ldr	r3, [sp, #0]
 800f844:	2200      	movs	r2, #0
 800f846:	701a      	strb	r2, [r3, #0]
 800f848:	b01b      	add	sp, #108	@ 0x6c
 800f84a:	f85d fb04 	ldr.w	pc, [sp], #4
 800f84e:	bf00      	nop
 800f850:	ffff0208 	.word	0xffff0208

0800f854 <vsiprintf>:
 800f854:	4613      	mov	r3, r2
 800f856:	460a      	mov	r2, r1
 800f858:	4601      	mov	r1, r0
 800f85a:	4802      	ldr	r0, [pc, #8]	@ (800f864 <vsiprintf+0x10>)
 800f85c:	6800      	ldr	r0, [r0, #0]
 800f85e:	f7ff bfe3 	b.w	800f828 <_vsiprintf_r>
 800f862:	bf00      	nop
 800f864:	20000208 	.word	0x20000208

0800f868 <memset>:
 800f868:	4402      	add	r2, r0
 800f86a:	4603      	mov	r3, r0
 800f86c:	4293      	cmp	r3, r2
 800f86e:	d100      	bne.n	800f872 <memset+0xa>
 800f870:	4770      	bx	lr
 800f872:	f803 1b01 	strb.w	r1, [r3], #1
 800f876:	e7f9      	b.n	800f86c <memset+0x4>

0800f878 <strncmp>:
 800f878:	b510      	push	{r4, lr}
 800f87a:	b16a      	cbz	r2, 800f898 <strncmp+0x20>
 800f87c:	3901      	subs	r1, #1
 800f87e:	1884      	adds	r4, r0, r2
 800f880:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f884:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f888:	429a      	cmp	r2, r3
 800f88a:	d103      	bne.n	800f894 <strncmp+0x1c>
 800f88c:	42a0      	cmp	r0, r4
 800f88e:	d001      	beq.n	800f894 <strncmp+0x1c>
 800f890:	2a00      	cmp	r2, #0
 800f892:	d1f5      	bne.n	800f880 <strncmp+0x8>
 800f894:	1ad0      	subs	r0, r2, r3
 800f896:	bd10      	pop	{r4, pc}
 800f898:	4610      	mov	r0, r2
 800f89a:	e7fc      	b.n	800f896 <strncmp+0x1e>

0800f89c <_localeconv_r>:
 800f89c:	4800      	ldr	r0, [pc, #0]	@ (800f8a0 <_localeconv_r+0x4>)
 800f89e:	4770      	bx	lr
 800f8a0:	2000018c 	.word	0x2000018c

0800f8a4 <_close_r>:
 800f8a4:	b538      	push	{r3, r4, r5, lr}
 800f8a6:	4d06      	ldr	r5, [pc, #24]	@ (800f8c0 <_close_r+0x1c>)
 800f8a8:	2300      	movs	r3, #0
 800f8aa:	4604      	mov	r4, r0
 800f8ac:	4608      	mov	r0, r1
 800f8ae:	602b      	str	r3, [r5, #0]
 800f8b0:	f7f2 fb38 	bl	8001f24 <_close>
 800f8b4:	1c43      	adds	r3, r0, #1
 800f8b6:	d102      	bne.n	800f8be <_close_r+0x1a>
 800f8b8:	682b      	ldr	r3, [r5, #0]
 800f8ba:	b103      	cbz	r3, 800f8be <_close_r+0x1a>
 800f8bc:	6023      	str	r3, [r4, #0]
 800f8be:	bd38      	pop	{r3, r4, r5, pc}
 800f8c0:	20000a74 	.word	0x20000a74

0800f8c4 <_lseek_r>:
 800f8c4:	b538      	push	{r3, r4, r5, lr}
 800f8c6:	4d07      	ldr	r5, [pc, #28]	@ (800f8e4 <_lseek_r+0x20>)
 800f8c8:	4604      	mov	r4, r0
 800f8ca:	4608      	mov	r0, r1
 800f8cc:	4611      	mov	r1, r2
 800f8ce:	2200      	movs	r2, #0
 800f8d0:	602a      	str	r2, [r5, #0]
 800f8d2:	461a      	mov	r2, r3
 800f8d4:	f7f2 fb4d 	bl	8001f72 <_lseek>
 800f8d8:	1c43      	adds	r3, r0, #1
 800f8da:	d102      	bne.n	800f8e2 <_lseek_r+0x1e>
 800f8dc:	682b      	ldr	r3, [r5, #0]
 800f8de:	b103      	cbz	r3, 800f8e2 <_lseek_r+0x1e>
 800f8e0:	6023      	str	r3, [r4, #0]
 800f8e2:	bd38      	pop	{r3, r4, r5, pc}
 800f8e4:	20000a74 	.word	0x20000a74

0800f8e8 <_read_r>:
 800f8e8:	b538      	push	{r3, r4, r5, lr}
 800f8ea:	4d07      	ldr	r5, [pc, #28]	@ (800f908 <_read_r+0x20>)
 800f8ec:	4604      	mov	r4, r0
 800f8ee:	4608      	mov	r0, r1
 800f8f0:	4611      	mov	r1, r2
 800f8f2:	2200      	movs	r2, #0
 800f8f4:	602a      	str	r2, [r5, #0]
 800f8f6:	461a      	mov	r2, r3
 800f8f8:	f7f2 fadb 	bl	8001eb2 <_read>
 800f8fc:	1c43      	adds	r3, r0, #1
 800f8fe:	d102      	bne.n	800f906 <_read_r+0x1e>
 800f900:	682b      	ldr	r3, [r5, #0]
 800f902:	b103      	cbz	r3, 800f906 <_read_r+0x1e>
 800f904:	6023      	str	r3, [r4, #0]
 800f906:	bd38      	pop	{r3, r4, r5, pc}
 800f908:	20000a74 	.word	0x20000a74

0800f90c <_write_r>:
 800f90c:	b538      	push	{r3, r4, r5, lr}
 800f90e:	4d07      	ldr	r5, [pc, #28]	@ (800f92c <_write_r+0x20>)
 800f910:	4604      	mov	r4, r0
 800f912:	4608      	mov	r0, r1
 800f914:	4611      	mov	r1, r2
 800f916:	2200      	movs	r2, #0
 800f918:	602a      	str	r2, [r5, #0]
 800f91a:	461a      	mov	r2, r3
 800f91c:	f7f2 fae6 	bl	8001eec <_write>
 800f920:	1c43      	adds	r3, r0, #1
 800f922:	d102      	bne.n	800f92a <_write_r+0x1e>
 800f924:	682b      	ldr	r3, [r5, #0]
 800f926:	b103      	cbz	r3, 800f92a <_write_r+0x1e>
 800f928:	6023      	str	r3, [r4, #0]
 800f92a:	bd38      	pop	{r3, r4, r5, pc}
 800f92c:	20000a74 	.word	0x20000a74

0800f930 <__errno>:
 800f930:	4b01      	ldr	r3, [pc, #4]	@ (800f938 <__errno+0x8>)
 800f932:	6818      	ldr	r0, [r3, #0]
 800f934:	4770      	bx	lr
 800f936:	bf00      	nop
 800f938:	20000208 	.word	0x20000208

0800f93c <__libc_init_array>:
 800f93c:	b570      	push	{r4, r5, r6, lr}
 800f93e:	4d0d      	ldr	r5, [pc, #52]	@ (800f974 <__libc_init_array+0x38>)
 800f940:	4c0d      	ldr	r4, [pc, #52]	@ (800f978 <__libc_init_array+0x3c>)
 800f942:	1b64      	subs	r4, r4, r5
 800f944:	10a4      	asrs	r4, r4, #2
 800f946:	2600      	movs	r6, #0
 800f948:	42a6      	cmp	r6, r4
 800f94a:	d109      	bne.n	800f960 <__libc_init_array+0x24>
 800f94c:	4d0b      	ldr	r5, [pc, #44]	@ (800f97c <__libc_init_array+0x40>)
 800f94e:	4c0c      	ldr	r4, [pc, #48]	@ (800f980 <__libc_init_array+0x44>)
 800f950:	f002 fe90 	bl	8012674 <_init>
 800f954:	1b64      	subs	r4, r4, r5
 800f956:	10a4      	asrs	r4, r4, #2
 800f958:	2600      	movs	r6, #0
 800f95a:	42a6      	cmp	r6, r4
 800f95c:	d105      	bne.n	800f96a <__libc_init_array+0x2e>
 800f95e:	bd70      	pop	{r4, r5, r6, pc}
 800f960:	f855 3b04 	ldr.w	r3, [r5], #4
 800f964:	4798      	blx	r3
 800f966:	3601      	adds	r6, #1
 800f968:	e7ee      	b.n	800f948 <__libc_init_array+0xc>
 800f96a:	f855 3b04 	ldr.w	r3, [r5], #4
 800f96e:	4798      	blx	r3
 800f970:	3601      	adds	r6, #1
 800f972:	e7f2      	b.n	800f95a <__libc_init_array+0x1e>
 800f974:	08012c18 	.word	0x08012c18
 800f978:	08012c18 	.word	0x08012c18
 800f97c:	08012c18 	.word	0x08012c18
 800f980:	08012c1c 	.word	0x08012c1c

0800f984 <__retarget_lock_init_recursive>:
 800f984:	4770      	bx	lr

0800f986 <__retarget_lock_acquire_recursive>:
 800f986:	4770      	bx	lr

0800f988 <__retarget_lock_release_recursive>:
 800f988:	4770      	bx	lr

0800f98a <memcpy>:
 800f98a:	440a      	add	r2, r1
 800f98c:	4291      	cmp	r1, r2
 800f98e:	f100 33ff 	add.w	r3, r0, #4294967295
 800f992:	d100      	bne.n	800f996 <memcpy+0xc>
 800f994:	4770      	bx	lr
 800f996:	b510      	push	{r4, lr}
 800f998:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f99c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f9a0:	4291      	cmp	r1, r2
 800f9a2:	d1f9      	bne.n	800f998 <memcpy+0xe>
 800f9a4:	bd10      	pop	{r4, pc}
	...

0800f9a8 <nan>:
 800f9a8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f9b0 <nan+0x8>
 800f9ac:	4770      	bx	lr
 800f9ae:	bf00      	nop
 800f9b0:	00000000 	.word	0x00000000
 800f9b4:	7ff80000 	.word	0x7ff80000

0800f9b8 <nanf>:
 800f9b8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f9c0 <nanf+0x8>
 800f9bc:	4770      	bx	lr
 800f9be:	bf00      	nop
 800f9c0:	7fc00000 	.word	0x7fc00000

0800f9c4 <quorem>:
 800f9c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9c8:	6903      	ldr	r3, [r0, #16]
 800f9ca:	690c      	ldr	r4, [r1, #16]
 800f9cc:	42a3      	cmp	r3, r4
 800f9ce:	4607      	mov	r7, r0
 800f9d0:	db7e      	blt.n	800fad0 <quorem+0x10c>
 800f9d2:	3c01      	subs	r4, #1
 800f9d4:	f101 0814 	add.w	r8, r1, #20
 800f9d8:	00a3      	lsls	r3, r4, #2
 800f9da:	f100 0514 	add.w	r5, r0, #20
 800f9de:	9300      	str	r3, [sp, #0]
 800f9e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f9e4:	9301      	str	r3, [sp, #4]
 800f9e6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f9ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f9ee:	3301      	adds	r3, #1
 800f9f0:	429a      	cmp	r2, r3
 800f9f2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f9f6:	fbb2 f6f3 	udiv	r6, r2, r3
 800f9fa:	d32e      	bcc.n	800fa5a <quorem+0x96>
 800f9fc:	f04f 0a00 	mov.w	sl, #0
 800fa00:	46c4      	mov	ip, r8
 800fa02:	46ae      	mov	lr, r5
 800fa04:	46d3      	mov	fp, sl
 800fa06:	f85c 3b04 	ldr.w	r3, [ip], #4
 800fa0a:	b298      	uxth	r0, r3
 800fa0c:	fb06 a000 	mla	r0, r6, r0, sl
 800fa10:	0c02      	lsrs	r2, r0, #16
 800fa12:	0c1b      	lsrs	r3, r3, #16
 800fa14:	fb06 2303 	mla	r3, r6, r3, r2
 800fa18:	f8de 2000 	ldr.w	r2, [lr]
 800fa1c:	b280      	uxth	r0, r0
 800fa1e:	b292      	uxth	r2, r2
 800fa20:	1a12      	subs	r2, r2, r0
 800fa22:	445a      	add	r2, fp
 800fa24:	f8de 0000 	ldr.w	r0, [lr]
 800fa28:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fa2c:	b29b      	uxth	r3, r3
 800fa2e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800fa32:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800fa36:	b292      	uxth	r2, r2
 800fa38:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800fa3c:	45e1      	cmp	r9, ip
 800fa3e:	f84e 2b04 	str.w	r2, [lr], #4
 800fa42:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800fa46:	d2de      	bcs.n	800fa06 <quorem+0x42>
 800fa48:	9b00      	ldr	r3, [sp, #0]
 800fa4a:	58eb      	ldr	r3, [r5, r3]
 800fa4c:	b92b      	cbnz	r3, 800fa5a <quorem+0x96>
 800fa4e:	9b01      	ldr	r3, [sp, #4]
 800fa50:	3b04      	subs	r3, #4
 800fa52:	429d      	cmp	r5, r3
 800fa54:	461a      	mov	r2, r3
 800fa56:	d32f      	bcc.n	800fab8 <quorem+0xf4>
 800fa58:	613c      	str	r4, [r7, #16]
 800fa5a:	4638      	mov	r0, r7
 800fa5c:	f001 fd10 	bl	8011480 <__mcmp>
 800fa60:	2800      	cmp	r0, #0
 800fa62:	db25      	blt.n	800fab0 <quorem+0xec>
 800fa64:	4629      	mov	r1, r5
 800fa66:	2000      	movs	r0, #0
 800fa68:	f858 2b04 	ldr.w	r2, [r8], #4
 800fa6c:	f8d1 c000 	ldr.w	ip, [r1]
 800fa70:	fa1f fe82 	uxth.w	lr, r2
 800fa74:	fa1f f38c 	uxth.w	r3, ip
 800fa78:	eba3 030e 	sub.w	r3, r3, lr
 800fa7c:	4403      	add	r3, r0
 800fa7e:	0c12      	lsrs	r2, r2, #16
 800fa80:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800fa84:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800fa88:	b29b      	uxth	r3, r3
 800fa8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fa8e:	45c1      	cmp	r9, r8
 800fa90:	f841 3b04 	str.w	r3, [r1], #4
 800fa94:	ea4f 4022 	mov.w	r0, r2, asr #16
 800fa98:	d2e6      	bcs.n	800fa68 <quorem+0xa4>
 800fa9a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fa9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800faa2:	b922      	cbnz	r2, 800faae <quorem+0xea>
 800faa4:	3b04      	subs	r3, #4
 800faa6:	429d      	cmp	r5, r3
 800faa8:	461a      	mov	r2, r3
 800faaa:	d30b      	bcc.n	800fac4 <quorem+0x100>
 800faac:	613c      	str	r4, [r7, #16]
 800faae:	3601      	adds	r6, #1
 800fab0:	4630      	mov	r0, r6
 800fab2:	b003      	add	sp, #12
 800fab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fab8:	6812      	ldr	r2, [r2, #0]
 800faba:	3b04      	subs	r3, #4
 800fabc:	2a00      	cmp	r2, #0
 800fabe:	d1cb      	bne.n	800fa58 <quorem+0x94>
 800fac0:	3c01      	subs	r4, #1
 800fac2:	e7c6      	b.n	800fa52 <quorem+0x8e>
 800fac4:	6812      	ldr	r2, [r2, #0]
 800fac6:	3b04      	subs	r3, #4
 800fac8:	2a00      	cmp	r2, #0
 800faca:	d1ef      	bne.n	800faac <quorem+0xe8>
 800facc:	3c01      	subs	r4, #1
 800face:	e7ea      	b.n	800faa6 <quorem+0xe2>
 800fad0:	2000      	movs	r0, #0
 800fad2:	e7ee      	b.n	800fab2 <quorem+0xee>
 800fad4:	0000      	movs	r0, r0
	...

0800fad8 <_dtoa_r>:
 800fad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fadc:	69c7      	ldr	r7, [r0, #28]
 800fade:	b099      	sub	sp, #100	@ 0x64
 800fae0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800fae4:	ec55 4b10 	vmov	r4, r5, d0
 800fae8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800faea:	9109      	str	r1, [sp, #36]	@ 0x24
 800faec:	4683      	mov	fp, r0
 800faee:	920e      	str	r2, [sp, #56]	@ 0x38
 800faf0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800faf2:	b97f      	cbnz	r7, 800fb14 <_dtoa_r+0x3c>
 800faf4:	2010      	movs	r0, #16
 800faf6:	f001 f937 	bl	8010d68 <malloc>
 800fafa:	4602      	mov	r2, r0
 800fafc:	f8cb 001c 	str.w	r0, [fp, #28]
 800fb00:	b920      	cbnz	r0, 800fb0c <_dtoa_r+0x34>
 800fb02:	4ba7      	ldr	r3, [pc, #668]	@ (800fda0 <_dtoa_r+0x2c8>)
 800fb04:	21ef      	movs	r1, #239	@ 0xef
 800fb06:	48a7      	ldr	r0, [pc, #668]	@ (800fda4 <_dtoa_r+0x2cc>)
 800fb08:	f002 f95e 	bl	8011dc8 <__assert_func>
 800fb0c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800fb10:	6007      	str	r7, [r0, #0]
 800fb12:	60c7      	str	r7, [r0, #12]
 800fb14:	f8db 301c 	ldr.w	r3, [fp, #28]
 800fb18:	6819      	ldr	r1, [r3, #0]
 800fb1a:	b159      	cbz	r1, 800fb34 <_dtoa_r+0x5c>
 800fb1c:	685a      	ldr	r2, [r3, #4]
 800fb1e:	604a      	str	r2, [r1, #4]
 800fb20:	2301      	movs	r3, #1
 800fb22:	4093      	lsls	r3, r2
 800fb24:	608b      	str	r3, [r1, #8]
 800fb26:	4658      	mov	r0, fp
 800fb28:	f001 fa26 	bl	8010f78 <_Bfree>
 800fb2c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800fb30:	2200      	movs	r2, #0
 800fb32:	601a      	str	r2, [r3, #0]
 800fb34:	1e2b      	subs	r3, r5, #0
 800fb36:	bfb9      	ittee	lt
 800fb38:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800fb3c:	9303      	strlt	r3, [sp, #12]
 800fb3e:	2300      	movge	r3, #0
 800fb40:	6033      	strge	r3, [r6, #0]
 800fb42:	9f03      	ldr	r7, [sp, #12]
 800fb44:	4b98      	ldr	r3, [pc, #608]	@ (800fda8 <_dtoa_r+0x2d0>)
 800fb46:	bfbc      	itt	lt
 800fb48:	2201      	movlt	r2, #1
 800fb4a:	6032      	strlt	r2, [r6, #0]
 800fb4c:	43bb      	bics	r3, r7
 800fb4e:	d112      	bne.n	800fb76 <_dtoa_r+0x9e>
 800fb50:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800fb52:	f242 730f 	movw	r3, #9999	@ 0x270f
 800fb56:	6013      	str	r3, [r2, #0]
 800fb58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800fb5c:	4323      	orrs	r3, r4
 800fb5e:	f000 854d 	beq.w	80105fc <_dtoa_r+0xb24>
 800fb62:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800fb64:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800fdbc <_dtoa_r+0x2e4>
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	f000 854f 	beq.w	801060c <_dtoa_r+0xb34>
 800fb6e:	f10a 0303 	add.w	r3, sl, #3
 800fb72:	f000 bd49 	b.w	8010608 <_dtoa_r+0xb30>
 800fb76:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fb7a:	2200      	movs	r2, #0
 800fb7c:	ec51 0b17 	vmov	r0, r1, d7
 800fb80:	2300      	movs	r3, #0
 800fb82:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800fb86:	f7f0 ffc7 	bl	8000b18 <__aeabi_dcmpeq>
 800fb8a:	4680      	mov	r8, r0
 800fb8c:	b158      	cbz	r0, 800fba6 <_dtoa_r+0xce>
 800fb8e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800fb90:	2301      	movs	r3, #1
 800fb92:	6013      	str	r3, [r2, #0]
 800fb94:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800fb96:	b113      	cbz	r3, 800fb9e <_dtoa_r+0xc6>
 800fb98:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800fb9a:	4b84      	ldr	r3, [pc, #528]	@ (800fdac <_dtoa_r+0x2d4>)
 800fb9c:	6013      	str	r3, [r2, #0]
 800fb9e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800fdc0 <_dtoa_r+0x2e8>
 800fba2:	f000 bd33 	b.w	801060c <_dtoa_r+0xb34>
 800fba6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800fbaa:	aa16      	add	r2, sp, #88	@ 0x58
 800fbac:	a917      	add	r1, sp, #92	@ 0x5c
 800fbae:	4658      	mov	r0, fp
 800fbb0:	f001 fd86 	bl	80116c0 <__d2b>
 800fbb4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800fbb8:	4681      	mov	r9, r0
 800fbba:	2e00      	cmp	r6, #0
 800fbbc:	d077      	beq.n	800fcae <_dtoa_r+0x1d6>
 800fbbe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fbc0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800fbc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fbc8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fbcc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800fbd0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800fbd4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800fbd8:	4619      	mov	r1, r3
 800fbda:	2200      	movs	r2, #0
 800fbdc:	4b74      	ldr	r3, [pc, #464]	@ (800fdb0 <_dtoa_r+0x2d8>)
 800fbde:	f7f0 fb7b 	bl	80002d8 <__aeabi_dsub>
 800fbe2:	a369      	add	r3, pc, #420	@ (adr r3, 800fd88 <_dtoa_r+0x2b0>)
 800fbe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbe8:	f7f0 fd2e 	bl	8000648 <__aeabi_dmul>
 800fbec:	a368      	add	r3, pc, #416	@ (adr r3, 800fd90 <_dtoa_r+0x2b8>)
 800fbee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbf2:	f7f0 fb73 	bl	80002dc <__adddf3>
 800fbf6:	4604      	mov	r4, r0
 800fbf8:	4630      	mov	r0, r6
 800fbfa:	460d      	mov	r5, r1
 800fbfc:	f7f0 fcba 	bl	8000574 <__aeabi_i2d>
 800fc00:	a365      	add	r3, pc, #404	@ (adr r3, 800fd98 <_dtoa_r+0x2c0>)
 800fc02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc06:	f7f0 fd1f 	bl	8000648 <__aeabi_dmul>
 800fc0a:	4602      	mov	r2, r0
 800fc0c:	460b      	mov	r3, r1
 800fc0e:	4620      	mov	r0, r4
 800fc10:	4629      	mov	r1, r5
 800fc12:	f7f0 fb63 	bl	80002dc <__adddf3>
 800fc16:	4604      	mov	r4, r0
 800fc18:	460d      	mov	r5, r1
 800fc1a:	f7f0 ffc5 	bl	8000ba8 <__aeabi_d2iz>
 800fc1e:	2200      	movs	r2, #0
 800fc20:	4607      	mov	r7, r0
 800fc22:	2300      	movs	r3, #0
 800fc24:	4620      	mov	r0, r4
 800fc26:	4629      	mov	r1, r5
 800fc28:	f7f0 ff80 	bl	8000b2c <__aeabi_dcmplt>
 800fc2c:	b140      	cbz	r0, 800fc40 <_dtoa_r+0x168>
 800fc2e:	4638      	mov	r0, r7
 800fc30:	f7f0 fca0 	bl	8000574 <__aeabi_i2d>
 800fc34:	4622      	mov	r2, r4
 800fc36:	462b      	mov	r3, r5
 800fc38:	f7f0 ff6e 	bl	8000b18 <__aeabi_dcmpeq>
 800fc3c:	b900      	cbnz	r0, 800fc40 <_dtoa_r+0x168>
 800fc3e:	3f01      	subs	r7, #1
 800fc40:	2f16      	cmp	r7, #22
 800fc42:	d851      	bhi.n	800fce8 <_dtoa_r+0x210>
 800fc44:	4b5b      	ldr	r3, [pc, #364]	@ (800fdb4 <_dtoa_r+0x2dc>)
 800fc46:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800fc4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc4e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fc52:	f7f0 ff6b 	bl	8000b2c <__aeabi_dcmplt>
 800fc56:	2800      	cmp	r0, #0
 800fc58:	d048      	beq.n	800fcec <_dtoa_r+0x214>
 800fc5a:	3f01      	subs	r7, #1
 800fc5c:	2300      	movs	r3, #0
 800fc5e:	9312      	str	r3, [sp, #72]	@ 0x48
 800fc60:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800fc62:	1b9b      	subs	r3, r3, r6
 800fc64:	1e5a      	subs	r2, r3, #1
 800fc66:	bf44      	itt	mi
 800fc68:	f1c3 0801 	rsbmi	r8, r3, #1
 800fc6c:	2300      	movmi	r3, #0
 800fc6e:	9208      	str	r2, [sp, #32]
 800fc70:	bf54      	ite	pl
 800fc72:	f04f 0800 	movpl.w	r8, #0
 800fc76:	9308      	strmi	r3, [sp, #32]
 800fc78:	2f00      	cmp	r7, #0
 800fc7a:	db39      	blt.n	800fcf0 <_dtoa_r+0x218>
 800fc7c:	9b08      	ldr	r3, [sp, #32]
 800fc7e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800fc80:	443b      	add	r3, r7
 800fc82:	9308      	str	r3, [sp, #32]
 800fc84:	2300      	movs	r3, #0
 800fc86:	930a      	str	r3, [sp, #40]	@ 0x28
 800fc88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc8a:	2b09      	cmp	r3, #9
 800fc8c:	d864      	bhi.n	800fd58 <_dtoa_r+0x280>
 800fc8e:	2b05      	cmp	r3, #5
 800fc90:	bfc4      	itt	gt
 800fc92:	3b04      	subgt	r3, #4
 800fc94:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800fc96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc98:	f1a3 0302 	sub.w	r3, r3, #2
 800fc9c:	bfcc      	ite	gt
 800fc9e:	2400      	movgt	r4, #0
 800fca0:	2401      	movle	r4, #1
 800fca2:	2b03      	cmp	r3, #3
 800fca4:	d863      	bhi.n	800fd6e <_dtoa_r+0x296>
 800fca6:	e8df f003 	tbb	[pc, r3]
 800fcaa:	372a      	.short	0x372a
 800fcac:	5535      	.short	0x5535
 800fcae:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800fcb2:	441e      	add	r6, r3
 800fcb4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800fcb8:	2b20      	cmp	r3, #32
 800fcba:	bfc1      	itttt	gt
 800fcbc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800fcc0:	409f      	lslgt	r7, r3
 800fcc2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800fcc6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800fcca:	bfd6      	itet	le
 800fccc:	f1c3 0320 	rsble	r3, r3, #32
 800fcd0:	ea47 0003 	orrgt.w	r0, r7, r3
 800fcd4:	fa04 f003 	lslle.w	r0, r4, r3
 800fcd8:	f7f0 fc3c 	bl	8000554 <__aeabi_ui2d>
 800fcdc:	2201      	movs	r2, #1
 800fcde:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800fce2:	3e01      	subs	r6, #1
 800fce4:	9214      	str	r2, [sp, #80]	@ 0x50
 800fce6:	e777      	b.n	800fbd8 <_dtoa_r+0x100>
 800fce8:	2301      	movs	r3, #1
 800fcea:	e7b8      	b.n	800fc5e <_dtoa_r+0x186>
 800fcec:	9012      	str	r0, [sp, #72]	@ 0x48
 800fcee:	e7b7      	b.n	800fc60 <_dtoa_r+0x188>
 800fcf0:	427b      	negs	r3, r7
 800fcf2:	930a      	str	r3, [sp, #40]	@ 0x28
 800fcf4:	2300      	movs	r3, #0
 800fcf6:	eba8 0807 	sub.w	r8, r8, r7
 800fcfa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fcfc:	e7c4      	b.n	800fc88 <_dtoa_r+0x1b0>
 800fcfe:	2300      	movs	r3, #0
 800fd00:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fd02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	dc35      	bgt.n	800fd74 <_dtoa_r+0x29c>
 800fd08:	2301      	movs	r3, #1
 800fd0a:	9300      	str	r3, [sp, #0]
 800fd0c:	9307      	str	r3, [sp, #28]
 800fd0e:	461a      	mov	r2, r3
 800fd10:	920e      	str	r2, [sp, #56]	@ 0x38
 800fd12:	e00b      	b.n	800fd2c <_dtoa_r+0x254>
 800fd14:	2301      	movs	r3, #1
 800fd16:	e7f3      	b.n	800fd00 <_dtoa_r+0x228>
 800fd18:	2300      	movs	r3, #0
 800fd1a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fd1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fd1e:	18fb      	adds	r3, r7, r3
 800fd20:	9300      	str	r3, [sp, #0]
 800fd22:	3301      	adds	r3, #1
 800fd24:	2b01      	cmp	r3, #1
 800fd26:	9307      	str	r3, [sp, #28]
 800fd28:	bfb8      	it	lt
 800fd2a:	2301      	movlt	r3, #1
 800fd2c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800fd30:	2100      	movs	r1, #0
 800fd32:	2204      	movs	r2, #4
 800fd34:	f102 0514 	add.w	r5, r2, #20
 800fd38:	429d      	cmp	r5, r3
 800fd3a:	d91f      	bls.n	800fd7c <_dtoa_r+0x2a4>
 800fd3c:	6041      	str	r1, [r0, #4]
 800fd3e:	4658      	mov	r0, fp
 800fd40:	f001 f8da 	bl	8010ef8 <_Balloc>
 800fd44:	4682      	mov	sl, r0
 800fd46:	2800      	cmp	r0, #0
 800fd48:	d13c      	bne.n	800fdc4 <_dtoa_r+0x2ec>
 800fd4a:	4b1b      	ldr	r3, [pc, #108]	@ (800fdb8 <_dtoa_r+0x2e0>)
 800fd4c:	4602      	mov	r2, r0
 800fd4e:	f240 11af 	movw	r1, #431	@ 0x1af
 800fd52:	e6d8      	b.n	800fb06 <_dtoa_r+0x2e>
 800fd54:	2301      	movs	r3, #1
 800fd56:	e7e0      	b.n	800fd1a <_dtoa_r+0x242>
 800fd58:	2401      	movs	r4, #1
 800fd5a:	2300      	movs	r3, #0
 800fd5c:	9309      	str	r3, [sp, #36]	@ 0x24
 800fd5e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800fd60:	f04f 33ff 	mov.w	r3, #4294967295
 800fd64:	9300      	str	r3, [sp, #0]
 800fd66:	9307      	str	r3, [sp, #28]
 800fd68:	2200      	movs	r2, #0
 800fd6a:	2312      	movs	r3, #18
 800fd6c:	e7d0      	b.n	800fd10 <_dtoa_r+0x238>
 800fd6e:	2301      	movs	r3, #1
 800fd70:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fd72:	e7f5      	b.n	800fd60 <_dtoa_r+0x288>
 800fd74:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fd76:	9300      	str	r3, [sp, #0]
 800fd78:	9307      	str	r3, [sp, #28]
 800fd7a:	e7d7      	b.n	800fd2c <_dtoa_r+0x254>
 800fd7c:	3101      	adds	r1, #1
 800fd7e:	0052      	lsls	r2, r2, #1
 800fd80:	e7d8      	b.n	800fd34 <_dtoa_r+0x25c>
 800fd82:	bf00      	nop
 800fd84:	f3af 8000 	nop.w
 800fd88:	636f4361 	.word	0x636f4361
 800fd8c:	3fd287a7 	.word	0x3fd287a7
 800fd90:	8b60c8b3 	.word	0x8b60c8b3
 800fd94:	3fc68a28 	.word	0x3fc68a28
 800fd98:	509f79fb 	.word	0x509f79fb
 800fd9c:	3fd34413 	.word	0x3fd34413
 800fda0:	08012876 	.word	0x08012876
 800fda4:	0801288d 	.word	0x0801288d
 800fda8:	7ff00000 	.word	0x7ff00000
 800fdac:	08012839 	.word	0x08012839
 800fdb0:	3ff80000 	.word	0x3ff80000
 800fdb4:	080129e8 	.word	0x080129e8
 800fdb8:	080128e5 	.word	0x080128e5
 800fdbc:	08012872 	.word	0x08012872
 800fdc0:	08012838 	.word	0x08012838
 800fdc4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800fdc8:	6018      	str	r0, [r3, #0]
 800fdca:	9b07      	ldr	r3, [sp, #28]
 800fdcc:	2b0e      	cmp	r3, #14
 800fdce:	f200 80a4 	bhi.w	800ff1a <_dtoa_r+0x442>
 800fdd2:	2c00      	cmp	r4, #0
 800fdd4:	f000 80a1 	beq.w	800ff1a <_dtoa_r+0x442>
 800fdd8:	2f00      	cmp	r7, #0
 800fdda:	dd33      	ble.n	800fe44 <_dtoa_r+0x36c>
 800fddc:	4bad      	ldr	r3, [pc, #692]	@ (8010094 <_dtoa_r+0x5bc>)
 800fdde:	f007 020f 	and.w	r2, r7, #15
 800fde2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fde6:	ed93 7b00 	vldr	d7, [r3]
 800fdea:	05f8      	lsls	r0, r7, #23
 800fdec:	ed8d 7b04 	vstr	d7, [sp, #16]
 800fdf0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800fdf4:	d516      	bpl.n	800fe24 <_dtoa_r+0x34c>
 800fdf6:	4ba8      	ldr	r3, [pc, #672]	@ (8010098 <_dtoa_r+0x5c0>)
 800fdf8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fdfc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fe00:	f7f0 fd4c 	bl	800089c <__aeabi_ddiv>
 800fe04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fe08:	f004 040f 	and.w	r4, r4, #15
 800fe0c:	2603      	movs	r6, #3
 800fe0e:	4da2      	ldr	r5, [pc, #648]	@ (8010098 <_dtoa_r+0x5c0>)
 800fe10:	b954      	cbnz	r4, 800fe28 <_dtoa_r+0x350>
 800fe12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fe16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fe1a:	f7f0 fd3f 	bl	800089c <__aeabi_ddiv>
 800fe1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fe22:	e028      	b.n	800fe76 <_dtoa_r+0x39e>
 800fe24:	2602      	movs	r6, #2
 800fe26:	e7f2      	b.n	800fe0e <_dtoa_r+0x336>
 800fe28:	07e1      	lsls	r1, r4, #31
 800fe2a:	d508      	bpl.n	800fe3e <_dtoa_r+0x366>
 800fe2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fe30:	e9d5 2300 	ldrd	r2, r3, [r5]
 800fe34:	f7f0 fc08 	bl	8000648 <__aeabi_dmul>
 800fe38:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fe3c:	3601      	adds	r6, #1
 800fe3e:	1064      	asrs	r4, r4, #1
 800fe40:	3508      	adds	r5, #8
 800fe42:	e7e5      	b.n	800fe10 <_dtoa_r+0x338>
 800fe44:	f000 80d2 	beq.w	800ffec <_dtoa_r+0x514>
 800fe48:	427c      	negs	r4, r7
 800fe4a:	4b92      	ldr	r3, [pc, #584]	@ (8010094 <_dtoa_r+0x5bc>)
 800fe4c:	4d92      	ldr	r5, [pc, #584]	@ (8010098 <_dtoa_r+0x5c0>)
 800fe4e:	f004 020f 	and.w	r2, r4, #15
 800fe52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fe56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe5a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fe5e:	f7f0 fbf3 	bl	8000648 <__aeabi_dmul>
 800fe62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fe66:	1124      	asrs	r4, r4, #4
 800fe68:	2300      	movs	r3, #0
 800fe6a:	2602      	movs	r6, #2
 800fe6c:	2c00      	cmp	r4, #0
 800fe6e:	f040 80b2 	bne.w	800ffd6 <_dtoa_r+0x4fe>
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d1d3      	bne.n	800fe1e <_dtoa_r+0x346>
 800fe76:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800fe78:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	f000 80b7 	beq.w	800fff0 <_dtoa_r+0x518>
 800fe82:	4b86      	ldr	r3, [pc, #536]	@ (801009c <_dtoa_r+0x5c4>)
 800fe84:	2200      	movs	r2, #0
 800fe86:	4620      	mov	r0, r4
 800fe88:	4629      	mov	r1, r5
 800fe8a:	f7f0 fe4f 	bl	8000b2c <__aeabi_dcmplt>
 800fe8e:	2800      	cmp	r0, #0
 800fe90:	f000 80ae 	beq.w	800fff0 <_dtoa_r+0x518>
 800fe94:	9b07      	ldr	r3, [sp, #28]
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	f000 80aa 	beq.w	800fff0 <_dtoa_r+0x518>
 800fe9c:	9b00      	ldr	r3, [sp, #0]
 800fe9e:	2b00      	cmp	r3, #0
 800fea0:	dd37      	ble.n	800ff12 <_dtoa_r+0x43a>
 800fea2:	1e7b      	subs	r3, r7, #1
 800fea4:	9304      	str	r3, [sp, #16]
 800fea6:	4620      	mov	r0, r4
 800fea8:	4b7d      	ldr	r3, [pc, #500]	@ (80100a0 <_dtoa_r+0x5c8>)
 800feaa:	2200      	movs	r2, #0
 800feac:	4629      	mov	r1, r5
 800feae:	f7f0 fbcb 	bl	8000648 <__aeabi_dmul>
 800feb2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800feb6:	9c00      	ldr	r4, [sp, #0]
 800feb8:	3601      	adds	r6, #1
 800feba:	4630      	mov	r0, r6
 800febc:	f7f0 fb5a 	bl	8000574 <__aeabi_i2d>
 800fec0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fec4:	f7f0 fbc0 	bl	8000648 <__aeabi_dmul>
 800fec8:	4b76      	ldr	r3, [pc, #472]	@ (80100a4 <_dtoa_r+0x5cc>)
 800feca:	2200      	movs	r2, #0
 800fecc:	f7f0 fa06 	bl	80002dc <__adddf3>
 800fed0:	4605      	mov	r5, r0
 800fed2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800fed6:	2c00      	cmp	r4, #0
 800fed8:	f040 808d 	bne.w	800fff6 <_dtoa_r+0x51e>
 800fedc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fee0:	4b71      	ldr	r3, [pc, #452]	@ (80100a8 <_dtoa_r+0x5d0>)
 800fee2:	2200      	movs	r2, #0
 800fee4:	f7f0 f9f8 	bl	80002d8 <__aeabi_dsub>
 800fee8:	4602      	mov	r2, r0
 800feea:	460b      	mov	r3, r1
 800feec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800fef0:	462a      	mov	r2, r5
 800fef2:	4633      	mov	r3, r6
 800fef4:	f7f0 fe38 	bl	8000b68 <__aeabi_dcmpgt>
 800fef8:	2800      	cmp	r0, #0
 800fefa:	f040 828b 	bne.w	8010414 <_dtoa_r+0x93c>
 800fefe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ff02:	462a      	mov	r2, r5
 800ff04:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ff08:	f7f0 fe10 	bl	8000b2c <__aeabi_dcmplt>
 800ff0c:	2800      	cmp	r0, #0
 800ff0e:	f040 8128 	bne.w	8010162 <_dtoa_r+0x68a>
 800ff12:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800ff16:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800ff1a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	f2c0 815a 	blt.w	80101d6 <_dtoa_r+0x6fe>
 800ff22:	2f0e      	cmp	r7, #14
 800ff24:	f300 8157 	bgt.w	80101d6 <_dtoa_r+0x6fe>
 800ff28:	4b5a      	ldr	r3, [pc, #360]	@ (8010094 <_dtoa_r+0x5bc>)
 800ff2a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ff2e:	ed93 7b00 	vldr	d7, [r3]
 800ff32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	ed8d 7b00 	vstr	d7, [sp]
 800ff3a:	da03      	bge.n	800ff44 <_dtoa_r+0x46c>
 800ff3c:	9b07      	ldr	r3, [sp, #28]
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	f340 8101 	ble.w	8010146 <_dtoa_r+0x66e>
 800ff44:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ff48:	4656      	mov	r6, sl
 800ff4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ff4e:	4620      	mov	r0, r4
 800ff50:	4629      	mov	r1, r5
 800ff52:	f7f0 fca3 	bl	800089c <__aeabi_ddiv>
 800ff56:	f7f0 fe27 	bl	8000ba8 <__aeabi_d2iz>
 800ff5a:	4680      	mov	r8, r0
 800ff5c:	f7f0 fb0a 	bl	8000574 <__aeabi_i2d>
 800ff60:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ff64:	f7f0 fb70 	bl	8000648 <__aeabi_dmul>
 800ff68:	4602      	mov	r2, r0
 800ff6a:	460b      	mov	r3, r1
 800ff6c:	4620      	mov	r0, r4
 800ff6e:	4629      	mov	r1, r5
 800ff70:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ff74:	f7f0 f9b0 	bl	80002d8 <__aeabi_dsub>
 800ff78:	f806 4b01 	strb.w	r4, [r6], #1
 800ff7c:	9d07      	ldr	r5, [sp, #28]
 800ff7e:	eba6 040a 	sub.w	r4, r6, sl
 800ff82:	42a5      	cmp	r5, r4
 800ff84:	4602      	mov	r2, r0
 800ff86:	460b      	mov	r3, r1
 800ff88:	f040 8117 	bne.w	80101ba <_dtoa_r+0x6e2>
 800ff8c:	f7f0 f9a6 	bl	80002dc <__adddf3>
 800ff90:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ff94:	4604      	mov	r4, r0
 800ff96:	460d      	mov	r5, r1
 800ff98:	f7f0 fde6 	bl	8000b68 <__aeabi_dcmpgt>
 800ff9c:	2800      	cmp	r0, #0
 800ff9e:	f040 80f9 	bne.w	8010194 <_dtoa_r+0x6bc>
 800ffa2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ffa6:	4620      	mov	r0, r4
 800ffa8:	4629      	mov	r1, r5
 800ffaa:	f7f0 fdb5 	bl	8000b18 <__aeabi_dcmpeq>
 800ffae:	b118      	cbz	r0, 800ffb8 <_dtoa_r+0x4e0>
 800ffb0:	f018 0f01 	tst.w	r8, #1
 800ffb4:	f040 80ee 	bne.w	8010194 <_dtoa_r+0x6bc>
 800ffb8:	4649      	mov	r1, r9
 800ffba:	4658      	mov	r0, fp
 800ffbc:	f000 ffdc 	bl	8010f78 <_Bfree>
 800ffc0:	2300      	movs	r3, #0
 800ffc2:	7033      	strb	r3, [r6, #0]
 800ffc4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ffc6:	3701      	adds	r7, #1
 800ffc8:	601f      	str	r7, [r3, #0]
 800ffca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	f000 831d 	beq.w	801060c <_dtoa_r+0xb34>
 800ffd2:	601e      	str	r6, [r3, #0]
 800ffd4:	e31a      	b.n	801060c <_dtoa_r+0xb34>
 800ffd6:	07e2      	lsls	r2, r4, #31
 800ffd8:	d505      	bpl.n	800ffe6 <_dtoa_r+0x50e>
 800ffda:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ffde:	f7f0 fb33 	bl	8000648 <__aeabi_dmul>
 800ffe2:	3601      	adds	r6, #1
 800ffe4:	2301      	movs	r3, #1
 800ffe6:	1064      	asrs	r4, r4, #1
 800ffe8:	3508      	adds	r5, #8
 800ffea:	e73f      	b.n	800fe6c <_dtoa_r+0x394>
 800ffec:	2602      	movs	r6, #2
 800ffee:	e742      	b.n	800fe76 <_dtoa_r+0x39e>
 800fff0:	9c07      	ldr	r4, [sp, #28]
 800fff2:	9704      	str	r7, [sp, #16]
 800fff4:	e761      	b.n	800feba <_dtoa_r+0x3e2>
 800fff6:	4b27      	ldr	r3, [pc, #156]	@ (8010094 <_dtoa_r+0x5bc>)
 800fff8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fffa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fffe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010002:	4454      	add	r4, sl
 8010004:	2900      	cmp	r1, #0
 8010006:	d053      	beq.n	80100b0 <_dtoa_r+0x5d8>
 8010008:	4928      	ldr	r1, [pc, #160]	@ (80100ac <_dtoa_r+0x5d4>)
 801000a:	2000      	movs	r0, #0
 801000c:	f7f0 fc46 	bl	800089c <__aeabi_ddiv>
 8010010:	4633      	mov	r3, r6
 8010012:	462a      	mov	r2, r5
 8010014:	f7f0 f960 	bl	80002d8 <__aeabi_dsub>
 8010018:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801001c:	4656      	mov	r6, sl
 801001e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010022:	f7f0 fdc1 	bl	8000ba8 <__aeabi_d2iz>
 8010026:	4605      	mov	r5, r0
 8010028:	f7f0 faa4 	bl	8000574 <__aeabi_i2d>
 801002c:	4602      	mov	r2, r0
 801002e:	460b      	mov	r3, r1
 8010030:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010034:	f7f0 f950 	bl	80002d8 <__aeabi_dsub>
 8010038:	3530      	adds	r5, #48	@ 0x30
 801003a:	4602      	mov	r2, r0
 801003c:	460b      	mov	r3, r1
 801003e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010042:	f806 5b01 	strb.w	r5, [r6], #1
 8010046:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801004a:	f7f0 fd6f 	bl	8000b2c <__aeabi_dcmplt>
 801004e:	2800      	cmp	r0, #0
 8010050:	d171      	bne.n	8010136 <_dtoa_r+0x65e>
 8010052:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010056:	4911      	ldr	r1, [pc, #68]	@ (801009c <_dtoa_r+0x5c4>)
 8010058:	2000      	movs	r0, #0
 801005a:	f7f0 f93d 	bl	80002d8 <__aeabi_dsub>
 801005e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010062:	f7f0 fd63 	bl	8000b2c <__aeabi_dcmplt>
 8010066:	2800      	cmp	r0, #0
 8010068:	f040 8095 	bne.w	8010196 <_dtoa_r+0x6be>
 801006c:	42a6      	cmp	r6, r4
 801006e:	f43f af50 	beq.w	800ff12 <_dtoa_r+0x43a>
 8010072:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8010076:	4b0a      	ldr	r3, [pc, #40]	@ (80100a0 <_dtoa_r+0x5c8>)
 8010078:	2200      	movs	r2, #0
 801007a:	f7f0 fae5 	bl	8000648 <__aeabi_dmul>
 801007e:	4b08      	ldr	r3, [pc, #32]	@ (80100a0 <_dtoa_r+0x5c8>)
 8010080:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8010084:	2200      	movs	r2, #0
 8010086:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801008a:	f7f0 fadd 	bl	8000648 <__aeabi_dmul>
 801008e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010092:	e7c4      	b.n	801001e <_dtoa_r+0x546>
 8010094:	080129e8 	.word	0x080129e8
 8010098:	080129c0 	.word	0x080129c0
 801009c:	3ff00000 	.word	0x3ff00000
 80100a0:	40240000 	.word	0x40240000
 80100a4:	401c0000 	.word	0x401c0000
 80100a8:	40140000 	.word	0x40140000
 80100ac:	3fe00000 	.word	0x3fe00000
 80100b0:	4631      	mov	r1, r6
 80100b2:	4628      	mov	r0, r5
 80100b4:	f7f0 fac8 	bl	8000648 <__aeabi_dmul>
 80100b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80100bc:	9415      	str	r4, [sp, #84]	@ 0x54
 80100be:	4656      	mov	r6, sl
 80100c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80100c4:	f7f0 fd70 	bl	8000ba8 <__aeabi_d2iz>
 80100c8:	4605      	mov	r5, r0
 80100ca:	f7f0 fa53 	bl	8000574 <__aeabi_i2d>
 80100ce:	4602      	mov	r2, r0
 80100d0:	460b      	mov	r3, r1
 80100d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80100d6:	f7f0 f8ff 	bl	80002d8 <__aeabi_dsub>
 80100da:	3530      	adds	r5, #48	@ 0x30
 80100dc:	f806 5b01 	strb.w	r5, [r6], #1
 80100e0:	4602      	mov	r2, r0
 80100e2:	460b      	mov	r3, r1
 80100e4:	42a6      	cmp	r6, r4
 80100e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80100ea:	f04f 0200 	mov.w	r2, #0
 80100ee:	d124      	bne.n	801013a <_dtoa_r+0x662>
 80100f0:	4bac      	ldr	r3, [pc, #688]	@ (80103a4 <_dtoa_r+0x8cc>)
 80100f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80100f6:	f7f0 f8f1 	bl	80002dc <__adddf3>
 80100fa:	4602      	mov	r2, r0
 80100fc:	460b      	mov	r3, r1
 80100fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010102:	f7f0 fd31 	bl	8000b68 <__aeabi_dcmpgt>
 8010106:	2800      	cmp	r0, #0
 8010108:	d145      	bne.n	8010196 <_dtoa_r+0x6be>
 801010a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801010e:	49a5      	ldr	r1, [pc, #660]	@ (80103a4 <_dtoa_r+0x8cc>)
 8010110:	2000      	movs	r0, #0
 8010112:	f7f0 f8e1 	bl	80002d8 <__aeabi_dsub>
 8010116:	4602      	mov	r2, r0
 8010118:	460b      	mov	r3, r1
 801011a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801011e:	f7f0 fd05 	bl	8000b2c <__aeabi_dcmplt>
 8010122:	2800      	cmp	r0, #0
 8010124:	f43f aef5 	beq.w	800ff12 <_dtoa_r+0x43a>
 8010128:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 801012a:	1e73      	subs	r3, r6, #1
 801012c:	9315      	str	r3, [sp, #84]	@ 0x54
 801012e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010132:	2b30      	cmp	r3, #48	@ 0x30
 8010134:	d0f8      	beq.n	8010128 <_dtoa_r+0x650>
 8010136:	9f04      	ldr	r7, [sp, #16]
 8010138:	e73e      	b.n	800ffb8 <_dtoa_r+0x4e0>
 801013a:	4b9b      	ldr	r3, [pc, #620]	@ (80103a8 <_dtoa_r+0x8d0>)
 801013c:	f7f0 fa84 	bl	8000648 <__aeabi_dmul>
 8010140:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010144:	e7bc      	b.n	80100c0 <_dtoa_r+0x5e8>
 8010146:	d10c      	bne.n	8010162 <_dtoa_r+0x68a>
 8010148:	4b98      	ldr	r3, [pc, #608]	@ (80103ac <_dtoa_r+0x8d4>)
 801014a:	2200      	movs	r2, #0
 801014c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010150:	f7f0 fa7a 	bl	8000648 <__aeabi_dmul>
 8010154:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010158:	f7f0 fcfc 	bl	8000b54 <__aeabi_dcmpge>
 801015c:	2800      	cmp	r0, #0
 801015e:	f000 8157 	beq.w	8010410 <_dtoa_r+0x938>
 8010162:	2400      	movs	r4, #0
 8010164:	4625      	mov	r5, r4
 8010166:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010168:	43db      	mvns	r3, r3
 801016a:	9304      	str	r3, [sp, #16]
 801016c:	4656      	mov	r6, sl
 801016e:	2700      	movs	r7, #0
 8010170:	4621      	mov	r1, r4
 8010172:	4658      	mov	r0, fp
 8010174:	f000 ff00 	bl	8010f78 <_Bfree>
 8010178:	2d00      	cmp	r5, #0
 801017a:	d0dc      	beq.n	8010136 <_dtoa_r+0x65e>
 801017c:	b12f      	cbz	r7, 801018a <_dtoa_r+0x6b2>
 801017e:	42af      	cmp	r7, r5
 8010180:	d003      	beq.n	801018a <_dtoa_r+0x6b2>
 8010182:	4639      	mov	r1, r7
 8010184:	4658      	mov	r0, fp
 8010186:	f000 fef7 	bl	8010f78 <_Bfree>
 801018a:	4629      	mov	r1, r5
 801018c:	4658      	mov	r0, fp
 801018e:	f000 fef3 	bl	8010f78 <_Bfree>
 8010192:	e7d0      	b.n	8010136 <_dtoa_r+0x65e>
 8010194:	9704      	str	r7, [sp, #16]
 8010196:	4633      	mov	r3, r6
 8010198:	461e      	mov	r6, r3
 801019a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801019e:	2a39      	cmp	r2, #57	@ 0x39
 80101a0:	d107      	bne.n	80101b2 <_dtoa_r+0x6da>
 80101a2:	459a      	cmp	sl, r3
 80101a4:	d1f8      	bne.n	8010198 <_dtoa_r+0x6c0>
 80101a6:	9a04      	ldr	r2, [sp, #16]
 80101a8:	3201      	adds	r2, #1
 80101aa:	9204      	str	r2, [sp, #16]
 80101ac:	2230      	movs	r2, #48	@ 0x30
 80101ae:	f88a 2000 	strb.w	r2, [sl]
 80101b2:	781a      	ldrb	r2, [r3, #0]
 80101b4:	3201      	adds	r2, #1
 80101b6:	701a      	strb	r2, [r3, #0]
 80101b8:	e7bd      	b.n	8010136 <_dtoa_r+0x65e>
 80101ba:	4b7b      	ldr	r3, [pc, #492]	@ (80103a8 <_dtoa_r+0x8d0>)
 80101bc:	2200      	movs	r2, #0
 80101be:	f7f0 fa43 	bl	8000648 <__aeabi_dmul>
 80101c2:	2200      	movs	r2, #0
 80101c4:	2300      	movs	r3, #0
 80101c6:	4604      	mov	r4, r0
 80101c8:	460d      	mov	r5, r1
 80101ca:	f7f0 fca5 	bl	8000b18 <__aeabi_dcmpeq>
 80101ce:	2800      	cmp	r0, #0
 80101d0:	f43f aebb 	beq.w	800ff4a <_dtoa_r+0x472>
 80101d4:	e6f0      	b.n	800ffb8 <_dtoa_r+0x4e0>
 80101d6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80101d8:	2a00      	cmp	r2, #0
 80101da:	f000 80db 	beq.w	8010394 <_dtoa_r+0x8bc>
 80101de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80101e0:	2a01      	cmp	r2, #1
 80101e2:	f300 80bf 	bgt.w	8010364 <_dtoa_r+0x88c>
 80101e6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80101e8:	2a00      	cmp	r2, #0
 80101ea:	f000 80b7 	beq.w	801035c <_dtoa_r+0x884>
 80101ee:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80101f2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80101f4:	4646      	mov	r6, r8
 80101f6:	9a08      	ldr	r2, [sp, #32]
 80101f8:	2101      	movs	r1, #1
 80101fa:	441a      	add	r2, r3
 80101fc:	4658      	mov	r0, fp
 80101fe:	4498      	add	r8, r3
 8010200:	9208      	str	r2, [sp, #32]
 8010202:	f000 ffb7 	bl	8011174 <__i2b>
 8010206:	4605      	mov	r5, r0
 8010208:	b15e      	cbz	r6, 8010222 <_dtoa_r+0x74a>
 801020a:	9b08      	ldr	r3, [sp, #32]
 801020c:	2b00      	cmp	r3, #0
 801020e:	dd08      	ble.n	8010222 <_dtoa_r+0x74a>
 8010210:	42b3      	cmp	r3, r6
 8010212:	9a08      	ldr	r2, [sp, #32]
 8010214:	bfa8      	it	ge
 8010216:	4633      	movge	r3, r6
 8010218:	eba8 0803 	sub.w	r8, r8, r3
 801021c:	1af6      	subs	r6, r6, r3
 801021e:	1ad3      	subs	r3, r2, r3
 8010220:	9308      	str	r3, [sp, #32]
 8010222:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010224:	b1f3      	cbz	r3, 8010264 <_dtoa_r+0x78c>
 8010226:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010228:	2b00      	cmp	r3, #0
 801022a:	f000 80b7 	beq.w	801039c <_dtoa_r+0x8c4>
 801022e:	b18c      	cbz	r4, 8010254 <_dtoa_r+0x77c>
 8010230:	4629      	mov	r1, r5
 8010232:	4622      	mov	r2, r4
 8010234:	4658      	mov	r0, fp
 8010236:	f001 f85d 	bl	80112f4 <__pow5mult>
 801023a:	464a      	mov	r2, r9
 801023c:	4601      	mov	r1, r0
 801023e:	4605      	mov	r5, r0
 8010240:	4658      	mov	r0, fp
 8010242:	f000 ffad 	bl	80111a0 <__multiply>
 8010246:	4649      	mov	r1, r9
 8010248:	9004      	str	r0, [sp, #16]
 801024a:	4658      	mov	r0, fp
 801024c:	f000 fe94 	bl	8010f78 <_Bfree>
 8010250:	9b04      	ldr	r3, [sp, #16]
 8010252:	4699      	mov	r9, r3
 8010254:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010256:	1b1a      	subs	r2, r3, r4
 8010258:	d004      	beq.n	8010264 <_dtoa_r+0x78c>
 801025a:	4649      	mov	r1, r9
 801025c:	4658      	mov	r0, fp
 801025e:	f001 f849 	bl	80112f4 <__pow5mult>
 8010262:	4681      	mov	r9, r0
 8010264:	2101      	movs	r1, #1
 8010266:	4658      	mov	r0, fp
 8010268:	f000 ff84 	bl	8011174 <__i2b>
 801026c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801026e:	4604      	mov	r4, r0
 8010270:	2b00      	cmp	r3, #0
 8010272:	f000 81cf 	beq.w	8010614 <_dtoa_r+0xb3c>
 8010276:	461a      	mov	r2, r3
 8010278:	4601      	mov	r1, r0
 801027a:	4658      	mov	r0, fp
 801027c:	f001 f83a 	bl	80112f4 <__pow5mult>
 8010280:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010282:	2b01      	cmp	r3, #1
 8010284:	4604      	mov	r4, r0
 8010286:	f300 8095 	bgt.w	80103b4 <_dtoa_r+0x8dc>
 801028a:	9b02      	ldr	r3, [sp, #8]
 801028c:	2b00      	cmp	r3, #0
 801028e:	f040 8087 	bne.w	80103a0 <_dtoa_r+0x8c8>
 8010292:	9b03      	ldr	r3, [sp, #12]
 8010294:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010298:	2b00      	cmp	r3, #0
 801029a:	f040 8089 	bne.w	80103b0 <_dtoa_r+0x8d8>
 801029e:	9b03      	ldr	r3, [sp, #12]
 80102a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80102a4:	0d1b      	lsrs	r3, r3, #20
 80102a6:	051b      	lsls	r3, r3, #20
 80102a8:	b12b      	cbz	r3, 80102b6 <_dtoa_r+0x7de>
 80102aa:	9b08      	ldr	r3, [sp, #32]
 80102ac:	3301      	adds	r3, #1
 80102ae:	9308      	str	r3, [sp, #32]
 80102b0:	f108 0801 	add.w	r8, r8, #1
 80102b4:	2301      	movs	r3, #1
 80102b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80102b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	f000 81b0 	beq.w	8010620 <_dtoa_r+0xb48>
 80102c0:	6923      	ldr	r3, [r4, #16]
 80102c2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80102c6:	6918      	ldr	r0, [r3, #16]
 80102c8:	f000 ff08 	bl	80110dc <__hi0bits>
 80102cc:	f1c0 0020 	rsb	r0, r0, #32
 80102d0:	9b08      	ldr	r3, [sp, #32]
 80102d2:	4418      	add	r0, r3
 80102d4:	f010 001f 	ands.w	r0, r0, #31
 80102d8:	d077      	beq.n	80103ca <_dtoa_r+0x8f2>
 80102da:	f1c0 0320 	rsb	r3, r0, #32
 80102de:	2b04      	cmp	r3, #4
 80102e0:	dd6b      	ble.n	80103ba <_dtoa_r+0x8e2>
 80102e2:	9b08      	ldr	r3, [sp, #32]
 80102e4:	f1c0 001c 	rsb	r0, r0, #28
 80102e8:	4403      	add	r3, r0
 80102ea:	4480      	add	r8, r0
 80102ec:	4406      	add	r6, r0
 80102ee:	9308      	str	r3, [sp, #32]
 80102f0:	f1b8 0f00 	cmp.w	r8, #0
 80102f4:	dd05      	ble.n	8010302 <_dtoa_r+0x82a>
 80102f6:	4649      	mov	r1, r9
 80102f8:	4642      	mov	r2, r8
 80102fa:	4658      	mov	r0, fp
 80102fc:	f001 f854 	bl	80113a8 <__lshift>
 8010300:	4681      	mov	r9, r0
 8010302:	9b08      	ldr	r3, [sp, #32]
 8010304:	2b00      	cmp	r3, #0
 8010306:	dd05      	ble.n	8010314 <_dtoa_r+0x83c>
 8010308:	4621      	mov	r1, r4
 801030a:	461a      	mov	r2, r3
 801030c:	4658      	mov	r0, fp
 801030e:	f001 f84b 	bl	80113a8 <__lshift>
 8010312:	4604      	mov	r4, r0
 8010314:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010316:	2b00      	cmp	r3, #0
 8010318:	d059      	beq.n	80103ce <_dtoa_r+0x8f6>
 801031a:	4621      	mov	r1, r4
 801031c:	4648      	mov	r0, r9
 801031e:	f001 f8af 	bl	8011480 <__mcmp>
 8010322:	2800      	cmp	r0, #0
 8010324:	da53      	bge.n	80103ce <_dtoa_r+0x8f6>
 8010326:	1e7b      	subs	r3, r7, #1
 8010328:	9304      	str	r3, [sp, #16]
 801032a:	4649      	mov	r1, r9
 801032c:	2300      	movs	r3, #0
 801032e:	220a      	movs	r2, #10
 8010330:	4658      	mov	r0, fp
 8010332:	f000 fe43 	bl	8010fbc <__multadd>
 8010336:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010338:	4681      	mov	r9, r0
 801033a:	2b00      	cmp	r3, #0
 801033c:	f000 8172 	beq.w	8010624 <_dtoa_r+0xb4c>
 8010340:	2300      	movs	r3, #0
 8010342:	4629      	mov	r1, r5
 8010344:	220a      	movs	r2, #10
 8010346:	4658      	mov	r0, fp
 8010348:	f000 fe38 	bl	8010fbc <__multadd>
 801034c:	9b00      	ldr	r3, [sp, #0]
 801034e:	2b00      	cmp	r3, #0
 8010350:	4605      	mov	r5, r0
 8010352:	dc67      	bgt.n	8010424 <_dtoa_r+0x94c>
 8010354:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010356:	2b02      	cmp	r3, #2
 8010358:	dc41      	bgt.n	80103de <_dtoa_r+0x906>
 801035a:	e063      	b.n	8010424 <_dtoa_r+0x94c>
 801035c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801035e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8010362:	e746      	b.n	80101f2 <_dtoa_r+0x71a>
 8010364:	9b07      	ldr	r3, [sp, #28]
 8010366:	1e5c      	subs	r4, r3, #1
 8010368:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801036a:	42a3      	cmp	r3, r4
 801036c:	bfbf      	itttt	lt
 801036e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8010370:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8010372:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8010374:	1ae3      	sublt	r3, r4, r3
 8010376:	bfb4      	ite	lt
 8010378:	18d2      	addlt	r2, r2, r3
 801037a:	1b1c      	subge	r4, r3, r4
 801037c:	9b07      	ldr	r3, [sp, #28]
 801037e:	bfbc      	itt	lt
 8010380:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8010382:	2400      	movlt	r4, #0
 8010384:	2b00      	cmp	r3, #0
 8010386:	bfb5      	itete	lt
 8010388:	eba8 0603 	sublt.w	r6, r8, r3
 801038c:	9b07      	ldrge	r3, [sp, #28]
 801038e:	2300      	movlt	r3, #0
 8010390:	4646      	movge	r6, r8
 8010392:	e730      	b.n	80101f6 <_dtoa_r+0x71e>
 8010394:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8010396:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8010398:	4646      	mov	r6, r8
 801039a:	e735      	b.n	8010208 <_dtoa_r+0x730>
 801039c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801039e:	e75c      	b.n	801025a <_dtoa_r+0x782>
 80103a0:	2300      	movs	r3, #0
 80103a2:	e788      	b.n	80102b6 <_dtoa_r+0x7de>
 80103a4:	3fe00000 	.word	0x3fe00000
 80103a8:	40240000 	.word	0x40240000
 80103ac:	40140000 	.word	0x40140000
 80103b0:	9b02      	ldr	r3, [sp, #8]
 80103b2:	e780      	b.n	80102b6 <_dtoa_r+0x7de>
 80103b4:	2300      	movs	r3, #0
 80103b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80103b8:	e782      	b.n	80102c0 <_dtoa_r+0x7e8>
 80103ba:	d099      	beq.n	80102f0 <_dtoa_r+0x818>
 80103bc:	9a08      	ldr	r2, [sp, #32]
 80103be:	331c      	adds	r3, #28
 80103c0:	441a      	add	r2, r3
 80103c2:	4498      	add	r8, r3
 80103c4:	441e      	add	r6, r3
 80103c6:	9208      	str	r2, [sp, #32]
 80103c8:	e792      	b.n	80102f0 <_dtoa_r+0x818>
 80103ca:	4603      	mov	r3, r0
 80103cc:	e7f6      	b.n	80103bc <_dtoa_r+0x8e4>
 80103ce:	9b07      	ldr	r3, [sp, #28]
 80103d0:	9704      	str	r7, [sp, #16]
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	dc20      	bgt.n	8010418 <_dtoa_r+0x940>
 80103d6:	9300      	str	r3, [sp, #0]
 80103d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80103da:	2b02      	cmp	r3, #2
 80103dc:	dd1e      	ble.n	801041c <_dtoa_r+0x944>
 80103de:	9b00      	ldr	r3, [sp, #0]
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	f47f aec0 	bne.w	8010166 <_dtoa_r+0x68e>
 80103e6:	4621      	mov	r1, r4
 80103e8:	2205      	movs	r2, #5
 80103ea:	4658      	mov	r0, fp
 80103ec:	f000 fde6 	bl	8010fbc <__multadd>
 80103f0:	4601      	mov	r1, r0
 80103f2:	4604      	mov	r4, r0
 80103f4:	4648      	mov	r0, r9
 80103f6:	f001 f843 	bl	8011480 <__mcmp>
 80103fa:	2800      	cmp	r0, #0
 80103fc:	f77f aeb3 	ble.w	8010166 <_dtoa_r+0x68e>
 8010400:	4656      	mov	r6, sl
 8010402:	2331      	movs	r3, #49	@ 0x31
 8010404:	f806 3b01 	strb.w	r3, [r6], #1
 8010408:	9b04      	ldr	r3, [sp, #16]
 801040a:	3301      	adds	r3, #1
 801040c:	9304      	str	r3, [sp, #16]
 801040e:	e6ae      	b.n	801016e <_dtoa_r+0x696>
 8010410:	9c07      	ldr	r4, [sp, #28]
 8010412:	9704      	str	r7, [sp, #16]
 8010414:	4625      	mov	r5, r4
 8010416:	e7f3      	b.n	8010400 <_dtoa_r+0x928>
 8010418:	9b07      	ldr	r3, [sp, #28]
 801041a:	9300      	str	r3, [sp, #0]
 801041c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801041e:	2b00      	cmp	r3, #0
 8010420:	f000 8104 	beq.w	801062c <_dtoa_r+0xb54>
 8010424:	2e00      	cmp	r6, #0
 8010426:	dd05      	ble.n	8010434 <_dtoa_r+0x95c>
 8010428:	4629      	mov	r1, r5
 801042a:	4632      	mov	r2, r6
 801042c:	4658      	mov	r0, fp
 801042e:	f000 ffbb 	bl	80113a8 <__lshift>
 8010432:	4605      	mov	r5, r0
 8010434:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010436:	2b00      	cmp	r3, #0
 8010438:	d05a      	beq.n	80104f0 <_dtoa_r+0xa18>
 801043a:	6869      	ldr	r1, [r5, #4]
 801043c:	4658      	mov	r0, fp
 801043e:	f000 fd5b 	bl	8010ef8 <_Balloc>
 8010442:	4606      	mov	r6, r0
 8010444:	b928      	cbnz	r0, 8010452 <_dtoa_r+0x97a>
 8010446:	4b84      	ldr	r3, [pc, #528]	@ (8010658 <_dtoa_r+0xb80>)
 8010448:	4602      	mov	r2, r0
 801044a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801044e:	f7ff bb5a 	b.w	800fb06 <_dtoa_r+0x2e>
 8010452:	692a      	ldr	r2, [r5, #16]
 8010454:	3202      	adds	r2, #2
 8010456:	0092      	lsls	r2, r2, #2
 8010458:	f105 010c 	add.w	r1, r5, #12
 801045c:	300c      	adds	r0, #12
 801045e:	f7ff fa94 	bl	800f98a <memcpy>
 8010462:	2201      	movs	r2, #1
 8010464:	4631      	mov	r1, r6
 8010466:	4658      	mov	r0, fp
 8010468:	f000 ff9e 	bl	80113a8 <__lshift>
 801046c:	f10a 0301 	add.w	r3, sl, #1
 8010470:	9307      	str	r3, [sp, #28]
 8010472:	9b00      	ldr	r3, [sp, #0]
 8010474:	4453      	add	r3, sl
 8010476:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010478:	9b02      	ldr	r3, [sp, #8]
 801047a:	f003 0301 	and.w	r3, r3, #1
 801047e:	462f      	mov	r7, r5
 8010480:	930a      	str	r3, [sp, #40]	@ 0x28
 8010482:	4605      	mov	r5, r0
 8010484:	9b07      	ldr	r3, [sp, #28]
 8010486:	4621      	mov	r1, r4
 8010488:	3b01      	subs	r3, #1
 801048a:	4648      	mov	r0, r9
 801048c:	9300      	str	r3, [sp, #0]
 801048e:	f7ff fa99 	bl	800f9c4 <quorem>
 8010492:	4639      	mov	r1, r7
 8010494:	9002      	str	r0, [sp, #8]
 8010496:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801049a:	4648      	mov	r0, r9
 801049c:	f000 fff0 	bl	8011480 <__mcmp>
 80104a0:	462a      	mov	r2, r5
 80104a2:	9008      	str	r0, [sp, #32]
 80104a4:	4621      	mov	r1, r4
 80104a6:	4658      	mov	r0, fp
 80104a8:	f001 f806 	bl	80114b8 <__mdiff>
 80104ac:	68c2      	ldr	r2, [r0, #12]
 80104ae:	4606      	mov	r6, r0
 80104b0:	bb02      	cbnz	r2, 80104f4 <_dtoa_r+0xa1c>
 80104b2:	4601      	mov	r1, r0
 80104b4:	4648      	mov	r0, r9
 80104b6:	f000 ffe3 	bl	8011480 <__mcmp>
 80104ba:	4602      	mov	r2, r0
 80104bc:	4631      	mov	r1, r6
 80104be:	4658      	mov	r0, fp
 80104c0:	920e      	str	r2, [sp, #56]	@ 0x38
 80104c2:	f000 fd59 	bl	8010f78 <_Bfree>
 80104c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80104c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80104ca:	9e07      	ldr	r6, [sp, #28]
 80104cc:	ea43 0102 	orr.w	r1, r3, r2
 80104d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80104d2:	4319      	orrs	r1, r3
 80104d4:	d110      	bne.n	80104f8 <_dtoa_r+0xa20>
 80104d6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80104da:	d029      	beq.n	8010530 <_dtoa_r+0xa58>
 80104dc:	9b08      	ldr	r3, [sp, #32]
 80104de:	2b00      	cmp	r3, #0
 80104e0:	dd02      	ble.n	80104e8 <_dtoa_r+0xa10>
 80104e2:	9b02      	ldr	r3, [sp, #8]
 80104e4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80104e8:	9b00      	ldr	r3, [sp, #0]
 80104ea:	f883 8000 	strb.w	r8, [r3]
 80104ee:	e63f      	b.n	8010170 <_dtoa_r+0x698>
 80104f0:	4628      	mov	r0, r5
 80104f2:	e7bb      	b.n	801046c <_dtoa_r+0x994>
 80104f4:	2201      	movs	r2, #1
 80104f6:	e7e1      	b.n	80104bc <_dtoa_r+0x9e4>
 80104f8:	9b08      	ldr	r3, [sp, #32]
 80104fa:	2b00      	cmp	r3, #0
 80104fc:	db04      	blt.n	8010508 <_dtoa_r+0xa30>
 80104fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010500:	430b      	orrs	r3, r1
 8010502:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010504:	430b      	orrs	r3, r1
 8010506:	d120      	bne.n	801054a <_dtoa_r+0xa72>
 8010508:	2a00      	cmp	r2, #0
 801050a:	dded      	ble.n	80104e8 <_dtoa_r+0xa10>
 801050c:	4649      	mov	r1, r9
 801050e:	2201      	movs	r2, #1
 8010510:	4658      	mov	r0, fp
 8010512:	f000 ff49 	bl	80113a8 <__lshift>
 8010516:	4621      	mov	r1, r4
 8010518:	4681      	mov	r9, r0
 801051a:	f000 ffb1 	bl	8011480 <__mcmp>
 801051e:	2800      	cmp	r0, #0
 8010520:	dc03      	bgt.n	801052a <_dtoa_r+0xa52>
 8010522:	d1e1      	bne.n	80104e8 <_dtoa_r+0xa10>
 8010524:	f018 0f01 	tst.w	r8, #1
 8010528:	d0de      	beq.n	80104e8 <_dtoa_r+0xa10>
 801052a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801052e:	d1d8      	bne.n	80104e2 <_dtoa_r+0xa0a>
 8010530:	9a00      	ldr	r2, [sp, #0]
 8010532:	2339      	movs	r3, #57	@ 0x39
 8010534:	7013      	strb	r3, [r2, #0]
 8010536:	4633      	mov	r3, r6
 8010538:	461e      	mov	r6, r3
 801053a:	3b01      	subs	r3, #1
 801053c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8010540:	2a39      	cmp	r2, #57	@ 0x39
 8010542:	d052      	beq.n	80105ea <_dtoa_r+0xb12>
 8010544:	3201      	adds	r2, #1
 8010546:	701a      	strb	r2, [r3, #0]
 8010548:	e612      	b.n	8010170 <_dtoa_r+0x698>
 801054a:	2a00      	cmp	r2, #0
 801054c:	dd07      	ble.n	801055e <_dtoa_r+0xa86>
 801054e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8010552:	d0ed      	beq.n	8010530 <_dtoa_r+0xa58>
 8010554:	9a00      	ldr	r2, [sp, #0]
 8010556:	f108 0301 	add.w	r3, r8, #1
 801055a:	7013      	strb	r3, [r2, #0]
 801055c:	e608      	b.n	8010170 <_dtoa_r+0x698>
 801055e:	9b07      	ldr	r3, [sp, #28]
 8010560:	9a07      	ldr	r2, [sp, #28]
 8010562:	f803 8c01 	strb.w	r8, [r3, #-1]
 8010566:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010568:	4293      	cmp	r3, r2
 801056a:	d028      	beq.n	80105be <_dtoa_r+0xae6>
 801056c:	4649      	mov	r1, r9
 801056e:	2300      	movs	r3, #0
 8010570:	220a      	movs	r2, #10
 8010572:	4658      	mov	r0, fp
 8010574:	f000 fd22 	bl	8010fbc <__multadd>
 8010578:	42af      	cmp	r7, r5
 801057a:	4681      	mov	r9, r0
 801057c:	f04f 0300 	mov.w	r3, #0
 8010580:	f04f 020a 	mov.w	r2, #10
 8010584:	4639      	mov	r1, r7
 8010586:	4658      	mov	r0, fp
 8010588:	d107      	bne.n	801059a <_dtoa_r+0xac2>
 801058a:	f000 fd17 	bl	8010fbc <__multadd>
 801058e:	4607      	mov	r7, r0
 8010590:	4605      	mov	r5, r0
 8010592:	9b07      	ldr	r3, [sp, #28]
 8010594:	3301      	adds	r3, #1
 8010596:	9307      	str	r3, [sp, #28]
 8010598:	e774      	b.n	8010484 <_dtoa_r+0x9ac>
 801059a:	f000 fd0f 	bl	8010fbc <__multadd>
 801059e:	4629      	mov	r1, r5
 80105a0:	4607      	mov	r7, r0
 80105a2:	2300      	movs	r3, #0
 80105a4:	220a      	movs	r2, #10
 80105a6:	4658      	mov	r0, fp
 80105a8:	f000 fd08 	bl	8010fbc <__multadd>
 80105ac:	4605      	mov	r5, r0
 80105ae:	e7f0      	b.n	8010592 <_dtoa_r+0xaba>
 80105b0:	9b00      	ldr	r3, [sp, #0]
 80105b2:	2b00      	cmp	r3, #0
 80105b4:	bfcc      	ite	gt
 80105b6:	461e      	movgt	r6, r3
 80105b8:	2601      	movle	r6, #1
 80105ba:	4456      	add	r6, sl
 80105bc:	2700      	movs	r7, #0
 80105be:	4649      	mov	r1, r9
 80105c0:	2201      	movs	r2, #1
 80105c2:	4658      	mov	r0, fp
 80105c4:	f000 fef0 	bl	80113a8 <__lshift>
 80105c8:	4621      	mov	r1, r4
 80105ca:	4681      	mov	r9, r0
 80105cc:	f000 ff58 	bl	8011480 <__mcmp>
 80105d0:	2800      	cmp	r0, #0
 80105d2:	dcb0      	bgt.n	8010536 <_dtoa_r+0xa5e>
 80105d4:	d102      	bne.n	80105dc <_dtoa_r+0xb04>
 80105d6:	f018 0f01 	tst.w	r8, #1
 80105da:	d1ac      	bne.n	8010536 <_dtoa_r+0xa5e>
 80105dc:	4633      	mov	r3, r6
 80105de:	461e      	mov	r6, r3
 80105e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80105e4:	2a30      	cmp	r2, #48	@ 0x30
 80105e6:	d0fa      	beq.n	80105de <_dtoa_r+0xb06>
 80105e8:	e5c2      	b.n	8010170 <_dtoa_r+0x698>
 80105ea:	459a      	cmp	sl, r3
 80105ec:	d1a4      	bne.n	8010538 <_dtoa_r+0xa60>
 80105ee:	9b04      	ldr	r3, [sp, #16]
 80105f0:	3301      	adds	r3, #1
 80105f2:	9304      	str	r3, [sp, #16]
 80105f4:	2331      	movs	r3, #49	@ 0x31
 80105f6:	f88a 3000 	strb.w	r3, [sl]
 80105fa:	e5b9      	b.n	8010170 <_dtoa_r+0x698>
 80105fc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80105fe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 801065c <_dtoa_r+0xb84>
 8010602:	b11b      	cbz	r3, 801060c <_dtoa_r+0xb34>
 8010604:	f10a 0308 	add.w	r3, sl, #8
 8010608:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801060a:	6013      	str	r3, [r2, #0]
 801060c:	4650      	mov	r0, sl
 801060e:	b019      	add	sp, #100	@ 0x64
 8010610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010614:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010616:	2b01      	cmp	r3, #1
 8010618:	f77f ae37 	ble.w	801028a <_dtoa_r+0x7b2>
 801061c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801061e:	930a      	str	r3, [sp, #40]	@ 0x28
 8010620:	2001      	movs	r0, #1
 8010622:	e655      	b.n	80102d0 <_dtoa_r+0x7f8>
 8010624:	9b00      	ldr	r3, [sp, #0]
 8010626:	2b00      	cmp	r3, #0
 8010628:	f77f aed6 	ble.w	80103d8 <_dtoa_r+0x900>
 801062c:	4656      	mov	r6, sl
 801062e:	4621      	mov	r1, r4
 8010630:	4648      	mov	r0, r9
 8010632:	f7ff f9c7 	bl	800f9c4 <quorem>
 8010636:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801063a:	f806 8b01 	strb.w	r8, [r6], #1
 801063e:	9b00      	ldr	r3, [sp, #0]
 8010640:	eba6 020a 	sub.w	r2, r6, sl
 8010644:	4293      	cmp	r3, r2
 8010646:	ddb3      	ble.n	80105b0 <_dtoa_r+0xad8>
 8010648:	4649      	mov	r1, r9
 801064a:	2300      	movs	r3, #0
 801064c:	220a      	movs	r2, #10
 801064e:	4658      	mov	r0, fp
 8010650:	f000 fcb4 	bl	8010fbc <__multadd>
 8010654:	4681      	mov	r9, r0
 8010656:	e7ea      	b.n	801062e <_dtoa_r+0xb56>
 8010658:	080128e5 	.word	0x080128e5
 801065c:	08012869 	.word	0x08012869

08010660 <_free_r>:
 8010660:	b538      	push	{r3, r4, r5, lr}
 8010662:	4605      	mov	r5, r0
 8010664:	2900      	cmp	r1, #0
 8010666:	d041      	beq.n	80106ec <_free_r+0x8c>
 8010668:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801066c:	1f0c      	subs	r4, r1, #4
 801066e:	2b00      	cmp	r3, #0
 8010670:	bfb8      	it	lt
 8010672:	18e4      	addlt	r4, r4, r3
 8010674:	f000 fc34 	bl	8010ee0 <__malloc_lock>
 8010678:	4a1d      	ldr	r2, [pc, #116]	@ (80106f0 <_free_r+0x90>)
 801067a:	6813      	ldr	r3, [r2, #0]
 801067c:	b933      	cbnz	r3, 801068c <_free_r+0x2c>
 801067e:	6063      	str	r3, [r4, #4]
 8010680:	6014      	str	r4, [r2, #0]
 8010682:	4628      	mov	r0, r5
 8010684:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010688:	f000 bc30 	b.w	8010eec <__malloc_unlock>
 801068c:	42a3      	cmp	r3, r4
 801068e:	d908      	bls.n	80106a2 <_free_r+0x42>
 8010690:	6820      	ldr	r0, [r4, #0]
 8010692:	1821      	adds	r1, r4, r0
 8010694:	428b      	cmp	r3, r1
 8010696:	bf01      	itttt	eq
 8010698:	6819      	ldreq	r1, [r3, #0]
 801069a:	685b      	ldreq	r3, [r3, #4]
 801069c:	1809      	addeq	r1, r1, r0
 801069e:	6021      	streq	r1, [r4, #0]
 80106a0:	e7ed      	b.n	801067e <_free_r+0x1e>
 80106a2:	461a      	mov	r2, r3
 80106a4:	685b      	ldr	r3, [r3, #4]
 80106a6:	b10b      	cbz	r3, 80106ac <_free_r+0x4c>
 80106a8:	42a3      	cmp	r3, r4
 80106aa:	d9fa      	bls.n	80106a2 <_free_r+0x42>
 80106ac:	6811      	ldr	r1, [r2, #0]
 80106ae:	1850      	adds	r0, r2, r1
 80106b0:	42a0      	cmp	r0, r4
 80106b2:	d10b      	bne.n	80106cc <_free_r+0x6c>
 80106b4:	6820      	ldr	r0, [r4, #0]
 80106b6:	4401      	add	r1, r0
 80106b8:	1850      	adds	r0, r2, r1
 80106ba:	4283      	cmp	r3, r0
 80106bc:	6011      	str	r1, [r2, #0]
 80106be:	d1e0      	bne.n	8010682 <_free_r+0x22>
 80106c0:	6818      	ldr	r0, [r3, #0]
 80106c2:	685b      	ldr	r3, [r3, #4]
 80106c4:	6053      	str	r3, [r2, #4]
 80106c6:	4408      	add	r0, r1
 80106c8:	6010      	str	r0, [r2, #0]
 80106ca:	e7da      	b.n	8010682 <_free_r+0x22>
 80106cc:	d902      	bls.n	80106d4 <_free_r+0x74>
 80106ce:	230c      	movs	r3, #12
 80106d0:	602b      	str	r3, [r5, #0]
 80106d2:	e7d6      	b.n	8010682 <_free_r+0x22>
 80106d4:	6820      	ldr	r0, [r4, #0]
 80106d6:	1821      	adds	r1, r4, r0
 80106d8:	428b      	cmp	r3, r1
 80106da:	bf04      	itt	eq
 80106dc:	6819      	ldreq	r1, [r3, #0]
 80106de:	685b      	ldreq	r3, [r3, #4]
 80106e0:	6063      	str	r3, [r4, #4]
 80106e2:	bf04      	itt	eq
 80106e4:	1809      	addeq	r1, r1, r0
 80106e6:	6021      	streq	r1, [r4, #0]
 80106e8:	6054      	str	r4, [r2, #4]
 80106ea:	e7ca      	b.n	8010682 <_free_r+0x22>
 80106ec:	bd38      	pop	{r3, r4, r5, pc}
 80106ee:	bf00      	nop
 80106f0:	20000a80 	.word	0x20000a80

080106f4 <rshift>:
 80106f4:	6903      	ldr	r3, [r0, #16]
 80106f6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80106fa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80106fe:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010702:	f100 0414 	add.w	r4, r0, #20
 8010706:	dd45      	ble.n	8010794 <rshift+0xa0>
 8010708:	f011 011f 	ands.w	r1, r1, #31
 801070c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010710:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010714:	d10c      	bne.n	8010730 <rshift+0x3c>
 8010716:	f100 0710 	add.w	r7, r0, #16
 801071a:	4629      	mov	r1, r5
 801071c:	42b1      	cmp	r1, r6
 801071e:	d334      	bcc.n	801078a <rshift+0x96>
 8010720:	1a9b      	subs	r3, r3, r2
 8010722:	009b      	lsls	r3, r3, #2
 8010724:	1eea      	subs	r2, r5, #3
 8010726:	4296      	cmp	r6, r2
 8010728:	bf38      	it	cc
 801072a:	2300      	movcc	r3, #0
 801072c:	4423      	add	r3, r4
 801072e:	e015      	b.n	801075c <rshift+0x68>
 8010730:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010734:	f1c1 0820 	rsb	r8, r1, #32
 8010738:	40cf      	lsrs	r7, r1
 801073a:	f105 0e04 	add.w	lr, r5, #4
 801073e:	46a1      	mov	r9, r4
 8010740:	4576      	cmp	r6, lr
 8010742:	46f4      	mov	ip, lr
 8010744:	d815      	bhi.n	8010772 <rshift+0x7e>
 8010746:	1a9a      	subs	r2, r3, r2
 8010748:	0092      	lsls	r2, r2, #2
 801074a:	3a04      	subs	r2, #4
 801074c:	3501      	adds	r5, #1
 801074e:	42ae      	cmp	r6, r5
 8010750:	bf38      	it	cc
 8010752:	2200      	movcc	r2, #0
 8010754:	18a3      	adds	r3, r4, r2
 8010756:	50a7      	str	r7, [r4, r2]
 8010758:	b107      	cbz	r7, 801075c <rshift+0x68>
 801075a:	3304      	adds	r3, #4
 801075c:	1b1a      	subs	r2, r3, r4
 801075e:	42a3      	cmp	r3, r4
 8010760:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010764:	bf08      	it	eq
 8010766:	2300      	moveq	r3, #0
 8010768:	6102      	str	r2, [r0, #16]
 801076a:	bf08      	it	eq
 801076c:	6143      	streq	r3, [r0, #20]
 801076e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010772:	f8dc c000 	ldr.w	ip, [ip]
 8010776:	fa0c fc08 	lsl.w	ip, ip, r8
 801077a:	ea4c 0707 	orr.w	r7, ip, r7
 801077e:	f849 7b04 	str.w	r7, [r9], #4
 8010782:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010786:	40cf      	lsrs	r7, r1
 8010788:	e7da      	b.n	8010740 <rshift+0x4c>
 801078a:	f851 cb04 	ldr.w	ip, [r1], #4
 801078e:	f847 cf04 	str.w	ip, [r7, #4]!
 8010792:	e7c3      	b.n	801071c <rshift+0x28>
 8010794:	4623      	mov	r3, r4
 8010796:	e7e1      	b.n	801075c <rshift+0x68>

08010798 <__hexdig_fun>:
 8010798:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801079c:	2b09      	cmp	r3, #9
 801079e:	d802      	bhi.n	80107a6 <__hexdig_fun+0xe>
 80107a0:	3820      	subs	r0, #32
 80107a2:	b2c0      	uxtb	r0, r0
 80107a4:	4770      	bx	lr
 80107a6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80107aa:	2b05      	cmp	r3, #5
 80107ac:	d801      	bhi.n	80107b2 <__hexdig_fun+0x1a>
 80107ae:	3847      	subs	r0, #71	@ 0x47
 80107b0:	e7f7      	b.n	80107a2 <__hexdig_fun+0xa>
 80107b2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80107b6:	2b05      	cmp	r3, #5
 80107b8:	d801      	bhi.n	80107be <__hexdig_fun+0x26>
 80107ba:	3827      	subs	r0, #39	@ 0x27
 80107bc:	e7f1      	b.n	80107a2 <__hexdig_fun+0xa>
 80107be:	2000      	movs	r0, #0
 80107c0:	4770      	bx	lr
	...

080107c4 <__gethex>:
 80107c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107c8:	b085      	sub	sp, #20
 80107ca:	468a      	mov	sl, r1
 80107cc:	9302      	str	r3, [sp, #8]
 80107ce:	680b      	ldr	r3, [r1, #0]
 80107d0:	9001      	str	r0, [sp, #4]
 80107d2:	4690      	mov	r8, r2
 80107d4:	1c9c      	adds	r4, r3, #2
 80107d6:	46a1      	mov	r9, r4
 80107d8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80107dc:	2830      	cmp	r0, #48	@ 0x30
 80107de:	d0fa      	beq.n	80107d6 <__gethex+0x12>
 80107e0:	eba9 0303 	sub.w	r3, r9, r3
 80107e4:	f1a3 0b02 	sub.w	fp, r3, #2
 80107e8:	f7ff ffd6 	bl	8010798 <__hexdig_fun>
 80107ec:	4605      	mov	r5, r0
 80107ee:	2800      	cmp	r0, #0
 80107f0:	d168      	bne.n	80108c4 <__gethex+0x100>
 80107f2:	49a0      	ldr	r1, [pc, #640]	@ (8010a74 <__gethex+0x2b0>)
 80107f4:	2201      	movs	r2, #1
 80107f6:	4648      	mov	r0, r9
 80107f8:	f7ff f83e 	bl	800f878 <strncmp>
 80107fc:	4607      	mov	r7, r0
 80107fe:	2800      	cmp	r0, #0
 8010800:	d167      	bne.n	80108d2 <__gethex+0x10e>
 8010802:	f899 0001 	ldrb.w	r0, [r9, #1]
 8010806:	4626      	mov	r6, r4
 8010808:	f7ff ffc6 	bl	8010798 <__hexdig_fun>
 801080c:	2800      	cmp	r0, #0
 801080e:	d062      	beq.n	80108d6 <__gethex+0x112>
 8010810:	4623      	mov	r3, r4
 8010812:	7818      	ldrb	r0, [r3, #0]
 8010814:	2830      	cmp	r0, #48	@ 0x30
 8010816:	4699      	mov	r9, r3
 8010818:	f103 0301 	add.w	r3, r3, #1
 801081c:	d0f9      	beq.n	8010812 <__gethex+0x4e>
 801081e:	f7ff ffbb 	bl	8010798 <__hexdig_fun>
 8010822:	fab0 f580 	clz	r5, r0
 8010826:	096d      	lsrs	r5, r5, #5
 8010828:	f04f 0b01 	mov.w	fp, #1
 801082c:	464a      	mov	r2, r9
 801082e:	4616      	mov	r6, r2
 8010830:	3201      	adds	r2, #1
 8010832:	7830      	ldrb	r0, [r6, #0]
 8010834:	f7ff ffb0 	bl	8010798 <__hexdig_fun>
 8010838:	2800      	cmp	r0, #0
 801083a:	d1f8      	bne.n	801082e <__gethex+0x6a>
 801083c:	498d      	ldr	r1, [pc, #564]	@ (8010a74 <__gethex+0x2b0>)
 801083e:	2201      	movs	r2, #1
 8010840:	4630      	mov	r0, r6
 8010842:	f7ff f819 	bl	800f878 <strncmp>
 8010846:	2800      	cmp	r0, #0
 8010848:	d13f      	bne.n	80108ca <__gethex+0x106>
 801084a:	b944      	cbnz	r4, 801085e <__gethex+0x9a>
 801084c:	1c74      	adds	r4, r6, #1
 801084e:	4622      	mov	r2, r4
 8010850:	4616      	mov	r6, r2
 8010852:	3201      	adds	r2, #1
 8010854:	7830      	ldrb	r0, [r6, #0]
 8010856:	f7ff ff9f 	bl	8010798 <__hexdig_fun>
 801085a:	2800      	cmp	r0, #0
 801085c:	d1f8      	bne.n	8010850 <__gethex+0x8c>
 801085e:	1ba4      	subs	r4, r4, r6
 8010860:	00a7      	lsls	r7, r4, #2
 8010862:	7833      	ldrb	r3, [r6, #0]
 8010864:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8010868:	2b50      	cmp	r3, #80	@ 0x50
 801086a:	d13e      	bne.n	80108ea <__gethex+0x126>
 801086c:	7873      	ldrb	r3, [r6, #1]
 801086e:	2b2b      	cmp	r3, #43	@ 0x2b
 8010870:	d033      	beq.n	80108da <__gethex+0x116>
 8010872:	2b2d      	cmp	r3, #45	@ 0x2d
 8010874:	d034      	beq.n	80108e0 <__gethex+0x11c>
 8010876:	1c71      	adds	r1, r6, #1
 8010878:	2400      	movs	r4, #0
 801087a:	7808      	ldrb	r0, [r1, #0]
 801087c:	f7ff ff8c 	bl	8010798 <__hexdig_fun>
 8010880:	1e43      	subs	r3, r0, #1
 8010882:	b2db      	uxtb	r3, r3
 8010884:	2b18      	cmp	r3, #24
 8010886:	d830      	bhi.n	80108ea <__gethex+0x126>
 8010888:	f1a0 0210 	sub.w	r2, r0, #16
 801088c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010890:	f7ff ff82 	bl	8010798 <__hexdig_fun>
 8010894:	f100 3cff 	add.w	ip, r0, #4294967295
 8010898:	fa5f fc8c 	uxtb.w	ip, ip
 801089c:	f1bc 0f18 	cmp.w	ip, #24
 80108a0:	f04f 030a 	mov.w	r3, #10
 80108a4:	d91e      	bls.n	80108e4 <__gethex+0x120>
 80108a6:	b104      	cbz	r4, 80108aa <__gethex+0xe6>
 80108a8:	4252      	negs	r2, r2
 80108aa:	4417      	add	r7, r2
 80108ac:	f8ca 1000 	str.w	r1, [sl]
 80108b0:	b1ed      	cbz	r5, 80108ee <__gethex+0x12a>
 80108b2:	f1bb 0f00 	cmp.w	fp, #0
 80108b6:	bf0c      	ite	eq
 80108b8:	2506      	moveq	r5, #6
 80108ba:	2500      	movne	r5, #0
 80108bc:	4628      	mov	r0, r5
 80108be:	b005      	add	sp, #20
 80108c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108c4:	2500      	movs	r5, #0
 80108c6:	462c      	mov	r4, r5
 80108c8:	e7b0      	b.n	801082c <__gethex+0x68>
 80108ca:	2c00      	cmp	r4, #0
 80108cc:	d1c7      	bne.n	801085e <__gethex+0x9a>
 80108ce:	4627      	mov	r7, r4
 80108d0:	e7c7      	b.n	8010862 <__gethex+0x9e>
 80108d2:	464e      	mov	r6, r9
 80108d4:	462f      	mov	r7, r5
 80108d6:	2501      	movs	r5, #1
 80108d8:	e7c3      	b.n	8010862 <__gethex+0x9e>
 80108da:	2400      	movs	r4, #0
 80108dc:	1cb1      	adds	r1, r6, #2
 80108de:	e7cc      	b.n	801087a <__gethex+0xb6>
 80108e0:	2401      	movs	r4, #1
 80108e2:	e7fb      	b.n	80108dc <__gethex+0x118>
 80108e4:	fb03 0002 	mla	r0, r3, r2, r0
 80108e8:	e7ce      	b.n	8010888 <__gethex+0xc4>
 80108ea:	4631      	mov	r1, r6
 80108ec:	e7de      	b.n	80108ac <__gethex+0xe8>
 80108ee:	eba6 0309 	sub.w	r3, r6, r9
 80108f2:	3b01      	subs	r3, #1
 80108f4:	4629      	mov	r1, r5
 80108f6:	2b07      	cmp	r3, #7
 80108f8:	dc0a      	bgt.n	8010910 <__gethex+0x14c>
 80108fa:	9801      	ldr	r0, [sp, #4]
 80108fc:	f000 fafc 	bl	8010ef8 <_Balloc>
 8010900:	4604      	mov	r4, r0
 8010902:	b940      	cbnz	r0, 8010916 <__gethex+0x152>
 8010904:	4b5c      	ldr	r3, [pc, #368]	@ (8010a78 <__gethex+0x2b4>)
 8010906:	4602      	mov	r2, r0
 8010908:	21e4      	movs	r1, #228	@ 0xe4
 801090a:	485c      	ldr	r0, [pc, #368]	@ (8010a7c <__gethex+0x2b8>)
 801090c:	f001 fa5c 	bl	8011dc8 <__assert_func>
 8010910:	3101      	adds	r1, #1
 8010912:	105b      	asrs	r3, r3, #1
 8010914:	e7ef      	b.n	80108f6 <__gethex+0x132>
 8010916:	f100 0a14 	add.w	sl, r0, #20
 801091a:	2300      	movs	r3, #0
 801091c:	4655      	mov	r5, sl
 801091e:	469b      	mov	fp, r3
 8010920:	45b1      	cmp	r9, r6
 8010922:	d337      	bcc.n	8010994 <__gethex+0x1d0>
 8010924:	f845 bb04 	str.w	fp, [r5], #4
 8010928:	eba5 050a 	sub.w	r5, r5, sl
 801092c:	10ad      	asrs	r5, r5, #2
 801092e:	6125      	str	r5, [r4, #16]
 8010930:	4658      	mov	r0, fp
 8010932:	f000 fbd3 	bl	80110dc <__hi0bits>
 8010936:	016d      	lsls	r5, r5, #5
 8010938:	f8d8 6000 	ldr.w	r6, [r8]
 801093c:	1a2d      	subs	r5, r5, r0
 801093e:	42b5      	cmp	r5, r6
 8010940:	dd54      	ble.n	80109ec <__gethex+0x228>
 8010942:	1bad      	subs	r5, r5, r6
 8010944:	4629      	mov	r1, r5
 8010946:	4620      	mov	r0, r4
 8010948:	f000 ff67 	bl	801181a <__any_on>
 801094c:	4681      	mov	r9, r0
 801094e:	b178      	cbz	r0, 8010970 <__gethex+0x1ac>
 8010950:	1e6b      	subs	r3, r5, #1
 8010952:	1159      	asrs	r1, r3, #5
 8010954:	f003 021f 	and.w	r2, r3, #31
 8010958:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801095c:	f04f 0901 	mov.w	r9, #1
 8010960:	fa09 f202 	lsl.w	r2, r9, r2
 8010964:	420a      	tst	r2, r1
 8010966:	d003      	beq.n	8010970 <__gethex+0x1ac>
 8010968:	454b      	cmp	r3, r9
 801096a:	dc36      	bgt.n	80109da <__gethex+0x216>
 801096c:	f04f 0902 	mov.w	r9, #2
 8010970:	4629      	mov	r1, r5
 8010972:	4620      	mov	r0, r4
 8010974:	f7ff febe 	bl	80106f4 <rshift>
 8010978:	442f      	add	r7, r5
 801097a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801097e:	42bb      	cmp	r3, r7
 8010980:	da42      	bge.n	8010a08 <__gethex+0x244>
 8010982:	9801      	ldr	r0, [sp, #4]
 8010984:	4621      	mov	r1, r4
 8010986:	f000 faf7 	bl	8010f78 <_Bfree>
 801098a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801098c:	2300      	movs	r3, #0
 801098e:	6013      	str	r3, [r2, #0]
 8010990:	25a3      	movs	r5, #163	@ 0xa3
 8010992:	e793      	b.n	80108bc <__gethex+0xf8>
 8010994:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010998:	2a2e      	cmp	r2, #46	@ 0x2e
 801099a:	d012      	beq.n	80109c2 <__gethex+0x1fe>
 801099c:	2b20      	cmp	r3, #32
 801099e:	d104      	bne.n	80109aa <__gethex+0x1e6>
 80109a0:	f845 bb04 	str.w	fp, [r5], #4
 80109a4:	f04f 0b00 	mov.w	fp, #0
 80109a8:	465b      	mov	r3, fp
 80109aa:	7830      	ldrb	r0, [r6, #0]
 80109ac:	9303      	str	r3, [sp, #12]
 80109ae:	f7ff fef3 	bl	8010798 <__hexdig_fun>
 80109b2:	9b03      	ldr	r3, [sp, #12]
 80109b4:	f000 000f 	and.w	r0, r0, #15
 80109b8:	4098      	lsls	r0, r3
 80109ba:	ea4b 0b00 	orr.w	fp, fp, r0
 80109be:	3304      	adds	r3, #4
 80109c0:	e7ae      	b.n	8010920 <__gethex+0x15c>
 80109c2:	45b1      	cmp	r9, r6
 80109c4:	d8ea      	bhi.n	801099c <__gethex+0x1d8>
 80109c6:	492b      	ldr	r1, [pc, #172]	@ (8010a74 <__gethex+0x2b0>)
 80109c8:	9303      	str	r3, [sp, #12]
 80109ca:	2201      	movs	r2, #1
 80109cc:	4630      	mov	r0, r6
 80109ce:	f7fe ff53 	bl	800f878 <strncmp>
 80109d2:	9b03      	ldr	r3, [sp, #12]
 80109d4:	2800      	cmp	r0, #0
 80109d6:	d1e1      	bne.n	801099c <__gethex+0x1d8>
 80109d8:	e7a2      	b.n	8010920 <__gethex+0x15c>
 80109da:	1ea9      	subs	r1, r5, #2
 80109dc:	4620      	mov	r0, r4
 80109de:	f000 ff1c 	bl	801181a <__any_on>
 80109e2:	2800      	cmp	r0, #0
 80109e4:	d0c2      	beq.n	801096c <__gethex+0x1a8>
 80109e6:	f04f 0903 	mov.w	r9, #3
 80109ea:	e7c1      	b.n	8010970 <__gethex+0x1ac>
 80109ec:	da09      	bge.n	8010a02 <__gethex+0x23e>
 80109ee:	1b75      	subs	r5, r6, r5
 80109f0:	4621      	mov	r1, r4
 80109f2:	9801      	ldr	r0, [sp, #4]
 80109f4:	462a      	mov	r2, r5
 80109f6:	f000 fcd7 	bl	80113a8 <__lshift>
 80109fa:	1b7f      	subs	r7, r7, r5
 80109fc:	4604      	mov	r4, r0
 80109fe:	f100 0a14 	add.w	sl, r0, #20
 8010a02:	f04f 0900 	mov.w	r9, #0
 8010a06:	e7b8      	b.n	801097a <__gethex+0x1b6>
 8010a08:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010a0c:	42bd      	cmp	r5, r7
 8010a0e:	dd6f      	ble.n	8010af0 <__gethex+0x32c>
 8010a10:	1bed      	subs	r5, r5, r7
 8010a12:	42ae      	cmp	r6, r5
 8010a14:	dc34      	bgt.n	8010a80 <__gethex+0x2bc>
 8010a16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010a1a:	2b02      	cmp	r3, #2
 8010a1c:	d022      	beq.n	8010a64 <__gethex+0x2a0>
 8010a1e:	2b03      	cmp	r3, #3
 8010a20:	d024      	beq.n	8010a6c <__gethex+0x2a8>
 8010a22:	2b01      	cmp	r3, #1
 8010a24:	d115      	bne.n	8010a52 <__gethex+0x28e>
 8010a26:	42ae      	cmp	r6, r5
 8010a28:	d113      	bne.n	8010a52 <__gethex+0x28e>
 8010a2a:	2e01      	cmp	r6, #1
 8010a2c:	d10b      	bne.n	8010a46 <__gethex+0x282>
 8010a2e:	9a02      	ldr	r2, [sp, #8]
 8010a30:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010a34:	6013      	str	r3, [r2, #0]
 8010a36:	2301      	movs	r3, #1
 8010a38:	6123      	str	r3, [r4, #16]
 8010a3a:	f8ca 3000 	str.w	r3, [sl]
 8010a3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010a40:	2562      	movs	r5, #98	@ 0x62
 8010a42:	601c      	str	r4, [r3, #0]
 8010a44:	e73a      	b.n	80108bc <__gethex+0xf8>
 8010a46:	1e71      	subs	r1, r6, #1
 8010a48:	4620      	mov	r0, r4
 8010a4a:	f000 fee6 	bl	801181a <__any_on>
 8010a4e:	2800      	cmp	r0, #0
 8010a50:	d1ed      	bne.n	8010a2e <__gethex+0x26a>
 8010a52:	9801      	ldr	r0, [sp, #4]
 8010a54:	4621      	mov	r1, r4
 8010a56:	f000 fa8f 	bl	8010f78 <_Bfree>
 8010a5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010a5c:	2300      	movs	r3, #0
 8010a5e:	6013      	str	r3, [r2, #0]
 8010a60:	2550      	movs	r5, #80	@ 0x50
 8010a62:	e72b      	b.n	80108bc <__gethex+0xf8>
 8010a64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	d1f3      	bne.n	8010a52 <__gethex+0x28e>
 8010a6a:	e7e0      	b.n	8010a2e <__gethex+0x26a>
 8010a6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d1dd      	bne.n	8010a2e <__gethex+0x26a>
 8010a72:	e7ee      	b.n	8010a52 <__gethex+0x28e>
 8010a74:	080127cf 	.word	0x080127cf
 8010a78:	080128e5 	.word	0x080128e5
 8010a7c:	080128f6 	.word	0x080128f6
 8010a80:	1e6f      	subs	r7, r5, #1
 8010a82:	f1b9 0f00 	cmp.w	r9, #0
 8010a86:	d130      	bne.n	8010aea <__gethex+0x326>
 8010a88:	b127      	cbz	r7, 8010a94 <__gethex+0x2d0>
 8010a8a:	4639      	mov	r1, r7
 8010a8c:	4620      	mov	r0, r4
 8010a8e:	f000 fec4 	bl	801181a <__any_on>
 8010a92:	4681      	mov	r9, r0
 8010a94:	117a      	asrs	r2, r7, #5
 8010a96:	2301      	movs	r3, #1
 8010a98:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8010a9c:	f007 071f 	and.w	r7, r7, #31
 8010aa0:	40bb      	lsls	r3, r7
 8010aa2:	4213      	tst	r3, r2
 8010aa4:	4629      	mov	r1, r5
 8010aa6:	4620      	mov	r0, r4
 8010aa8:	bf18      	it	ne
 8010aaa:	f049 0902 	orrne.w	r9, r9, #2
 8010aae:	f7ff fe21 	bl	80106f4 <rshift>
 8010ab2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8010ab6:	1b76      	subs	r6, r6, r5
 8010ab8:	2502      	movs	r5, #2
 8010aba:	f1b9 0f00 	cmp.w	r9, #0
 8010abe:	d047      	beq.n	8010b50 <__gethex+0x38c>
 8010ac0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010ac4:	2b02      	cmp	r3, #2
 8010ac6:	d015      	beq.n	8010af4 <__gethex+0x330>
 8010ac8:	2b03      	cmp	r3, #3
 8010aca:	d017      	beq.n	8010afc <__gethex+0x338>
 8010acc:	2b01      	cmp	r3, #1
 8010ace:	d109      	bne.n	8010ae4 <__gethex+0x320>
 8010ad0:	f019 0f02 	tst.w	r9, #2
 8010ad4:	d006      	beq.n	8010ae4 <__gethex+0x320>
 8010ad6:	f8da 3000 	ldr.w	r3, [sl]
 8010ada:	ea49 0903 	orr.w	r9, r9, r3
 8010ade:	f019 0f01 	tst.w	r9, #1
 8010ae2:	d10e      	bne.n	8010b02 <__gethex+0x33e>
 8010ae4:	f045 0510 	orr.w	r5, r5, #16
 8010ae8:	e032      	b.n	8010b50 <__gethex+0x38c>
 8010aea:	f04f 0901 	mov.w	r9, #1
 8010aee:	e7d1      	b.n	8010a94 <__gethex+0x2d0>
 8010af0:	2501      	movs	r5, #1
 8010af2:	e7e2      	b.n	8010aba <__gethex+0x2f6>
 8010af4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010af6:	f1c3 0301 	rsb	r3, r3, #1
 8010afa:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010afc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010afe:	2b00      	cmp	r3, #0
 8010b00:	d0f0      	beq.n	8010ae4 <__gethex+0x320>
 8010b02:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010b06:	f104 0314 	add.w	r3, r4, #20
 8010b0a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010b0e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010b12:	f04f 0c00 	mov.w	ip, #0
 8010b16:	4618      	mov	r0, r3
 8010b18:	f853 2b04 	ldr.w	r2, [r3], #4
 8010b1c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010b20:	d01b      	beq.n	8010b5a <__gethex+0x396>
 8010b22:	3201      	adds	r2, #1
 8010b24:	6002      	str	r2, [r0, #0]
 8010b26:	2d02      	cmp	r5, #2
 8010b28:	f104 0314 	add.w	r3, r4, #20
 8010b2c:	d13c      	bne.n	8010ba8 <__gethex+0x3e4>
 8010b2e:	f8d8 2000 	ldr.w	r2, [r8]
 8010b32:	3a01      	subs	r2, #1
 8010b34:	42b2      	cmp	r2, r6
 8010b36:	d109      	bne.n	8010b4c <__gethex+0x388>
 8010b38:	1171      	asrs	r1, r6, #5
 8010b3a:	2201      	movs	r2, #1
 8010b3c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010b40:	f006 061f 	and.w	r6, r6, #31
 8010b44:	fa02 f606 	lsl.w	r6, r2, r6
 8010b48:	421e      	tst	r6, r3
 8010b4a:	d13a      	bne.n	8010bc2 <__gethex+0x3fe>
 8010b4c:	f045 0520 	orr.w	r5, r5, #32
 8010b50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010b52:	601c      	str	r4, [r3, #0]
 8010b54:	9b02      	ldr	r3, [sp, #8]
 8010b56:	601f      	str	r7, [r3, #0]
 8010b58:	e6b0      	b.n	80108bc <__gethex+0xf8>
 8010b5a:	4299      	cmp	r1, r3
 8010b5c:	f843 cc04 	str.w	ip, [r3, #-4]
 8010b60:	d8d9      	bhi.n	8010b16 <__gethex+0x352>
 8010b62:	68a3      	ldr	r3, [r4, #8]
 8010b64:	459b      	cmp	fp, r3
 8010b66:	db17      	blt.n	8010b98 <__gethex+0x3d4>
 8010b68:	6861      	ldr	r1, [r4, #4]
 8010b6a:	9801      	ldr	r0, [sp, #4]
 8010b6c:	3101      	adds	r1, #1
 8010b6e:	f000 f9c3 	bl	8010ef8 <_Balloc>
 8010b72:	4681      	mov	r9, r0
 8010b74:	b918      	cbnz	r0, 8010b7e <__gethex+0x3ba>
 8010b76:	4b1a      	ldr	r3, [pc, #104]	@ (8010be0 <__gethex+0x41c>)
 8010b78:	4602      	mov	r2, r0
 8010b7a:	2184      	movs	r1, #132	@ 0x84
 8010b7c:	e6c5      	b.n	801090a <__gethex+0x146>
 8010b7e:	6922      	ldr	r2, [r4, #16]
 8010b80:	3202      	adds	r2, #2
 8010b82:	f104 010c 	add.w	r1, r4, #12
 8010b86:	0092      	lsls	r2, r2, #2
 8010b88:	300c      	adds	r0, #12
 8010b8a:	f7fe fefe 	bl	800f98a <memcpy>
 8010b8e:	4621      	mov	r1, r4
 8010b90:	9801      	ldr	r0, [sp, #4]
 8010b92:	f000 f9f1 	bl	8010f78 <_Bfree>
 8010b96:	464c      	mov	r4, r9
 8010b98:	6923      	ldr	r3, [r4, #16]
 8010b9a:	1c5a      	adds	r2, r3, #1
 8010b9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010ba0:	6122      	str	r2, [r4, #16]
 8010ba2:	2201      	movs	r2, #1
 8010ba4:	615a      	str	r2, [r3, #20]
 8010ba6:	e7be      	b.n	8010b26 <__gethex+0x362>
 8010ba8:	6922      	ldr	r2, [r4, #16]
 8010baa:	455a      	cmp	r2, fp
 8010bac:	dd0b      	ble.n	8010bc6 <__gethex+0x402>
 8010bae:	2101      	movs	r1, #1
 8010bb0:	4620      	mov	r0, r4
 8010bb2:	f7ff fd9f 	bl	80106f4 <rshift>
 8010bb6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010bba:	3701      	adds	r7, #1
 8010bbc:	42bb      	cmp	r3, r7
 8010bbe:	f6ff aee0 	blt.w	8010982 <__gethex+0x1be>
 8010bc2:	2501      	movs	r5, #1
 8010bc4:	e7c2      	b.n	8010b4c <__gethex+0x388>
 8010bc6:	f016 061f 	ands.w	r6, r6, #31
 8010bca:	d0fa      	beq.n	8010bc2 <__gethex+0x3fe>
 8010bcc:	4453      	add	r3, sl
 8010bce:	f1c6 0620 	rsb	r6, r6, #32
 8010bd2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010bd6:	f000 fa81 	bl	80110dc <__hi0bits>
 8010bda:	42b0      	cmp	r0, r6
 8010bdc:	dbe7      	blt.n	8010bae <__gethex+0x3ea>
 8010bde:	e7f0      	b.n	8010bc2 <__gethex+0x3fe>
 8010be0:	080128e5 	.word	0x080128e5

08010be4 <L_shift>:
 8010be4:	f1c2 0208 	rsb	r2, r2, #8
 8010be8:	0092      	lsls	r2, r2, #2
 8010bea:	b570      	push	{r4, r5, r6, lr}
 8010bec:	f1c2 0620 	rsb	r6, r2, #32
 8010bf0:	6843      	ldr	r3, [r0, #4]
 8010bf2:	6804      	ldr	r4, [r0, #0]
 8010bf4:	fa03 f506 	lsl.w	r5, r3, r6
 8010bf8:	432c      	orrs	r4, r5
 8010bfa:	40d3      	lsrs	r3, r2
 8010bfc:	6004      	str	r4, [r0, #0]
 8010bfe:	f840 3f04 	str.w	r3, [r0, #4]!
 8010c02:	4288      	cmp	r0, r1
 8010c04:	d3f4      	bcc.n	8010bf0 <L_shift+0xc>
 8010c06:	bd70      	pop	{r4, r5, r6, pc}

08010c08 <__match>:
 8010c08:	b530      	push	{r4, r5, lr}
 8010c0a:	6803      	ldr	r3, [r0, #0]
 8010c0c:	3301      	adds	r3, #1
 8010c0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010c12:	b914      	cbnz	r4, 8010c1a <__match+0x12>
 8010c14:	6003      	str	r3, [r0, #0]
 8010c16:	2001      	movs	r0, #1
 8010c18:	bd30      	pop	{r4, r5, pc}
 8010c1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010c1e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8010c22:	2d19      	cmp	r5, #25
 8010c24:	bf98      	it	ls
 8010c26:	3220      	addls	r2, #32
 8010c28:	42a2      	cmp	r2, r4
 8010c2a:	d0f0      	beq.n	8010c0e <__match+0x6>
 8010c2c:	2000      	movs	r0, #0
 8010c2e:	e7f3      	b.n	8010c18 <__match+0x10>

08010c30 <__hexnan>:
 8010c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c34:	680b      	ldr	r3, [r1, #0]
 8010c36:	6801      	ldr	r1, [r0, #0]
 8010c38:	115e      	asrs	r6, r3, #5
 8010c3a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010c3e:	f013 031f 	ands.w	r3, r3, #31
 8010c42:	b087      	sub	sp, #28
 8010c44:	bf18      	it	ne
 8010c46:	3604      	addne	r6, #4
 8010c48:	2500      	movs	r5, #0
 8010c4a:	1f37      	subs	r7, r6, #4
 8010c4c:	4682      	mov	sl, r0
 8010c4e:	4690      	mov	r8, r2
 8010c50:	9301      	str	r3, [sp, #4]
 8010c52:	f846 5c04 	str.w	r5, [r6, #-4]
 8010c56:	46b9      	mov	r9, r7
 8010c58:	463c      	mov	r4, r7
 8010c5a:	9502      	str	r5, [sp, #8]
 8010c5c:	46ab      	mov	fp, r5
 8010c5e:	784a      	ldrb	r2, [r1, #1]
 8010c60:	1c4b      	adds	r3, r1, #1
 8010c62:	9303      	str	r3, [sp, #12]
 8010c64:	b342      	cbz	r2, 8010cb8 <__hexnan+0x88>
 8010c66:	4610      	mov	r0, r2
 8010c68:	9105      	str	r1, [sp, #20]
 8010c6a:	9204      	str	r2, [sp, #16]
 8010c6c:	f7ff fd94 	bl	8010798 <__hexdig_fun>
 8010c70:	2800      	cmp	r0, #0
 8010c72:	d151      	bne.n	8010d18 <__hexnan+0xe8>
 8010c74:	9a04      	ldr	r2, [sp, #16]
 8010c76:	9905      	ldr	r1, [sp, #20]
 8010c78:	2a20      	cmp	r2, #32
 8010c7a:	d818      	bhi.n	8010cae <__hexnan+0x7e>
 8010c7c:	9b02      	ldr	r3, [sp, #8]
 8010c7e:	459b      	cmp	fp, r3
 8010c80:	dd13      	ble.n	8010caa <__hexnan+0x7a>
 8010c82:	454c      	cmp	r4, r9
 8010c84:	d206      	bcs.n	8010c94 <__hexnan+0x64>
 8010c86:	2d07      	cmp	r5, #7
 8010c88:	dc04      	bgt.n	8010c94 <__hexnan+0x64>
 8010c8a:	462a      	mov	r2, r5
 8010c8c:	4649      	mov	r1, r9
 8010c8e:	4620      	mov	r0, r4
 8010c90:	f7ff ffa8 	bl	8010be4 <L_shift>
 8010c94:	4544      	cmp	r4, r8
 8010c96:	d952      	bls.n	8010d3e <__hexnan+0x10e>
 8010c98:	2300      	movs	r3, #0
 8010c9a:	f1a4 0904 	sub.w	r9, r4, #4
 8010c9e:	f844 3c04 	str.w	r3, [r4, #-4]
 8010ca2:	f8cd b008 	str.w	fp, [sp, #8]
 8010ca6:	464c      	mov	r4, r9
 8010ca8:	461d      	mov	r5, r3
 8010caa:	9903      	ldr	r1, [sp, #12]
 8010cac:	e7d7      	b.n	8010c5e <__hexnan+0x2e>
 8010cae:	2a29      	cmp	r2, #41	@ 0x29
 8010cb0:	d157      	bne.n	8010d62 <__hexnan+0x132>
 8010cb2:	3102      	adds	r1, #2
 8010cb4:	f8ca 1000 	str.w	r1, [sl]
 8010cb8:	f1bb 0f00 	cmp.w	fp, #0
 8010cbc:	d051      	beq.n	8010d62 <__hexnan+0x132>
 8010cbe:	454c      	cmp	r4, r9
 8010cc0:	d206      	bcs.n	8010cd0 <__hexnan+0xa0>
 8010cc2:	2d07      	cmp	r5, #7
 8010cc4:	dc04      	bgt.n	8010cd0 <__hexnan+0xa0>
 8010cc6:	462a      	mov	r2, r5
 8010cc8:	4649      	mov	r1, r9
 8010cca:	4620      	mov	r0, r4
 8010ccc:	f7ff ff8a 	bl	8010be4 <L_shift>
 8010cd0:	4544      	cmp	r4, r8
 8010cd2:	d936      	bls.n	8010d42 <__hexnan+0x112>
 8010cd4:	f1a8 0204 	sub.w	r2, r8, #4
 8010cd8:	4623      	mov	r3, r4
 8010cda:	f853 1b04 	ldr.w	r1, [r3], #4
 8010cde:	f842 1f04 	str.w	r1, [r2, #4]!
 8010ce2:	429f      	cmp	r7, r3
 8010ce4:	d2f9      	bcs.n	8010cda <__hexnan+0xaa>
 8010ce6:	1b3b      	subs	r3, r7, r4
 8010ce8:	f023 0303 	bic.w	r3, r3, #3
 8010cec:	3304      	adds	r3, #4
 8010cee:	3401      	adds	r4, #1
 8010cf0:	3e03      	subs	r6, #3
 8010cf2:	42b4      	cmp	r4, r6
 8010cf4:	bf88      	it	hi
 8010cf6:	2304      	movhi	r3, #4
 8010cf8:	4443      	add	r3, r8
 8010cfa:	2200      	movs	r2, #0
 8010cfc:	f843 2b04 	str.w	r2, [r3], #4
 8010d00:	429f      	cmp	r7, r3
 8010d02:	d2fb      	bcs.n	8010cfc <__hexnan+0xcc>
 8010d04:	683b      	ldr	r3, [r7, #0]
 8010d06:	b91b      	cbnz	r3, 8010d10 <__hexnan+0xe0>
 8010d08:	4547      	cmp	r7, r8
 8010d0a:	d128      	bne.n	8010d5e <__hexnan+0x12e>
 8010d0c:	2301      	movs	r3, #1
 8010d0e:	603b      	str	r3, [r7, #0]
 8010d10:	2005      	movs	r0, #5
 8010d12:	b007      	add	sp, #28
 8010d14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d18:	3501      	adds	r5, #1
 8010d1a:	2d08      	cmp	r5, #8
 8010d1c:	f10b 0b01 	add.w	fp, fp, #1
 8010d20:	dd06      	ble.n	8010d30 <__hexnan+0x100>
 8010d22:	4544      	cmp	r4, r8
 8010d24:	d9c1      	bls.n	8010caa <__hexnan+0x7a>
 8010d26:	2300      	movs	r3, #0
 8010d28:	f844 3c04 	str.w	r3, [r4, #-4]
 8010d2c:	2501      	movs	r5, #1
 8010d2e:	3c04      	subs	r4, #4
 8010d30:	6822      	ldr	r2, [r4, #0]
 8010d32:	f000 000f 	and.w	r0, r0, #15
 8010d36:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8010d3a:	6020      	str	r0, [r4, #0]
 8010d3c:	e7b5      	b.n	8010caa <__hexnan+0x7a>
 8010d3e:	2508      	movs	r5, #8
 8010d40:	e7b3      	b.n	8010caa <__hexnan+0x7a>
 8010d42:	9b01      	ldr	r3, [sp, #4]
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	d0dd      	beq.n	8010d04 <__hexnan+0xd4>
 8010d48:	f1c3 0320 	rsb	r3, r3, #32
 8010d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8010d50:	40da      	lsrs	r2, r3
 8010d52:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010d56:	4013      	ands	r3, r2
 8010d58:	f846 3c04 	str.w	r3, [r6, #-4]
 8010d5c:	e7d2      	b.n	8010d04 <__hexnan+0xd4>
 8010d5e:	3f04      	subs	r7, #4
 8010d60:	e7d0      	b.n	8010d04 <__hexnan+0xd4>
 8010d62:	2004      	movs	r0, #4
 8010d64:	e7d5      	b.n	8010d12 <__hexnan+0xe2>
	...

08010d68 <malloc>:
 8010d68:	4b02      	ldr	r3, [pc, #8]	@ (8010d74 <malloc+0xc>)
 8010d6a:	4601      	mov	r1, r0
 8010d6c:	6818      	ldr	r0, [r3, #0]
 8010d6e:	f000 b825 	b.w	8010dbc <_malloc_r>
 8010d72:	bf00      	nop
 8010d74:	20000208 	.word	0x20000208

08010d78 <sbrk_aligned>:
 8010d78:	b570      	push	{r4, r5, r6, lr}
 8010d7a:	4e0f      	ldr	r6, [pc, #60]	@ (8010db8 <sbrk_aligned+0x40>)
 8010d7c:	460c      	mov	r4, r1
 8010d7e:	6831      	ldr	r1, [r6, #0]
 8010d80:	4605      	mov	r5, r0
 8010d82:	b911      	cbnz	r1, 8010d8a <sbrk_aligned+0x12>
 8010d84:	f001 f810 	bl	8011da8 <_sbrk_r>
 8010d88:	6030      	str	r0, [r6, #0]
 8010d8a:	4621      	mov	r1, r4
 8010d8c:	4628      	mov	r0, r5
 8010d8e:	f001 f80b 	bl	8011da8 <_sbrk_r>
 8010d92:	1c43      	adds	r3, r0, #1
 8010d94:	d103      	bne.n	8010d9e <sbrk_aligned+0x26>
 8010d96:	f04f 34ff 	mov.w	r4, #4294967295
 8010d9a:	4620      	mov	r0, r4
 8010d9c:	bd70      	pop	{r4, r5, r6, pc}
 8010d9e:	1cc4      	adds	r4, r0, #3
 8010da0:	f024 0403 	bic.w	r4, r4, #3
 8010da4:	42a0      	cmp	r0, r4
 8010da6:	d0f8      	beq.n	8010d9a <sbrk_aligned+0x22>
 8010da8:	1a21      	subs	r1, r4, r0
 8010daa:	4628      	mov	r0, r5
 8010dac:	f000 fffc 	bl	8011da8 <_sbrk_r>
 8010db0:	3001      	adds	r0, #1
 8010db2:	d1f2      	bne.n	8010d9a <sbrk_aligned+0x22>
 8010db4:	e7ef      	b.n	8010d96 <sbrk_aligned+0x1e>
 8010db6:	bf00      	nop
 8010db8:	20000a7c 	.word	0x20000a7c

08010dbc <_malloc_r>:
 8010dbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010dc0:	1ccd      	adds	r5, r1, #3
 8010dc2:	f025 0503 	bic.w	r5, r5, #3
 8010dc6:	3508      	adds	r5, #8
 8010dc8:	2d0c      	cmp	r5, #12
 8010dca:	bf38      	it	cc
 8010dcc:	250c      	movcc	r5, #12
 8010dce:	2d00      	cmp	r5, #0
 8010dd0:	4606      	mov	r6, r0
 8010dd2:	db01      	blt.n	8010dd8 <_malloc_r+0x1c>
 8010dd4:	42a9      	cmp	r1, r5
 8010dd6:	d904      	bls.n	8010de2 <_malloc_r+0x26>
 8010dd8:	230c      	movs	r3, #12
 8010dda:	6033      	str	r3, [r6, #0]
 8010ddc:	2000      	movs	r0, #0
 8010dde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010de2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010eb8 <_malloc_r+0xfc>
 8010de6:	f000 f87b 	bl	8010ee0 <__malloc_lock>
 8010dea:	f8d8 3000 	ldr.w	r3, [r8]
 8010dee:	461c      	mov	r4, r3
 8010df0:	bb44      	cbnz	r4, 8010e44 <_malloc_r+0x88>
 8010df2:	4629      	mov	r1, r5
 8010df4:	4630      	mov	r0, r6
 8010df6:	f7ff ffbf 	bl	8010d78 <sbrk_aligned>
 8010dfa:	1c43      	adds	r3, r0, #1
 8010dfc:	4604      	mov	r4, r0
 8010dfe:	d158      	bne.n	8010eb2 <_malloc_r+0xf6>
 8010e00:	f8d8 4000 	ldr.w	r4, [r8]
 8010e04:	4627      	mov	r7, r4
 8010e06:	2f00      	cmp	r7, #0
 8010e08:	d143      	bne.n	8010e92 <_malloc_r+0xd6>
 8010e0a:	2c00      	cmp	r4, #0
 8010e0c:	d04b      	beq.n	8010ea6 <_malloc_r+0xea>
 8010e0e:	6823      	ldr	r3, [r4, #0]
 8010e10:	4639      	mov	r1, r7
 8010e12:	4630      	mov	r0, r6
 8010e14:	eb04 0903 	add.w	r9, r4, r3
 8010e18:	f000 ffc6 	bl	8011da8 <_sbrk_r>
 8010e1c:	4581      	cmp	r9, r0
 8010e1e:	d142      	bne.n	8010ea6 <_malloc_r+0xea>
 8010e20:	6821      	ldr	r1, [r4, #0]
 8010e22:	1a6d      	subs	r5, r5, r1
 8010e24:	4629      	mov	r1, r5
 8010e26:	4630      	mov	r0, r6
 8010e28:	f7ff ffa6 	bl	8010d78 <sbrk_aligned>
 8010e2c:	3001      	adds	r0, #1
 8010e2e:	d03a      	beq.n	8010ea6 <_malloc_r+0xea>
 8010e30:	6823      	ldr	r3, [r4, #0]
 8010e32:	442b      	add	r3, r5
 8010e34:	6023      	str	r3, [r4, #0]
 8010e36:	f8d8 3000 	ldr.w	r3, [r8]
 8010e3a:	685a      	ldr	r2, [r3, #4]
 8010e3c:	bb62      	cbnz	r2, 8010e98 <_malloc_r+0xdc>
 8010e3e:	f8c8 7000 	str.w	r7, [r8]
 8010e42:	e00f      	b.n	8010e64 <_malloc_r+0xa8>
 8010e44:	6822      	ldr	r2, [r4, #0]
 8010e46:	1b52      	subs	r2, r2, r5
 8010e48:	d420      	bmi.n	8010e8c <_malloc_r+0xd0>
 8010e4a:	2a0b      	cmp	r2, #11
 8010e4c:	d917      	bls.n	8010e7e <_malloc_r+0xc2>
 8010e4e:	1961      	adds	r1, r4, r5
 8010e50:	42a3      	cmp	r3, r4
 8010e52:	6025      	str	r5, [r4, #0]
 8010e54:	bf18      	it	ne
 8010e56:	6059      	strne	r1, [r3, #4]
 8010e58:	6863      	ldr	r3, [r4, #4]
 8010e5a:	bf08      	it	eq
 8010e5c:	f8c8 1000 	streq.w	r1, [r8]
 8010e60:	5162      	str	r2, [r4, r5]
 8010e62:	604b      	str	r3, [r1, #4]
 8010e64:	4630      	mov	r0, r6
 8010e66:	f000 f841 	bl	8010eec <__malloc_unlock>
 8010e6a:	f104 000b 	add.w	r0, r4, #11
 8010e6e:	1d23      	adds	r3, r4, #4
 8010e70:	f020 0007 	bic.w	r0, r0, #7
 8010e74:	1ac2      	subs	r2, r0, r3
 8010e76:	bf1c      	itt	ne
 8010e78:	1a1b      	subne	r3, r3, r0
 8010e7a:	50a3      	strne	r3, [r4, r2]
 8010e7c:	e7af      	b.n	8010dde <_malloc_r+0x22>
 8010e7e:	6862      	ldr	r2, [r4, #4]
 8010e80:	42a3      	cmp	r3, r4
 8010e82:	bf0c      	ite	eq
 8010e84:	f8c8 2000 	streq.w	r2, [r8]
 8010e88:	605a      	strne	r2, [r3, #4]
 8010e8a:	e7eb      	b.n	8010e64 <_malloc_r+0xa8>
 8010e8c:	4623      	mov	r3, r4
 8010e8e:	6864      	ldr	r4, [r4, #4]
 8010e90:	e7ae      	b.n	8010df0 <_malloc_r+0x34>
 8010e92:	463c      	mov	r4, r7
 8010e94:	687f      	ldr	r7, [r7, #4]
 8010e96:	e7b6      	b.n	8010e06 <_malloc_r+0x4a>
 8010e98:	461a      	mov	r2, r3
 8010e9a:	685b      	ldr	r3, [r3, #4]
 8010e9c:	42a3      	cmp	r3, r4
 8010e9e:	d1fb      	bne.n	8010e98 <_malloc_r+0xdc>
 8010ea0:	2300      	movs	r3, #0
 8010ea2:	6053      	str	r3, [r2, #4]
 8010ea4:	e7de      	b.n	8010e64 <_malloc_r+0xa8>
 8010ea6:	230c      	movs	r3, #12
 8010ea8:	6033      	str	r3, [r6, #0]
 8010eaa:	4630      	mov	r0, r6
 8010eac:	f000 f81e 	bl	8010eec <__malloc_unlock>
 8010eb0:	e794      	b.n	8010ddc <_malloc_r+0x20>
 8010eb2:	6005      	str	r5, [r0, #0]
 8010eb4:	e7d6      	b.n	8010e64 <_malloc_r+0xa8>
 8010eb6:	bf00      	nop
 8010eb8:	20000a80 	.word	0x20000a80

08010ebc <__ascii_mbtowc>:
 8010ebc:	b082      	sub	sp, #8
 8010ebe:	b901      	cbnz	r1, 8010ec2 <__ascii_mbtowc+0x6>
 8010ec0:	a901      	add	r1, sp, #4
 8010ec2:	b142      	cbz	r2, 8010ed6 <__ascii_mbtowc+0x1a>
 8010ec4:	b14b      	cbz	r3, 8010eda <__ascii_mbtowc+0x1e>
 8010ec6:	7813      	ldrb	r3, [r2, #0]
 8010ec8:	600b      	str	r3, [r1, #0]
 8010eca:	7812      	ldrb	r2, [r2, #0]
 8010ecc:	1e10      	subs	r0, r2, #0
 8010ece:	bf18      	it	ne
 8010ed0:	2001      	movne	r0, #1
 8010ed2:	b002      	add	sp, #8
 8010ed4:	4770      	bx	lr
 8010ed6:	4610      	mov	r0, r2
 8010ed8:	e7fb      	b.n	8010ed2 <__ascii_mbtowc+0x16>
 8010eda:	f06f 0001 	mvn.w	r0, #1
 8010ede:	e7f8      	b.n	8010ed2 <__ascii_mbtowc+0x16>

08010ee0 <__malloc_lock>:
 8010ee0:	4801      	ldr	r0, [pc, #4]	@ (8010ee8 <__malloc_lock+0x8>)
 8010ee2:	f7fe bd50 	b.w	800f986 <__retarget_lock_acquire_recursive>
 8010ee6:	bf00      	nop
 8010ee8:	20000a78 	.word	0x20000a78

08010eec <__malloc_unlock>:
 8010eec:	4801      	ldr	r0, [pc, #4]	@ (8010ef4 <__malloc_unlock+0x8>)
 8010eee:	f7fe bd4b 	b.w	800f988 <__retarget_lock_release_recursive>
 8010ef2:	bf00      	nop
 8010ef4:	20000a78 	.word	0x20000a78

08010ef8 <_Balloc>:
 8010ef8:	b570      	push	{r4, r5, r6, lr}
 8010efa:	69c6      	ldr	r6, [r0, #28]
 8010efc:	4604      	mov	r4, r0
 8010efe:	460d      	mov	r5, r1
 8010f00:	b976      	cbnz	r6, 8010f20 <_Balloc+0x28>
 8010f02:	2010      	movs	r0, #16
 8010f04:	f7ff ff30 	bl	8010d68 <malloc>
 8010f08:	4602      	mov	r2, r0
 8010f0a:	61e0      	str	r0, [r4, #28]
 8010f0c:	b920      	cbnz	r0, 8010f18 <_Balloc+0x20>
 8010f0e:	4b18      	ldr	r3, [pc, #96]	@ (8010f70 <_Balloc+0x78>)
 8010f10:	4818      	ldr	r0, [pc, #96]	@ (8010f74 <_Balloc+0x7c>)
 8010f12:	216b      	movs	r1, #107	@ 0x6b
 8010f14:	f000 ff58 	bl	8011dc8 <__assert_func>
 8010f18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010f1c:	6006      	str	r6, [r0, #0]
 8010f1e:	60c6      	str	r6, [r0, #12]
 8010f20:	69e6      	ldr	r6, [r4, #28]
 8010f22:	68f3      	ldr	r3, [r6, #12]
 8010f24:	b183      	cbz	r3, 8010f48 <_Balloc+0x50>
 8010f26:	69e3      	ldr	r3, [r4, #28]
 8010f28:	68db      	ldr	r3, [r3, #12]
 8010f2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010f2e:	b9b8      	cbnz	r0, 8010f60 <_Balloc+0x68>
 8010f30:	2101      	movs	r1, #1
 8010f32:	fa01 f605 	lsl.w	r6, r1, r5
 8010f36:	1d72      	adds	r2, r6, #5
 8010f38:	0092      	lsls	r2, r2, #2
 8010f3a:	4620      	mov	r0, r4
 8010f3c:	f000 ff62 	bl	8011e04 <_calloc_r>
 8010f40:	b160      	cbz	r0, 8010f5c <_Balloc+0x64>
 8010f42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010f46:	e00e      	b.n	8010f66 <_Balloc+0x6e>
 8010f48:	2221      	movs	r2, #33	@ 0x21
 8010f4a:	2104      	movs	r1, #4
 8010f4c:	4620      	mov	r0, r4
 8010f4e:	f000 ff59 	bl	8011e04 <_calloc_r>
 8010f52:	69e3      	ldr	r3, [r4, #28]
 8010f54:	60f0      	str	r0, [r6, #12]
 8010f56:	68db      	ldr	r3, [r3, #12]
 8010f58:	2b00      	cmp	r3, #0
 8010f5a:	d1e4      	bne.n	8010f26 <_Balloc+0x2e>
 8010f5c:	2000      	movs	r0, #0
 8010f5e:	bd70      	pop	{r4, r5, r6, pc}
 8010f60:	6802      	ldr	r2, [r0, #0]
 8010f62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010f66:	2300      	movs	r3, #0
 8010f68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010f6c:	e7f7      	b.n	8010f5e <_Balloc+0x66>
 8010f6e:	bf00      	nop
 8010f70:	08012876 	.word	0x08012876
 8010f74:	08012956 	.word	0x08012956

08010f78 <_Bfree>:
 8010f78:	b570      	push	{r4, r5, r6, lr}
 8010f7a:	69c6      	ldr	r6, [r0, #28]
 8010f7c:	4605      	mov	r5, r0
 8010f7e:	460c      	mov	r4, r1
 8010f80:	b976      	cbnz	r6, 8010fa0 <_Bfree+0x28>
 8010f82:	2010      	movs	r0, #16
 8010f84:	f7ff fef0 	bl	8010d68 <malloc>
 8010f88:	4602      	mov	r2, r0
 8010f8a:	61e8      	str	r0, [r5, #28]
 8010f8c:	b920      	cbnz	r0, 8010f98 <_Bfree+0x20>
 8010f8e:	4b09      	ldr	r3, [pc, #36]	@ (8010fb4 <_Bfree+0x3c>)
 8010f90:	4809      	ldr	r0, [pc, #36]	@ (8010fb8 <_Bfree+0x40>)
 8010f92:	218f      	movs	r1, #143	@ 0x8f
 8010f94:	f000 ff18 	bl	8011dc8 <__assert_func>
 8010f98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010f9c:	6006      	str	r6, [r0, #0]
 8010f9e:	60c6      	str	r6, [r0, #12]
 8010fa0:	b13c      	cbz	r4, 8010fb2 <_Bfree+0x3a>
 8010fa2:	69eb      	ldr	r3, [r5, #28]
 8010fa4:	6862      	ldr	r2, [r4, #4]
 8010fa6:	68db      	ldr	r3, [r3, #12]
 8010fa8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010fac:	6021      	str	r1, [r4, #0]
 8010fae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010fb2:	bd70      	pop	{r4, r5, r6, pc}
 8010fb4:	08012876 	.word	0x08012876
 8010fb8:	08012956 	.word	0x08012956

08010fbc <__multadd>:
 8010fbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010fc0:	690d      	ldr	r5, [r1, #16]
 8010fc2:	4607      	mov	r7, r0
 8010fc4:	460c      	mov	r4, r1
 8010fc6:	461e      	mov	r6, r3
 8010fc8:	f101 0c14 	add.w	ip, r1, #20
 8010fcc:	2000      	movs	r0, #0
 8010fce:	f8dc 3000 	ldr.w	r3, [ip]
 8010fd2:	b299      	uxth	r1, r3
 8010fd4:	fb02 6101 	mla	r1, r2, r1, r6
 8010fd8:	0c1e      	lsrs	r6, r3, #16
 8010fda:	0c0b      	lsrs	r3, r1, #16
 8010fdc:	fb02 3306 	mla	r3, r2, r6, r3
 8010fe0:	b289      	uxth	r1, r1
 8010fe2:	3001      	adds	r0, #1
 8010fe4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010fe8:	4285      	cmp	r5, r0
 8010fea:	f84c 1b04 	str.w	r1, [ip], #4
 8010fee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010ff2:	dcec      	bgt.n	8010fce <__multadd+0x12>
 8010ff4:	b30e      	cbz	r6, 801103a <__multadd+0x7e>
 8010ff6:	68a3      	ldr	r3, [r4, #8]
 8010ff8:	42ab      	cmp	r3, r5
 8010ffa:	dc19      	bgt.n	8011030 <__multadd+0x74>
 8010ffc:	6861      	ldr	r1, [r4, #4]
 8010ffe:	4638      	mov	r0, r7
 8011000:	3101      	adds	r1, #1
 8011002:	f7ff ff79 	bl	8010ef8 <_Balloc>
 8011006:	4680      	mov	r8, r0
 8011008:	b928      	cbnz	r0, 8011016 <__multadd+0x5a>
 801100a:	4602      	mov	r2, r0
 801100c:	4b0c      	ldr	r3, [pc, #48]	@ (8011040 <__multadd+0x84>)
 801100e:	480d      	ldr	r0, [pc, #52]	@ (8011044 <__multadd+0x88>)
 8011010:	21ba      	movs	r1, #186	@ 0xba
 8011012:	f000 fed9 	bl	8011dc8 <__assert_func>
 8011016:	6922      	ldr	r2, [r4, #16]
 8011018:	3202      	adds	r2, #2
 801101a:	f104 010c 	add.w	r1, r4, #12
 801101e:	0092      	lsls	r2, r2, #2
 8011020:	300c      	adds	r0, #12
 8011022:	f7fe fcb2 	bl	800f98a <memcpy>
 8011026:	4621      	mov	r1, r4
 8011028:	4638      	mov	r0, r7
 801102a:	f7ff ffa5 	bl	8010f78 <_Bfree>
 801102e:	4644      	mov	r4, r8
 8011030:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011034:	3501      	adds	r5, #1
 8011036:	615e      	str	r6, [r3, #20]
 8011038:	6125      	str	r5, [r4, #16]
 801103a:	4620      	mov	r0, r4
 801103c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011040:	080128e5 	.word	0x080128e5
 8011044:	08012956 	.word	0x08012956

08011048 <__s2b>:
 8011048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801104c:	460c      	mov	r4, r1
 801104e:	4615      	mov	r5, r2
 8011050:	461f      	mov	r7, r3
 8011052:	2209      	movs	r2, #9
 8011054:	3308      	adds	r3, #8
 8011056:	4606      	mov	r6, r0
 8011058:	fb93 f3f2 	sdiv	r3, r3, r2
 801105c:	2100      	movs	r1, #0
 801105e:	2201      	movs	r2, #1
 8011060:	429a      	cmp	r2, r3
 8011062:	db09      	blt.n	8011078 <__s2b+0x30>
 8011064:	4630      	mov	r0, r6
 8011066:	f7ff ff47 	bl	8010ef8 <_Balloc>
 801106a:	b940      	cbnz	r0, 801107e <__s2b+0x36>
 801106c:	4602      	mov	r2, r0
 801106e:	4b19      	ldr	r3, [pc, #100]	@ (80110d4 <__s2b+0x8c>)
 8011070:	4819      	ldr	r0, [pc, #100]	@ (80110d8 <__s2b+0x90>)
 8011072:	21d3      	movs	r1, #211	@ 0xd3
 8011074:	f000 fea8 	bl	8011dc8 <__assert_func>
 8011078:	0052      	lsls	r2, r2, #1
 801107a:	3101      	adds	r1, #1
 801107c:	e7f0      	b.n	8011060 <__s2b+0x18>
 801107e:	9b08      	ldr	r3, [sp, #32]
 8011080:	6143      	str	r3, [r0, #20]
 8011082:	2d09      	cmp	r5, #9
 8011084:	f04f 0301 	mov.w	r3, #1
 8011088:	6103      	str	r3, [r0, #16]
 801108a:	dd16      	ble.n	80110ba <__s2b+0x72>
 801108c:	f104 0909 	add.w	r9, r4, #9
 8011090:	46c8      	mov	r8, r9
 8011092:	442c      	add	r4, r5
 8011094:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011098:	4601      	mov	r1, r0
 801109a:	3b30      	subs	r3, #48	@ 0x30
 801109c:	220a      	movs	r2, #10
 801109e:	4630      	mov	r0, r6
 80110a0:	f7ff ff8c 	bl	8010fbc <__multadd>
 80110a4:	45a0      	cmp	r8, r4
 80110a6:	d1f5      	bne.n	8011094 <__s2b+0x4c>
 80110a8:	f1a5 0408 	sub.w	r4, r5, #8
 80110ac:	444c      	add	r4, r9
 80110ae:	1b2d      	subs	r5, r5, r4
 80110b0:	1963      	adds	r3, r4, r5
 80110b2:	42bb      	cmp	r3, r7
 80110b4:	db04      	blt.n	80110c0 <__s2b+0x78>
 80110b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80110ba:	340a      	adds	r4, #10
 80110bc:	2509      	movs	r5, #9
 80110be:	e7f6      	b.n	80110ae <__s2b+0x66>
 80110c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80110c4:	4601      	mov	r1, r0
 80110c6:	3b30      	subs	r3, #48	@ 0x30
 80110c8:	220a      	movs	r2, #10
 80110ca:	4630      	mov	r0, r6
 80110cc:	f7ff ff76 	bl	8010fbc <__multadd>
 80110d0:	e7ee      	b.n	80110b0 <__s2b+0x68>
 80110d2:	bf00      	nop
 80110d4:	080128e5 	.word	0x080128e5
 80110d8:	08012956 	.word	0x08012956

080110dc <__hi0bits>:
 80110dc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80110e0:	4603      	mov	r3, r0
 80110e2:	bf36      	itet	cc
 80110e4:	0403      	lslcc	r3, r0, #16
 80110e6:	2000      	movcs	r0, #0
 80110e8:	2010      	movcc	r0, #16
 80110ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80110ee:	bf3c      	itt	cc
 80110f0:	021b      	lslcc	r3, r3, #8
 80110f2:	3008      	addcc	r0, #8
 80110f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80110f8:	bf3c      	itt	cc
 80110fa:	011b      	lslcc	r3, r3, #4
 80110fc:	3004      	addcc	r0, #4
 80110fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011102:	bf3c      	itt	cc
 8011104:	009b      	lslcc	r3, r3, #2
 8011106:	3002      	addcc	r0, #2
 8011108:	2b00      	cmp	r3, #0
 801110a:	db05      	blt.n	8011118 <__hi0bits+0x3c>
 801110c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011110:	f100 0001 	add.w	r0, r0, #1
 8011114:	bf08      	it	eq
 8011116:	2020      	moveq	r0, #32
 8011118:	4770      	bx	lr

0801111a <__lo0bits>:
 801111a:	6803      	ldr	r3, [r0, #0]
 801111c:	4602      	mov	r2, r0
 801111e:	f013 0007 	ands.w	r0, r3, #7
 8011122:	d00b      	beq.n	801113c <__lo0bits+0x22>
 8011124:	07d9      	lsls	r1, r3, #31
 8011126:	d421      	bmi.n	801116c <__lo0bits+0x52>
 8011128:	0798      	lsls	r0, r3, #30
 801112a:	bf49      	itett	mi
 801112c:	085b      	lsrmi	r3, r3, #1
 801112e:	089b      	lsrpl	r3, r3, #2
 8011130:	2001      	movmi	r0, #1
 8011132:	6013      	strmi	r3, [r2, #0]
 8011134:	bf5c      	itt	pl
 8011136:	6013      	strpl	r3, [r2, #0]
 8011138:	2002      	movpl	r0, #2
 801113a:	4770      	bx	lr
 801113c:	b299      	uxth	r1, r3
 801113e:	b909      	cbnz	r1, 8011144 <__lo0bits+0x2a>
 8011140:	0c1b      	lsrs	r3, r3, #16
 8011142:	2010      	movs	r0, #16
 8011144:	b2d9      	uxtb	r1, r3
 8011146:	b909      	cbnz	r1, 801114c <__lo0bits+0x32>
 8011148:	3008      	adds	r0, #8
 801114a:	0a1b      	lsrs	r3, r3, #8
 801114c:	0719      	lsls	r1, r3, #28
 801114e:	bf04      	itt	eq
 8011150:	091b      	lsreq	r3, r3, #4
 8011152:	3004      	addeq	r0, #4
 8011154:	0799      	lsls	r1, r3, #30
 8011156:	bf04      	itt	eq
 8011158:	089b      	lsreq	r3, r3, #2
 801115a:	3002      	addeq	r0, #2
 801115c:	07d9      	lsls	r1, r3, #31
 801115e:	d403      	bmi.n	8011168 <__lo0bits+0x4e>
 8011160:	085b      	lsrs	r3, r3, #1
 8011162:	f100 0001 	add.w	r0, r0, #1
 8011166:	d003      	beq.n	8011170 <__lo0bits+0x56>
 8011168:	6013      	str	r3, [r2, #0]
 801116a:	4770      	bx	lr
 801116c:	2000      	movs	r0, #0
 801116e:	4770      	bx	lr
 8011170:	2020      	movs	r0, #32
 8011172:	4770      	bx	lr

08011174 <__i2b>:
 8011174:	b510      	push	{r4, lr}
 8011176:	460c      	mov	r4, r1
 8011178:	2101      	movs	r1, #1
 801117a:	f7ff febd 	bl	8010ef8 <_Balloc>
 801117e:	4602      	mov	r2, r0
 8011180:	b928      	cbnz	r0, 801118e <__i2b+0x1a>
 8011182:	4b05      	ldr	r3, [pc, #20]	@ (8011198 <__i2b+0x24>)
 8011184:	4805      	ldr	r0, [pc, #20]	@ (801119c <__i2b+0x28>)
 8011186:	f240 1145 	movw	r1, #325	@ 0x145
 801118a:	f000 fe1d 	bl	8011dc8 <__assert_func>
 801118e:	2301      	movs	r3, #1
 8011190:	6144      	str	r4, [r0, #20]
 8011192:	6103      	str	r3, [r0, #16]
 8011194:	bd10      	pop	{r4, pc}
 8011196:	bf00      	nop
 8011198:	080128e5 	.word	0x080128e5
 801119c:	08012956 	.word	0x08012956

080111a0 <__multiply>:
 80111a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111a4:	4614      	mov	r4, r2
 80111a6:	690a      	ldr	r2, [r1, #16]
 80111a8:	6923      	ldr	r3, [r4, #16]
 80111aa:	429a      	cmp	r2, r3
 80111ac:	bfa8      	it	ge
 80111ae:	4623      	movge	r3, r4
 80111b0:	460f      	mov	r7, r1
 80111b2:	bfa4      	itt	ge
 80111b4:	460c      	movge	r4, r1
 80111b6:	461f      	movge	r7, r3
 80111b8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80111bc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80111c0:	68a3      	ldr	r3, [r4, #8]
 80111c2:	6861      	ldr	r1, [r4, #4]
 80111c4:	eb0a 0609 	add.w	r6, sl, r9
 80111c8:	42b3      	cmp	r3, r6
 80111ca:	b085      	sub	sp, #20
 80111cc:	bfb8      	it	lt
 80111ce:	3101      	addlt	r1, #1
 80111d0:	f7ff fe92 	bl	8010ef8 <_Balloc>
 80111d4:	b930      	cbnz	r0, 80111e4 <__multiply+0x44>
 80111d6:	4602      	mov	r2, r0
 80111d8:	4b44      	ldr	r3, [pc, #272]	@ (80112ec <__multiply+0x14c>)
 80111da:	4845      	ldr	r0, [pc, #276]	@ (80112f0 <__multiply+0x150>)
 80111dc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80111e0:	f000 fdf2 	bl	8011dc8 <__assert_func>
 80111e4:	f100 0514 	add.w	r5, r0, #20
 80111e8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80111ec:	462b      	mov	r3, r5
 80111ee:	2200      	movs	r2, #0
 80111f0:	4543      	cmp	r3, r8
 80111f2:	d321      	bcc.n	8011238 <__multiply+0x98>
 80111f4:	f107 0114 	add.w	r1, r7, #20
 80111f8:	f104 0214 	add.w	r2, r4, #20
 80111fc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8011200:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8011204:	9302      	str	r3, [sp, #8]
 8011206:	1b13      	subs	r3, r2, r4
 8011208:	3b15      	subs	r3, #21
 801120a:	f023 0303 	bic.w	r3, r3, #3
 801120e:	3304      	adds	r3, #4
 8011210:	f104 0715 	add.w	r7, r4, #21
 8011214:	42ba      	cmp	r2, r7
 8011216:	bf38      	it	cc
 8011218:	2304      	movcc	r3, #4
 801121a:	9301      	str	r3, [sp, #4]
 801121c:	9b02      	ldr	r3, [sp, #8]
 801121e:	9103      	str	r1, [sp, #12]
 8011220:	428b      	cmp	r3, r1
 8011222:	d80c      	bhi.n	801123e <__multiply+0x9e>
 8011224:	2e00      	cmp	r6, #0
 8011226:	dd03      	ble.n	8011230 <__multiply+0x90>
 8011228:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801122c:	2b00      	cmp	r3, #0
 801122e:	d05b      	beq.n	80112e8 <__multiply+0x148>
 8011230:	6106      	str	r6, [r0, #16]
 8011232:	b005      	add	sp, #20
 8011234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011238:	f843 2b04 	str.w	r2, [r3], #4
 801123c:	e7d8      	b.n	80111f0 <__multiply+0x50>
 801123e:	f8b1 a000 	ldrh.w	sl, [r1]
 8011242:	f1ba 0f00 	cmp.w	sl, #0
 8011246:	d024      	beq.n	8011292 <__multiply+0xf2>
 8011248:	f104 0e14 	add.w	lr, r4, #20
 801124c:	46a9      	mov	r9, r5
 801124e:	f04f 0c00 	mov.w	ip, #0
 8011252:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011256:	f8d9 3000 	ldr.w	r3, [r9]
 801125a:	fa1f fb87 	uxth.w	fp, r7
 801125e:	b29b      	uxth	r3, r3
 8011260:	fb0a 330b 	mla	r3, sl, fp, r3
 8011264:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8011268:	f8d9 7000 	ldr.w	r7, [r9]
 801126c:	4463      	add	r3, ip
 801126e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8011272:	fb0a c70b 	mla	r7, sl, fp, ip
 8011276:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801127a:	b29b      	uxth	r3, r3
 801127c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011280:	4572      	cmp	r2, lr
 8011282:	f849 3b04 	str.w	r3, [r9], #4
 8011286:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801128a:	d8e2      	bhi.n	8011252 <__multiply+0xb2>
 801128c:	9b01      	ldr	r3, [sp, #4]
 801128e:	f845 c003 	str.w	ip, [r5, r3]
 8011292:	9b03      	ldr	r3, [sp, #12]
 8011294:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011298:	3104      	adds	r1, #4
 801129a:	f1b9 0f00 	cmp.w	r9, #0
 801129e:	d021      	beq.n	80112e4 <__multiply+0x144>
 80112a0:	682b      	ldr	r3, [r5, #0]
 80112a2:	f104 0c14 	add.w	ip, r4, #20
 80112a6:	46ae      	mov	lr, r5
 80112a8:	f04f 0a00 	mov.w	sl, #0
 80112ac:	f8bc b000 	ldrh.w	fp, [ip]
 80112b0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80112b4:	fb09 770b 	mla	r7, r9, fp, r7
 80112b8:	4457      	add	r7, sl
 80112ba:	b29b      	uxth	r3, r3
 80112bc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80112c0:	f84e 3b04 	str.w	r3, [lr], #4
 80112c4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80112c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80112cc:	f8be 3000 	ldrh.w	r3, [lr]
 80112d0:	fb09 330a 	mla	r3, r9, sl, r3
 80112d4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80112d8:	4562      	cmp	r2, ip
 80112da:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80112de:	d8e5      	bhi.n	80112ac <__multiply+0x10c>
 80112e0:	9f01      	ldr	r7, [sp, #4]
 80112e2:	51eb      	str	r3, [r5, r7]
 80112e4:	3504      	adds	r5, #4
 80112e6:	e799      	b.n	801121c <__multiply+0x7c>
 80112e8:	3e01      	subs	r6, #1
 80112ea:	e79b      	b.n	8011224 <__multiply+0x84>
 80112ec:	080128e5 	.word	0x080128e5
 80112f0:	08012956 	.word	0x08012956

080112f4 <__pow5mult>:
 80112f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80112f8:	4615      	mov	r5, r2
 80112fa:	f012 0203 	ands.w	r2, r2, #3
 80112fe:	4607      	mov	r7, r0
 8011300:	460e      	mov	r6, r1
 8011302:	d007      	beq.n	8011314 <__pow5mult+0x20>
 8011304:	4c25      	ldr	r4, [pc, #148]	@ (801139c <__pow5mult+0xa8>)
 8011306:	3a01      	subs	r2, #1
 8011308:	2300      	movs	r3, #0
 801130a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801130e:	f7ff fe55 	bl	8010fbc <__multadd>
 8011312:	4606      	mov	r6, r0
 8011314:	10ad      	asrs	r5, r5, #2
 8011316:	d03d      	beq.n	8011394 <__pow5mult+0xa0>
 8011318:	69fc      	ldr	r4, [r7, #28]
 801131a:	b97c      	cbnz	r4, 801133c <__pow5mult+0x48>
 801131c:	2010      	movs	r0, #16
 801131e:	f7ff fd23 	bl	8010d68 <malloc>
 8011322:	4602      	mov	r2, r0
 8011324:	61f8      	str	r0, [r7, #28]
 8011326:	b928      	cbnz	r0, 8011334 <__pow5mult+0x40>
 8011328:	4b1d      	ldr	r3, [pc, #116]	@ (80113a0 <__pow5mult+0xac>)
 801132a:	481e      	ldr	r0, [pc, #120]	@ (80113a4 <__pow5mult+0xb0>)
 801132c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011330:	f000 fd4a 	bl	8011dc8 <__assert_func>
 8011334:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011338:	6004      	str	r4, [r0, #0]
 801133a:	60c4      	str	r4, [r0, #12]
 801133c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011340:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011344:	b94c      	cbnz	r4, 801135a <__pow5mult+0x66>
 8011346:	f240 2171 	movw	r1, #625	@ 0x271
 801134a:	4638      	mov	r0, r7
 801134c:	f7ff ff12 	bl	8011174 <__i2b>
 8011350:	2300      	movs	r3, #0
 8011352:	f8c8 0008 	str.w	r0, [r8, #8]
 8011356:	4604      	mov	r4, r0
 8011358:	6003      	str	r3, [r0, #0]
 801135a:	f04f 0900 	mov.w	r9, #0
 801135e:	07eb      	lsls	r3, r5, #31
 8011360:	d50a      	bpl.n	8011378 <__pow5mult+0x84>
 8011362:	4631      	mov	r1, r6
 8011364:	4622      	mov	r2, r4
 8011366:	4638      	mov	r0, r7
 8011368:	f7ff ff1a 	bl	80111a0 <__multiply>
 801136c:	4631      	mov	r1, r6
 801136e:	4680      	mov	r8, r0
 8011370:	4638      	mov	r0, r7
 8011372:	f7ff fe01 	bl	8010f78 <_Bfree>
 8011376:	4646      	mov	r6, r8
 8011378:	106d      	asrs	r5, r5, #1
 801137a:	d00b      	beq.n	8011394 <__pow5mult+0xa0>
 801137c:	6820      	ldr	r0, [r4, #0]
 801137e:	b938      	cbnz	r0, 8011390 <__pow5mult+0x9c>
 8011380:	4622      	mov	r2, r4
 8011382:	4621      	mov	r1, r4
 8011384:	4638      	mov	r0, r7
 8011386:	f7ff ff0b 	bl	80111a0 <__multiply>
 801138a:	6020      	str	r0, [r4, #0]
 801138c:	f8c0 9000 	str.w	r9, [r0]
 8011390:	4604      	mov	r4, r0
 8011392:	e7e4      	b.n	801135e <__pow5mult+0x6a>
 8011394:	4630      	mov	r0, r6
 8011396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801139a:	bf00      	nop
 801139c:	080129b0 	.word	0x080129b0
 80113a0:	08012876 	.word	0x08012876
 80113a4:	08012956 	.word	0x08012956

080113a8 <__lshift>:
 80113a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80113ac:	460c      	mov	r4, r1
 80113ae:	6849      	ldr	r1, [r1, #4]
 80113b0:	6923      	ldr	r3, [r4, #16]
 80113b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80113b6:	68a3      	ldr	r3, [r4, #8]
 80113b8:	4607      	mov	r7, r0
 80113ba:	4691      	mov	r9, r2
 80113bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80113c0:	f108 0601 	add.w	r6, r8, #1
 80113c4:	42b3      	cmp	r3, r6
 80113c6:	db0b      	blt.n	80113e0 <__lshift+0x38>
 80113c8:	4638      	mov	r0, r7
 80113ca:	f7ff fd95 	bl	8010ef8 <_Balloc>
 80113ce:	4605      	mov	r5, r0
 80113d0:	b948      	cbnz	r0, 80113e6 <__lshift+0x3e>
 80113d2:	4602      	mov	r2, r0
 80113d4:	4b28      	ldr	r3, [pc, #160]	@ (8011478 <__lshift+0xd0>)
 80113d6:	4829      	ldr	r0, [pc, #164]	@ (801147c <__lshift+0xd4>)
 80113d8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80113dc:	f000 fcf4 	bl	8011dc8 <__assert_func>
 80113e0:	3101      	adds	r1, #1
 80113e2:	005b      	lsls	r3, r3, #1
 80113e4:	e7ee      	b.n	80113c4 <__lshift+0x1c>
 80113e6:	2300      	movs	r3, #0
 80113e8:	f100 0114 	add.w	r1, r0, #20
 80113ec:	f100 0210 	add.w	r2, r0, #16
 80113f0:	4618      	mov	r0, r3
 80113f2:	4553      	cmp	r3, sl
 80113f4:	db33      	blt.n	801145e <__lshift+0xb6>
 80113f6:	6920      	ldr	r0, [r4, #16]
 80113f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80113fc:	f104 0314 	add.w	r3, r4, #20
 8011400:	f019 091f 	ands.w	r9, r9, #31
 8011404:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011408:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801140c:	d02b      	beq.n	8011466 <__lshift+0xbe>
 801140e:	f1c9 0e20 	rsb	lr, r9, #32
 8011412:	468a      	mov	sl, r1
 8011414:	2200      	movs	r2, #0
 8011416:	6818      	ldr	r0, [r3, #0]
 8011418:	fa00 f009 	lsl.w	r0, r0, r9
 801141c:	4310      	orrs	r0, r2
 801141e:	f84a 0b04 	str.w	r0, [sl], #4
 8011422:	f853 2b04 	ldr.w	r2, [r3], #4
 8011426:	459c      	cmp	ip, r3
 8011428:	fa22 f20e 	lsr.w	r2, r2, lr
 801142c:	d8f3      	bhi.n	8011416 <__lshift+0x6e>
 801142e:	ebac 0304 	sub.w	r3, ip, r4
 8011432:	3b15      	subs	r3, #21
 8011434:	f023 0303 	bic.w	r3, r3, #3
 8011438:	3304      	adds	r3, #4
 801143a:	f104 0015 	add.w	r0, r4, #21
 801143e:	4584      	cmp	ip, r0
 8011440:	bf38      	it	cc
 8011442:	2304      	movcc	r3, #4
 8011444:	50ca      	str	r2, [r1, r3]
 8011446:	b10a      	cbz	r2, 801144c <__lshift+0xa4>
 8011448:	f108 0602 	add.w	r6, r8, #2
 801144c:	3e01      	subs	r6, #1
 801144e:	4638      	mov	r0, r7
 8011450:	612e      	str	r6, [r5, #16]
 8011452:	4621      	mov	r1, r4
 8011454:	f7ff fd90 	bl	8010f78 <_Bfree>
 8011458:	4628      	mov	r0, r5
 801145a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801145e:	f842 0f04 	str.w	r0, [r2, #4]!
 8011462:	3301      	adds	r3, #1
 8011464:	e7c5      	b.n	80113f2 <__lshift+0x4a>
 8011466:	3904      	subs	r1, #4
 8011468:	f853 2b04 	ldr.w	r2, [r3], #4
 801146c:	f841 2f04 	str.w	r2, [r1, #4]!
 8011470:	459c      	cmp	ip, r3
 8011472:	d8f9      	bhi.n	8011468 <__lshift+0xc0>
 8011474:	e7ea      	b.n	801144c <__lshift+0xa4>
 8011476:	bf00      	nop
 8011478:	080128e5 	.word	0x080128e5
 801147c:	08012956 	.word	0x08012956

08011480 <__mcmp>:
 8011480:	690a      	ldr	r2, [r1, #16]
 8011482:	4603      	mov	r3, r0
 8011484:	6900      	ldr	r0, [r0, #16]
 8011486:	1a80      	subs	r0, r0, r2
 8011488:	b530      	push	{r4, r5, lr}
 801148a:	d10e      	bne.n	80114aa <__mcmp+0x2a>
 801148c:	3314      	adds	r3, #20
 801148e:	3114      	adds	r1, #20
 8011490:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011494:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011498:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801149c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80114a0:	4295      	cmp	r5, r2
 80114a2:	d003      	beq.n	80114ac <__mcmp+0x2c>
 80114a4:	d205      	bcs.n	80114b2 <__mcmp+0x32>
 80114a6:	f04f 30ff 	mov.w	r0, #4294967295
 80114aa:	bd30      	pop	{r4, r5, pc}
 80114ac:	42a3      	cmp	r3, r4
 80114ae:	d3f3      	bcc.n	8011498 <__mcmp+0x18>
 80114b0:	e7fb      	b.n	80114aa <__mcmp+0x2a>
 80114b2:	2001      	movs	r0, #1
 80114b4:	e7f9      	b.n	80114aa <__mcmp+0x2a>
	...

080114b8 <__mdiff>:
 80114b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114bc:	4689      	mov	r9, r1
 80114be:	4606      	mov	r6, r0
 80114c0:	4611      	mov	r1, r2
 80114c2:	4648      	mov	r0, r9
 80114c4:	4614      	mov	r4, r2
 80114c6:	f7ff ffdb 	bl	8011480 <__mcmp>
 80114ca:	1e05      	subs	r5, r0, #0
 80114cc:	d112      	bne.n	80114f4 <__mdiff+0x3c>
 80114ce:	4629      	mov	r1, r5
 80114d0:	4630      	mov	r0, r6
 80114d2:	f7ff fd11 	bl	8010ef8 <_Balloc>
 80114d6:	4602      	mov	r2, r0
 80114d8:	b928      	cbnz	r0, 80114e6 <__mdiff+0x2e>
 80114da:	4b3f      	ldr	r3, [pc, #252]	@ (80115d8 <__mdiff+0x120>)
 80114dc:	f240 2137 	movw	r1, #567	@ 0x237
 80114e0:	483e      	ldr	r0, [pc, #248]	@ (80115dc <__mdiff+0x124>)
 80114e2:	f000 fc71 	bl	8011dc8 <__assert_func>
 80114e6:	2301      	movs	r3, #1
 80114e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80114ec:	4610      	mov	r0, r2
 80114ee:	b003      	add	sp, #12
 80114f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114f4:	bfbc      	itt	lt
 80114f6:	464b      	movlt	r3, r9
 80114f8:	46a1      	movlt	r9, r4
 80114fa:	4630      	mov	r0, r6
 80114fc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011500:	bfba      	itte	lt
 8011502:	461c      	movlt	r4, r3
 8011504:	2501      	movlt	r5, #1
 8011506:	2500      	movge	r5, #0
 8011508:	f7ff fcf6 	bl	8010ef8 <_Balloc>
 801150c:	4602      	mov	r2, r0
 801150e:	b918      	cbnz	r0, 8011518 <__mdiff+0x60>
 8011510:	4b31      	ldr	r3, [pc, #196]	@ (80115d8 <__mdiff+0x120>)
 8011512:	f240 2145 	movw	r1, #581	@ 0x245
 8011516:	e7e3      	b.n	80114e0 <__mdiff+0x28>
 8011518:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801151c:	6926      	ldr	r6, [r4, #16]
 801151e:	60c5      	str	r5, [r0, #12]
 8011520:	f109 0310 	add.w	r3, r9, #16
 8011524:	f109 0514 	add.w	r5, r9, #20
 8011528:	f104 0e14 	add.w	lr, r4, #20
 801152c:	f100 0b14 	add.w	fp, r0, #20
 8011530:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8011534:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011538:	9301      	str	r3, [sp, #4]
 801153a:	46d9      	mov	r9, fp
 801153c:	f04f 0c00 	mov.w	ip, #0
 8011540:	9b01      	ldr	r3, [sp, #4]
 8011542:	f85e 0b04 	ldr.w	r0, [lr], #4
 8011546:	f853 af04 	ldr.w	sl, [r3, #4]!
 801154a:	9301      	str	r3, [sp, #4]
 801154c:	fa1f f38a 	uxth.w	r3, sl
 8011550:	4619      	mov	r1, r3
 8011552:	b283      	uxth	r3, r0
 8011554:	1acb      	subs	r3, r1, r3
 8011556:	0c00      	lsrs	r0, r0, #16
 8011558:	4463      	add	r3, ip
 801155a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801155e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8011562:	b29b      	uxth	r3, r3
 8011564:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011568:	4576      	cmp	r6, lr
 801156a:	f849 3b04 	str.w	r3, [r9], #4
 801156e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011572:	d8e5      	bhi.n	8011540 <__mdiff+0x88>
 8011574:	1b33      	subs	r3, r6, r4
 8011576:	3b15      	subs	r3, #21
 8011578:	f023 0303 	bic.w	r3, r3, #3
 801157c:	3415      	adds	r4, #21
 801157e:	3304      	adds	r3, #4
 8011580:	42a6      	cmp	r6, r4
 8011582:	bf38      	it	cc
 8011584:	2304      	movcc	r3, #4
 8011586:	441d      	add	r5, r3
 8011588:	445b      	add	r3, fp
 801158a:	461e      	mov	r6, r3
 801158c:	462c      	mov	r4, r5
 801158e:	4544      	cmp	r4, r8
 8011590:	d30e      	bcc.n	80115b0 <__mdiff+0xf8>
 8011592:	f108 0103 	add.w	r1, r8, #3
 8011596:	1b49      	subs	r1, r1, r5
 8011598:	f021 0103 	bic.w	r1, r1, #3
 801159c:	3d03      	subs	r5, #3
 801159e:	45a8      	cmp	r8, r5
 80115a0:	bf38      	it	cc
 80115a2:	2100      	movcc	r1, #0
 80115a4:	440b      	add	r3, r1
 80115a6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80115aa:	b191      	cbz	r1, 80115d2 <__mdiff+0x11a>
 80115ac:	6117      	str	r7, [r2, #16]
 80115ae:	e79d      	b.n	80114ec <__mdiff+0x34>
 80115b0:	f854 1b04 	ldr.w	r1, [r4], #4
 80115b4:	46e6      	mov	lr, ip
 80115b6:	0c08      	lsrs	r0, r1, #16
 80115b8:	fa1c fc81 	uxtah	ip, ip, r1
 80115bc:	4471      	add	r1, lr
 80115be:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80115c2:	b289      	uxth	r1, r1
 80115c4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80115c8:	f846 1b04 	str.w	r1, [r6], #4
 80115cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80115d0:	e7dd      	b.n	801158e <__mdiff+0xd6>
 80115d2:	3f01      	subs	r7, #1
 80115d4:	e7e7      	b.n	80115a6 <__mdiff+0xee>
 80115d6:	bf00      	nop
 80115d8:	080128e5 	.word	0x080128e5
 80115dc:	08012956 	.word	0x08012956

080115e0 <__ulp>:
 80115e0:	b082      	sub	sp, #8
 80115e2:	ed8d 0b00 	vstr	d0, [sp]
 80115e6:	9a01      	ldr	r2, [sp, #4]
 80115e8:	4b0f      	ldr	r3, [pc, #60]	@ (8011628 <__ulp+0x48>)
 80115ea:	4013      	ands	r3, r2
 80115ec:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	dc08      	bgt.n	8011606 <__ulp+0x26>
 80115f4:	425b      	negs	r3, r3
 80115f6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80115fa:	ea4f 5223 	mov.w	r2, r3, asr #20
 80115fe:	da04      	bge.n	801160a <__ulp+0x2a>
 8011600:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8011604:	4113      	asrs	r3, r2
 8011606:	2200      	movs	r2, #0
 8011608:	e008      	b.n	801161c <__ulp+0x3c>
 801160a:	f1a2 0314 	sub.w	r3, r2, #20
 801160e:	2b1e      	cmp	r3, #30
 8011610:	bfda      	itte	le
 8011612:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8011616:	40da      	lsrle	r2, r3
 8011618:	2201      	movgt	r2, #1
 801161a:	2300      	movs	r3, #0
 801161c:	4619      	mov	r1, r3
 801161e:	4610      	mov	r0, r2
 8011620:	ec41 0b10 	vmov	d0, r0, r1
 8011624:	b002      	add	sp, #8
 8011626:	4770      	bx	lr
 8011628:	7ff00000 	.word	0x7ff00000

0801162c <__b2d>:
 801162c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011630:	6906      	ldr	r6, [r0, #16]
 8011632:	f100 0814 	add.w	r8, r0, #20
 8011636:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801163a:	1f37      	subs	r7, r6, #4
 801163c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011640:	4610      	mov	r0, r2
 8011642:	f7ff fd4b 	bl	80110dc <__hi0bits>
 8011646:	f1c0 0320 	rsb	r3, r0, #32
 801164a:	280a      	cmp	r0, #10
 801164c:	600b      	str	r3, [r1, #0]
 801164e:	491b      	ldr	r1, [pc, #108]	@ (80116bc <__b2d+0x90>)
 8011650:	dc15      	bgt.n	801167e <__b2d+0x52>
 8011652:	f1c0 0c0b 	rsb	ip, r0, #11
 8011656:	fa22 f30c 	lsr.w	r3, r2, ip
 801165a:	45b8      	cmp	r8, r7
 801165c:	ea43 0501 	orr.w	r5, r3, r1
 8011660:	bf34      	ite	cc
 8011662:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8011666:	2300      	movcs	r3, #0
 8011668:	3015      	adds	r0, #21
 801166a:	fa02 f000 	lsl.w	r0, r2, r0
 801166e:	fa23 f30c 	lsr.w	r3, r3, ip
 8011672:	4303      	orrs	r3, r0
 8011674:	461c      	mov	r4, r3
 8011676:	ec45 4b10 	vmov	d0, r4, r5
 801167a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801167e:	45b8      	cmp	r8, r7
 8011680:	bf3a      	itte	cc
 8011682:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8011686:	f1a6 0708 	subcc.w	r7, r6, #8
 801168a:	2300      	movcs	r3, #0
 801168c:	380b      	subs	r0, #11
 801168e:	d012      	beq.n	80116b6 <__b2d+0x8a>
 8011690:	f1c0 0120 	rsb	r1, r0, #32
 8011694:	fa23 f401 	lsr.w	r4, r3, r1
 8011698:	4082      	lsls	r2, r0
 801169a:	4322      	orrs	r2, r4
 801169c:	4547      	cmp	r7, r8
 801169e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80116a2:	bf8c      	ite	hi
 80116a4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80116a8:	2200      	movls	r2, #0
 80116aa:	4083      	lsls	r3, r0
 80116ac:	40ca      	lsrs	r2, r1
 80116ae:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80116b2:	4313      	orrs	r3, r2
 80116b4:	e7de      	b.n	8011674 <__b2d+0x48>
 80116b6:	ea42 0501 	orr.w	r5, r2, r1
 80116ba:	e7db      	b.n	8011674 <__b2d+0x48>
 80116bc:	3ff00000 	.word	0x3ff00000

080116c0 <__d2b>:
 80116c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80116c4:	460f      	mov	r7, r1
 80116c6:	2101      	movs	r1, #1
 80116c8:	ec59 8b10 	vmov	r8, r9, d0
 80116cc:	4616      	mov	r6, r2
 80116ce:	f7ff fc13 	bl	8010ef8 <_Balloc>
 80116d2:	4604      	mov	r4, r0
 80116d4:	b930      	cbnz	r0, 80116e4 <__d2b+0x24>
 80116d6:	4602      	mov	r2, r0
 80116d8:	4b23      	ldr	r3, [pc, #140]	@ (8011768 <__d2b+0xa8>)
 80116da:	4824      	ldr	r0, [pc, #144]	@ (801176c <__d2b+0xac>)
 80116dc:	f240 310f 	movw	r1, #783	@ 0x30f
 80116e0:	f000 fb72 	bl	8011dc8 <__assert_func>
 80116e4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80116e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80116ec:	b10d      	cbz	r5, 80116f2 <__d2b+0x32>
 80116ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80116f2:	9301      	str	r3, [sp, #4]
 80116f4:	f1b8 0300 	subs.w	r3, r8, #0
 80116f8:	d023      	beq.n	8011742 <__d2b+0x82>
 80116fa:	4668      	mov	r0, sp
 80116fc:	9300      	str	r3, [sp, #0]
 80116fe:	f7ff fd0c 	bl	801111a <__lo0bits>
 8011702:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011706:	b1d0      	cbz	r0, 801173e <__d2b+0x7e>
 8011708:	f1c0 0320 	rsb	r3, r0, #32
 801170c:	fa02 f303 	lsl.w	r3, r2, r3
 8011710:	430b      	orrs	r3, r1
 8011712:	40c2      	lsrs	r2, r0
 8011714:	6163      	str	r3, [r4, #20]
 8011716:	9201      	str	r2, [sp, #4]
 8011718:	9b01      	ldr	r3, [sp, #4]
 801171a:	61a3      	str	r3, [r4, #24]
 801171c:	2b00      	cmp	r3, #0
 801171e:	bf0c      	ite	eq
 8011720:	2201      	moveq	r2, #1
 8011722:	2202      	movne	r2, #2
 8011724:	6122      	str	r2, [r4, #16]
 8011726:	b1a5      	cbz	r5, 8011752 <__d2b+0x92>
 8011728:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801172c:	4405      	add	r5, r0
 801172e:	603d      	str	r5, [r7, #0]
 8011730:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011734:	6030      	str	r0, [r6, #0]
 8011736:	4620      	mov	r0, r4
 8011738:	b003      	add	sp, #12
 801173a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801173e:	6161      	str	r1, [r4, #20]
 8011740:	e7ea      	b.n	8011718 <__d2b+0x58>
 8011742:	a801      	add	r0, sp, #4
 8011744:	f7ff fce9 	bl	801111a <__lo0bits>
 8011748:	9b01      	ldr	r3, [sp, #4]
 801174a:	6163      	str	r3, [r4, #20]
 801174c:	3020      	adds	r0, #32
 801174e:	2201      	movs	r2, #1
 8011750:	e7e8      	b.n	8011724 <__d2b+0x64>
 8011752:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011756:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801175a:	6038      	str	r0, [r7, #0]
 801175c:	6918      	ldr	r0, [r3, #16]
 801175e:	f7ff fcbd 	bl	80110dc <__hi0bits>
 8011762:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011766:	e7e5      	b.n	8011734 <__d2b+0x74>
 8011768:	080128e5 	.word	0x080128e5
 801176c:	08012956 	.word	0x08012956

08011770 <__ratio>:
 8011770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011774:	b085      	sub	sp, #20
 8011776:	e9cd 1000 	strd	r1, r0, [sp]
 801177a:	a902      	add	r1, sp, #8
 801177c:	f7ff ff56 	bl	801162c <__b2d>
 8011780:	9800      	ldr	r0, [sp, #0]
 8011782:	a903      	add	r1, sp, #12
 8011784:	ec55 4b10 	vmov	r4, r5, d0
 8011788:	f7ff ff50 	bl	801162c <__b2d>
 801178c:	9b01      	ldr	r3, [sp, #4]
 801178e:	6919      	ldr	r1, [r3, #16]
 8011790:	9b00      	ldr	r3, [sp, #0]
 8011792:	691b      	ldr	r3, [r3, #16]
 8011794:	1ac9      	subs	r1, r1, r3
 8011796:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801179a:	1a9b      	subs	r3, r3, r2
 801179c:	ec5b ab10 	vmov	sl, fp, d0
 80117a0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80117a4:	2b00      	cmp	r3, #0
 80117a6:	bfce      	itee	gt
 80117a8:	462a      	movgt	r2, r5
 80117aa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80117ae:	465a      	movle	r2, fp
 80117b0:	462f      	mov	r7, r5
 80117b2:	46d9      	mov	r9, fp
 80117b4:	bfcc      	ite	gt
 80117b6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80117ba:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80117be:	464b      	mov	r3, r9
 80117c0:	4652      	mov	r2, sl
 80117c2:	4620      	mov	r0, r4
 80117c4:	4639      	mov	r1, r7
 80117c6:	f7ef f869 	bl	800089c <__aeabi_ddiv>
 80117ca:	ec41 0b10 	vmov	d0, r0, r1
 80117ce:	b005      	add	sp, #20
 80117d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080117d4 <__copybits>:
 80117d4:	3901      	subs	r1, #1
 80117d6:	b570      	push	{r4, r5, r6, lr}
 80117d8:	1149      	asrs	r1, r1, #5
 80117da:	6914      	ldr	r4, [r2, #16]
 80117dc:	3101      	adds	r1, #1
 80117de:	f102 0314 	add.w	r3, r2, #20
 80117e2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80117e6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80117ea:	1f05      	subs	r5, r0, #4
 80117ec:	42a3      	cmp	r3, r4
 80117ee:	d30c      	bcc.n	801180a <__copybits+0x36>
 80117f0:	1aa3      	subs	r3, r4, r2
 80117f2:	3b11      	subs	r3, #17
 80117f4:	f023 0303 	bic.w	r3, r3, #3
 80117f8:	3211      	adds	r2, #17
 80117fa:	42a2      	cmp	r2, r4
 80117fc:	bf88      	it	hi
 80117fe:	2300      	movhi	r3, #0
 8011800:	4418      	add	r0, r3
 8011802:	2300      	movs	r3, #0
 8011804:	4288      	cmp	r0, r1
 8011806:	d305      	bcc.n	8011814 <__copybits+0x40>
 8011808:	bd70      	pop	{r4, r5, r6, pc}
 801180a:	f853 6b04 	ldr.w	r6, [r3], #4
 801180e:	f845 6f04 	str.w	r6, [r5, #4]!
 8011812:	e7eb      	b.n	80117ec <__copybits+0x18>
 8011814:	f840 3b04 	str.w	r3, [r0], #4
 8011818:	e7f4      	b.n	8011804 <__copybits+0x30>

0801181a <__any_on>:
 801181a:	f100 0214 	add.w	r2, r0, #20
 801181e:	6900      	ldr	r0, [r0, #16]
 8011820:	114b      	asrs	r3, r1, #5
 8011822:	4298      	cmp	r0, r3
 8011824:	b510      	push	{r4, lr}
 8011826:	db11      	blt.n	801184c <__any_on+0x32>
 8011828:	dd0a      	ble.n	8011840 <__any_on+0x26>
 801182a:	f011 011f 	ands.w	r1, r1, #31
 801182e:	d007      	beq.n	8011840 <__any_on+0x26>
 8011830:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011834:	fa24 f001 	lsr.w	r0, r4, r1
 8011838:	fa00 f101 	lsl.w	r1, r0, r1
 801183c:	428c      	cmp	r4, r1
 801183e:	d10b      	bne.n	8011858 <__any_on+0x3e>
 8011840:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011844:	4293      	cmp	r3, r2
 8011846:	d803      	bhi.n	8011850 <__any_on+0x36>
 8011848:	2000      	movs	r0, #0
 801184a:	bd10      	pop	{r4, pc}
 801184c:	4603      	mov	r3, r0
 801184e:	e7f7      	b.n	8011840 <__any_on+0x26>
 8011850:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011854:	2900      	cmp	r1, #0
 8011856:	d0f5      	beq.n	8011844 <__any_on+0x2a>
 8011858:	2001      	movs	r0, #1
 801185a:	e7f6      	b.n	801184a <__any_on+0x30>

0801185c <_strtol_l.constprop.0>:
 801185c:	2b24      	cmp	r3, #36	@ 0x24
 801185e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011862:	4686      	mov	lr, r0
 8011864:	4690      	mov	r8, r2
 8011866:	d801      	bhi.n	801186c <_strtol_l.constprop.0+0x10>
 8011868:	2b01      	cmp	r3, #1
 801186a:	d106      	bne.n	801187a <_strtol_l.constprop.0+0x1e>
 801186c:	f7fe f860 	bl	800f930 <__errno>
 8011870:	2316      	movs	r3, #22
 8011872:	6003      	str	r3, [r0, #0]
 8011874:	2000      	movs	r0, #0
 8011876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801187a:	4834      	ldr	r0, [pc, #208]	@ (801194c <_strtol_l.constprop.0+0xf0>)
 801187c:	460d      	mov	r5, r1
 801187e:	462a      	mov	r2, r5
 8011880:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011884:	5d06      	ldrb	r6, [r0, r4]
 8011886:	f016 0608 	ands.w	r6, r6, #8
 801188a:	d1f8      	bne.n	801187e <_strtol_l.constprop.0+0x22>
 801188c:	2c2d      	cmp	r4, #45	@ 0x2d
 801188e:	d12d      	bne.n	80118ec <_strtol_l.constprop.0+0x90>
 8011890:	782c      	ldrb	r4, [r5, #0]
 8011892:	2601      	movs	r6, #1
 8011894:	1c95      	adds	r5, r2, #2
 8011896:	f033 0210 	bics.w	r2, r3, #16
 801189a:	d109      	bne.n	80118b0 <_strtol_l.constprop.0+0x54>
 801189c:	2c30      	cmp	r4, #48	@ 0x30
 801189e:	d12a      	bne.n	80118f6 <_strtol_l.constprop.0+0x9a>
 80118a0:	782a      	ldrb	r2, [r5, #0]
 80118a2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80118a6:	2a58      	cmp	r2, #88	@ 0x58
 80118a8:	d125      	bne.n	80118f6 <_strtol_l.constprop.0+0x9a>
 80118aa:	786c      	ldrb	r4, [r5, #1]
 80118ac:	2310      	movs	r3, #16
 80118ae:	3502      	adds	r5, #2
 80118b0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80118b4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80118b8:	2200      	movs	r2, #0
 80118ba:	fbbc f9f3 	udiv	r9, ip, r3
 80118be:	4610      	mov	r0, r2
 80118c0:	fb03 ca19 	mls	sl, r3, r9, ip
 80118c4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80118c8:	2f09      	cmp	r7, #9
 80118ca:	d81b      	bhi.n	8011904 <_strtol_l.constprop.0+0xa8>
 80118cc:	463c      	mov	r4, r7
 80118ce:	42a3      	cmp	r3, r4
 80118d0:	dd27      	ble.n	8011922 <_strtol_l.constprop.0+0xc6>
 80118d2:	1c57      	adds	r7, r2, #1
 80118d4:	d007      	beq.n	80118e6 <_strtol_l.constprop.0+0x8a>
 80118d6:	4581      	cmp	r9, r0
 80118d8:	d320      	bcc.n	801191c <_strtol_l.constprop.0+0xc0>
 80118da:	d101      	bne.n	80118e0 <_strtol_l.constprop.0+0x84>
 80118dc:	45a2      	cmp	sl, r4
 80118de:	db1d      	blt.n	801191c <_strtol_l.constprop.0+0xc0>
 80118e0:	fb00 4003 	mla	r0, r0, r3, r4
 80118e4:	2201      	movs	r2, #1
 80118e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80118ea:	e7eb      	b.n	80118c4 <_strtol_l.constprop.0+0x68>
 80118ec:	2c2b      	cmp	r4, #43	@ 0x2b
 80118ee:	bf04      	itt	eq
 80118f0:	782c      	ldrbeq	r4, [r5, #0]
 80118f2:	1c95      	addeq	r5, r2, #2
 80118f4:	e7cf      	b.n	8011896 <_strtol_l.constprop.0+0x3a>
 80118f6:	2b00      	cmp	r3, #0
 80118f8:	d1da      	bne.n	80118b0 <_strtol_l.constprop.0+0x54>
 80118fa:	2c30      	cmp	r4, #48	@ 0x30
 80118fc:	bf0c      	ite	eq
 80118fe:	2308      	moveq	r3, #8
 8011900:	230a      	movne	r3, #10
 8011902:	e7d5      	b.n	80118b0 <_strtol_l.constprop.0+0x54>
 8011904:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8011908:	2f19      	cmp	r7, #25
 801190a:	d801      	bhi.n	8011910 <_strtol_l.constprop.0+0xb4>
 801190c:	3c37      	subs	r4, #55	@ 0x37
 801190e:	e7de      	b.n	80118ce <_strtol_l.constprop.0+0x72>
 8011910:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8011914:	2f19      	cmp	r7, #25
 8011916:	d804      	bhi.n	8011922 <_strtol_l.constprop.0+0xc6>
 8011918:	3c57      	subs	r4, #87	@ 0x57
 801191a:	e7d8      	b.n	80118ce <_strtol_l.constprop.0+0x72>
 801191c:	f04f 32ff 	mov.w	r2, #4294967295
 8011920:	e7e1      	b.n	80118e6 <_strtol_l.constprop.0+0x8a>
 8011922:	1c53      	adds	r3, r2, #1
 8011924:	d108      	bne.n	8011938 <_strtol_l.constprop.0+0xdc>
 8011926:	2322      	movs	r3, #34	@ 0x22
 8011928:	f8ce 3000 	str.w	r3, [lr]
 801192c:	4660      	mov	r0, ip
 801192e:	f1b8 0f00 	cmp.w	r8, #0
 8011932:	d0a0      	beq.n	8011876 <_strtol_l.constprop.0+0x1a>
 8011934:	1e69      	subs	r1, r5, #1
 8011936:	e006      	b.n	8011946 <_strtol_l.constprop.0+0xea>
 8011938:	b106      	cbz	r6, 801193c <_strtol_l.constprop.0+0xe0>
 801193a:	4240      	negs	r0, r0
 801193c:	f1b8 0f00 	cmp.w	r8, #0
 8011940:	d099      	beq.n	8011876 <_strtol_l.constprop.0+0x1a>
 8011942:	2a00      	cmp	r2, #0
 8011944:	d1f6      	bne.n	8011934 <_strtol_l.constprop.0+0xd8>
 8011946:	f8c8 1000 	str.w	r1, [r8]
 801194a:	e794      	b.n	8011876 <_strtol_l.constprop.0+0x1a>
 801194c:	08012ab1 	.word	0x08012ab1

08011950 <_strtol_r>:
 8011950:	f7ff bf84 	b.w	801185c <_strtol_l.constprop.0>

08011954 <__ascii_wctomb>:
 8011954:	4603      	mov	r3, r0
 8011956:	4608      	mov	r0, r1
 8011958:	b141      	cbz	r1, 801196c <__ascii_wctomb+0x18>
 801195a:	2aff      	cmp	r2, #255	@ 0xff
 801195c:	d904      	bls.n	8011968 <__ascii_wctomb+0x14>
 801195e:	228a      	movs	r2, #138	@ 0x8a
 8011960:	601a      	str	r2, [r3, #0]
 8011962:	f04f 30ff 	mov.w	r0, #4294967295
 8011966:	4770      	bx	lr
 8011968:	700a      	strb	r2, [r1, #0]
 801196a:	2001      	movs	r0, #1
 801196c:	4770      	bx	lr

0801196e <__ssputs_r>:
 801196e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011972:	688e      	ldr	r6, [r1, #8]
 8011974:	461f      	mov	r7, r3
 8011976:	42be      	cmp	r6, r7
 8011978:	680b      	ldr	r3, [r1, #0]
 801197a:	4682      	mov	sl, r0
 801197c:	460c      	mov	r4, r1
 801197e:	4690      	mov	r8, r2
 8011980:	d82d      	bhi.n	80119de <__ssputs_r+0x70>
 8011982:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011986:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801198a:	d026      	beq.n	80119da <__ssputs_r+0x6c>
 801198c:	6965      	ldr	r5, [r4, #20]
 801198e:	6909      	ldr	r1, [r1, #16]
 8011990:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011994:	eba3 0901 	sub.w	r9, r3, r1
 8011998:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801199c:	1c7b      	adds	r3, r7, #1
 801199e:	444b      	add	r3, r9
 80119a0:	106d      	asrs	r5, r5, #1
 80119a2:	429d      	cmp	r5, r3
 80119a4:	bf38      	it	cc
 80119a6:	461d      	movcc	r5, r3
 80119a8:	0553      	lsls	r3, r2, #21
 80119aa:	d527      	bpl.n	80119fc <__ssputs_r+0x8e>
 80119ac:	4629      	mov	r1, r5
 80119ae:	f7ff fa05 	bl	8010dbc <_malloc_r>
 80119b2:	4606      	mov	r6, r0
 80119b4:	b360      	cbz	r0, 8011a10 <__ssputs_r+0xa2>
 80119b6:	6921      	ldr	r1, [r4, #16]
 80119b8:	464a      	mov	r2, r9
 80119ba:	f7fd ffe6 	bl	800f98a <memcpy>
 80119be:	89a3      	ldrh	r3, [r4, #12]
 80119c0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80119c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80119c8:	81a3      	strh	r3, [r4, #12]
 80119ca:	6126      	str	r6, [r4, #16]
 80119cc:	6165      	str	r5, [r4, #20]
 80119ce:	444e      	add	r6, r9
 80119d0:	eba5 0509 	sub.w	r5, r5, r9
 80119d4:	6026      	str	r6, [r4, #0]
 80119d6:	60a5      	str	r5, [r4, #8]
 80119d8:	463e      	mov	r6, r7
 80119da:	42be      	cmp	r6, r7
 80119dc:	d900      	bls.n	80119e0 <__ssputs_r+0x72>
 80119de:	463e      	mov	r6, r7
 80119e0:	6820      	ldr	r0, [r4, #0]
 80119e2:	4632      	mov	r2, r6
 80119e4:	4641      	mov	r1, r8
 80119e6:	f000 f9c5 	bl	8011d74 <memmove>
 80119ea:	68a3      	ldr	r3, [r4, #8]
 80119ec:	1b9b      	subs	r3, r3, r6
 80119ee:	60a3      	str	r3, [r4, #8]
 80119f0:	6823      	ldr	r3, [r4, #0]
 80119f2:	4433      	add	r3, r6
 80119f4:	6023      	str	r3, [r4, #0]
 80119f6:	2000      	movs	r0, #0
 80119f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80119fc:	462a      	mov	r2, r5
 80119fe:	f000 fa15 	bl	8011e2c <_realloc_r>
 8011a02:	4606      	mov	r6, r0
 8011a04:	2800      	cmp	r0, #0
 8011a06:	d1e0      	bne.n	80119ca <__ssputs_r+0x5c>
 8011a08:	6921      	ldr	r1, [r4, #16]
 8011a0a:	4650      	mov	r0, sl
 8011a0c:	f7fe fe28 	bl	8010660 <_free_r>
 8011a10:	230c      	movs	r3, #12
 8011a12:	f8ca 3000 	str.w	r3, [sl]
 8011a16:	89a3      	ldrh	r3, [r4, #12]
 8011a18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011a1c:	81a3      	strh	r3, [r4, #12]
 8011a1e:	f04f 30ff 	mov.w	r0, #4294967295
 8011a22:	e7e9      	b.n	80119f8 <__ssputs_r+0x8a>

08011a24 <_svfiprintf_r>:
 8011a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a28:	4698      	mov	r8, r3
 8011a2a:	898b      	ldrh	r3, [r1, #12]
 8011a2c:	061b      	lsls	r3, r3, #24
 8011a2e:	b09d      	sub	sp, #116	@ 0x74
 8011a30:	4607      	mov	r7, r0
 8011a32:	460d      	mov	r5, r1
 8011a34:	4614      	mov	r4, r2
 8011a36:	d510      	bpl.n	8011a5a <_svfiprintf_r+0x36>
 8011a38:	690b      	ldr	r3, [r1, #16]
 8011a3a:	b973      	cbnz	r3, 8011a5a <_svfiprintf_r+0x36>
 8011a3c:	2140      	movs	r1, #64	@ 0x40
 8011a3e:	f7ff f9bd 	bl	8010dbc <_malloc_r>
 8011a42:	6028      	str	r0, [r5, #0]
 8011a44:	6128      	str	r0, [r5, #16]
 8011a46:	b930      	cbnz	r0, 8011a56 <_svfiprintf_r+0x32>
 8011a48:	230c      	movs	r3, #12
 8011a4a:	603b      	str	r3, [r7, #0]
 8011a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8011a50:	b01d      	add	sp, #116	@ 0x74
 8011a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a56:	2340      	movs	r3, #64	@ 0x40
 8011a58:	616b      	str	r3, [r5, #20]
 8011a5a:	2300      	movs	r3, #0
 8011a5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8011a5e:	2320      	movs	r3, #32
 8011a60:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011a64:	f8cd 800c 	str.w	r8, [sp, #12]
 8011a68:	2330      	movs	r3, #48	@ 0x30
 8011a6a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011c08 <_svfiprintf_r+0x1e4>
 8011a6e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011a72:	f04f 0901 	mov.w	r9, #1
 8011a76:	4623      	mov	r3, r4
 8011a78:	469a      	mov	sl, r3
 8011a7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011a7e:	b10a      	cbz	r2, 8011a84 <_svfiprintf_r+0x60>
 8011a80:	2a25      	cmp	r2, #37	@ 0x25
 8011a82:	d1f9      	bne.n	8011a78 <_svfiprintf_r+0x54>
 8011a84:	ebba 0b04 	subs.w	fp, sl, r4
 8011a88:	d00b      	beq.n	8011aa2 <_svfiprintf_r+0x7e>
 8011a8a:	465b      	mov	r3, fp
 8011a8c:	4622      	mov	r2, r4
 8011a8e:	4629      	mov	r1, r5
 8011a90:	4638      	mov	r0, r7
 8011a92:	f7ff ff6c 	bl	801196e <__ssputs_r>
 8011a96:	3001      	adds	r0, #1
 8011a98:	f000 80a7 	beq.w	8011bea <_svfiprintf_r+0x1c6>
 8011a9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011a9e:	445a      	add	r2, fp
 8011aa0:	9209      	str	r2, [sp, #36]	@ 0x24
 8011aa2:	f89a 3000 	ldrb.w	r3, [sl]
 8011aa6:	2b00      	cmp	r3, #0
 8011aa8:	f000 809f 	beq.w	8011bea <_svfiprintf_r+0x1c6>
 8011aac:	2300      	movs	r3, #0
 8011aae:	f04f 32ff 	mov.w	r2, #4294967295
 8011ab2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011ab6:	f10a 0a01 	add.w	sl, sl, #1
 8011aba:	9304      	str	r3, [sp, #16]
 8011abc:	9307      	str	r3, [sp, #28]
 8011abe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011ac2:	931a      	str	r3, [sp, #104]	@ 0x68
 8011ac4:	4654      	mov	r4, sl
 8011ac6:	2205      	movs	r2, #5
 8011ac8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011acc:	484e      	ldr	r0, [pc, #312]	@ (8011c08 <_svfiprintf_r+0x1e4>)
 8011ace:	f7ee fba7 	bl	8000220 <memchr>
 8011ad2:	9a04      	ldr	r2, [sp, #16]
 8011ad4:	b9d8      	cbnz	r0, 8011b0e <_svfiprintf_r+0xea>
 8011ad6:	06d0      	lsls	r0, r2, #27
 8011ad8:	bf44      	itt	mi
 8011ada:	2320      	movmi	r3, #32
 8011adc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011ae0:	0711      	lsls	r1, r2, #28
 8011ae2:	bf44      	itt	mi
 8011ae4:	232b      	movmi	r3, #43	@ 0x2b
 8011ae6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011aea:	f89a 3000 	ldrb.w	r3, [sl]
 8011aee:	2b2a      	cmp	r3, #42	@ 0x2a
 8011af0:	d015      	beq.n	8011b1e <_svfiprintf_r+0xfa>
 8011af2:	9a07      	ldr	r2, [sp, #28]
 8011af4:	4654      	mov	r4, sl
 8011af6:	2000      	movs	r0, #0
 8011af8:	f04f 0c0a 	mov.w	ip, #10
 8011afc:	4621      	mov	r1, r4
 8011afe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011b02:	3b30      	subs	r3, #48	@ 0x30
 8011b04:	2b09      	cmp	r3, #9
 8011b06:	d94b      	bls.n	8011ba0 <_svfiprintf_r+0x17c>
 8011b08:	b1b0      	cbz	r0, 8011b38 <_svfiprintf_r+0x114>
 8011b0a:	9207      	str	r2, [sp, #28]
 8011b0c:	e014      	b.n	8011b38 <_svfiprintf_r+0x114>
 8011b0e:	eba0 0308 	sub.w	r3, r0, r8
 8011b12:	fa09 f303 	lsl.w	r3, r9, r3
 8011b16:	4313      	orrs	r3, r2
 8011b18:	9304      	str	r3, [sp, #16]
 8011b1a:	46a2      	mov	sl, r4
 8011b1c:	e7d2      	b.n	8011ac4 <_svfiprintf_r+0xa0>
 8011b1e:	9b03      	ldr	r3, [sp, #12]
 8011b20:	1d19      	adds	r1, r3, #4
 8011b22:	681b      	ldr	r3, [r3, #0]
 8011b24:	9103      	str	r1, [sp, #12]
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	bfbb      	ittet	lt
 8011b2a:	425b      	neglt	r3, r3
 8011b2c:	f042 0202 	orrlt.w	r2, r2, #2
 8011b30:	9307      	strge	r3, [sp, #28]
 8011b32:	9307      	strlt	r3, [sp, #28]
 8011b34:	bfb8      	it	lt
 8011b36:	9204      	strlt	r2, [sp, #16]
 8011b38:	7823      	ldrb	r3, [r4, #0]
 8011b3a:	2b2e      	cmp	r3, #46	@ 0x2e
 8011b3c:	d10a      	bne.n	8011b54 <_svfiprintf_r+0x130>
 8011b3e:	7863      	ldrb	r3, [r4, #1]
 8011b40:	2b2a      	cmp	r3, #42	@ 0x2a
 8011b42:	d132      	bne.n	8011baa <_svfiprintf_r+0x186>
 8011b44:	9b03      	ldr	r3, [sp, #12]
 8011b46:	1d1a      	adds	r2, r3, #4
 8011b48:	681b      	ldr	r3, [r3, #0]
 8011b4a:	9203      	str	r2, [sp, #12]
 8011b4c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011b50:	3402      	adds	r4, #2
 8011b52:	9305      	str	r3, [sp, #20]
 8011b54:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011c18 <_svfiprintf_r+0x1f4>
 8011b58:	7821      	ldrb	r1, [r4, #0]
 8011b5a:	2203      	movs	r2, #3
 8011b5c:	4650      	mov	r0, sl
 8011b5e:	f7ee fb5f 	bl	8000220 <memchr>
 8011b62:	b138      	cbz	r0, 8011b74 <_svfiprintf_r+0x150>
 8011b64:	9b04      	ldr	r3, [sp, #16]
 8011b66:	eba0 000a 	sub.w	r0, r0, sl
 8011b6a:	2240      	movs	r2, #64	@ 0x40
 8011b6c:	4082      	lsls	r2, r0
 8011b6e:	4313      	orrs	r3, r2
 8011b70:	3401      	adds	r4, #1
 8011b72:	9304      	str	r3, [sp, #16]
 8011b74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b78:	4824      	ldr	r0, [pc, #144]	@ (8011c0c <_svfiprintf_r+0x1e8>)
 8011b7a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011b7e:	2206      	movs	r2, #6
 8011b80:	f7ee fb4e 	bl	8000220 <memchr>
 8011b84:	2800      	cmp	r0, #0
 8011b86:	d036      	beq.n	8011bf6 <_svfiprintf_r+0x1d2>
 8011b88:	4b21      	ldr	r3, [pc, #132]	@ (8011c10 <_svfiprintf_r+0x1ec>)
 8011b8a:	bb1b      	cbnz	r3, 8011bd4 <_svfiprintf_r+0x1b0>
 8011b8c:	9b03      	ldr	r3, [sp, #12]
 8011b8e:	3307      	adds	r3, #7
 8011b90:	f023 0307 	bic.w	r3, r3, #7
 8011b94:	3308      	adds	r3, #8
 8011b96:	9303      	str	r3, [sp, #12]
 8011b98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b9a:	4433      	add	r3, r6
 8011b9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8011b9e:	e76a      	b.n	8011a76 <_svfiprintf_r+0x52>
 8011ba0:	fb0c 3202 	mla	r2, ip, r2, r3
 8011ba4:	460c      	mov	r4, r1
 8011ba6:	2001      	movs	r0, #1
 8011ba8:	e7a8      	b.n	8011afc <_svfiprintf_r+0xd8>
 8011baa:	2300      	movs	r3, #0
 8011bac:	3401      	adds	r4, #1
 8011bae:	9305      	str	r3, [sp, #20]
 8011bb0:	4619      	mov	r1, r3
 8011bb2:	f04f 0c0a 	mov.w	ip, #10
 8011bb6:	4620      	mov	r0, r4
 8011bb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011bbc:	3a30      	subs	r2, #48	@ 0x30
 8011bbe:	2a09      	cmp	r2, #9
 8011bc0:	d903      	bls.n	8011bca <_svfiprintf_r+0x1a6>
 8011bc2:	2b00      	cmp	r3, #0
 8011bc4:	d0c6      	beq.n	8011b54 <_svfiprintf_r+0x130>
 8011bc6:	9105      	str	r1, [sp, #20]
 8011bc8:	e7c4      	b.n	8011b54 <_svfiprintf_r+0x130>
 8011bca:	fb0c 2101 	mla	r1, ip, r1, r2
 8011bce:	4604      	mov	r4, r0
 8011bd0:	2301      	movs	r3, #1
 8011bd2:	e7f0      	b.n	8011bb6 <_svfiprintf_r+0x192>
 8011bd4:	ab03      	add	r3, sp, #12
 8011bd6:	9300      	str	r3, [sp, #0]
 8011bd8:	462a      	mov	r2, r5
 8011bda:	4b0e      	ldr	r3, [pc, #56]	@ (8011c14 <_svfiprintf_r+0x1f0>)
 8011bdc:	a904      	add	r1, sp, #16
 8011bde:	4638      	mov	r0, r7
 8011be0:	f7fc ff30 	bl	800ea44 <_printf_float>
 8011be4:	1c42      	adds	r2, r0, #1
 8011be6:	4606      	mov	r6, r0
 8011be8:	d1d6      	bne.n	8011b98 <_svfiprintf_r+0x174>
 8011bea:	89ab      	ldrh	r3, [r5, #12]
 8011bec:	065b      	lsls	r3, r3, #25
 8011bee:	f53f af2d 	bmi.w	8011a4c <_svfiprintf_r+0x28>
 8011bf2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011bf4:	e72c      	b.n	8011a50 <_svfiprintf_r+0x2c>
 8011bf6:	ab03      	add	r3, sp, #12
 8011bf8:	9300      	str	r3, [sp, #0]
 8011bfa:	462a      	mov	r2, r5
 8011bfc:	4b05      	ldr	r3, [pc, #20]	@ (8011c14 <_svfiprintf_r+0x1f0>)
 8011bfe:	a904      	add	r1, sp, #16
 8011c00:	4638      	mov	r0, r7
 8011c02:	f7fd f9b7 	bl	800ef74 <_printf_i>
 8011c06:	e7ed      	b.n	8011be4 <_svfiprintf_r+0x1c0>
 8011c08:	08012bb1 	.word	0x08012bb1
 8011c0c:	08012bbb 	.word	0x08012bbb
 8011c10:	0800ea45 	.word	0x0800ea45
 8011c14:	0801196f 	.word	0x0801196f
 8011c18:	08012bb7 	.word	0x08012bb7

08011c1c <__sflush_r>:
 8011c1c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011c20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011c24:	0716      	lsls	r6, r2, #28
 8011c26:	4605      	mov	r5, r0
 8011c28:	460c      	mov	r4, r1
 8011c2a:	d454      	bmi.n	8011cd6 <__sflush_r+0xba>
 8011c2c:	684b      	ldr	r3, [r1, #4]
 8011c2e:	2b00      	cmp	r3, #0
 8011c30:	dc02      	bgt.n	8011c38 <__sflush_r+0x1c>
 8011c32:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011c34:	2b00      	cmp	r3, #0
 8011c36:	dd48      	ble.n	8011cca <__sflush_r+0xae>
 8011c38:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011c3a:	2e00      	cmp	r6, #0
 8011c3c:	d045      	beq.n	8011cca <__sflush_r+0xae>
 8011c3e:	2300      	movs	r3, #0
 8011c40:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011c44:	682f      	ldr	r7, [r5, #0]
 8011c46:	6a21      	ldr	r1, [r4, #32]
 8011c48:	602b      	str	r3, [r5, #0]
 8011c4a:	d030      	beq.n	8011cae <__sflush_r+0x92>
 8011c4c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011c4e:	89a3      	ldrh	r3, [r4, #12]
 8011c50:	0759      	lsls	r1, r3, #29
 8011c52:	d505      	bpl.n	8011c60 <__sflush_r+0x44>
 8011c54:	6863      	ldr	r3, [r4, #4]
 8011c56:	1ad2      	subs	r2, r2, r3
 8011c58:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011c5a:	b10b      	cbz	r3, 8011c60 <__sflush_r+0x44>
 8011c5c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011c5e:	1ad2      	subs	r2, r2, r3
 8011c60:	2300      	movs	r3, #0
 8011c62:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011c64:	6a21      	ldr	r1, [r4, #32]
 8011c66:	4628      	mov	r0, r5
 8011c68:	47b0      	blx	r6
 8011c6a:	1c43      	adds	r3, r0, #1
 8011c6c:	89a3      	ldrh	r3, [r4, #12]
 8011c6e:	d106      	bne.n	8011c7e <__sflush_r+0x62>
 8011c70:	6829      	ldr	r1, [r5, #0]
 8011c72:	291d      	cmp	r1, #29
 8011c74:	d82b      	bhi.n	8011cce <__sflush_r+0xb2>
 8011c76:	4a2a      	ldr	r2, [pc, #168]	@ (8011d20 <__sflush_r+0x104>)
 8011c78:	410a      	asrs	r2, r1
 8011c7a:	07d6      	lsls	r6, r2, #31
 8011c7c:	d427      	bmi.n	8011cce <__sflush_r+0xb2>
 8011c7e:	2200      	movs	r2, #0
 8011c80:	6062      	str	r2, [r4, #4]
 8011c82:	04d9      	lsls	r1, r3, #19
 8011c84:	6922      	ldr	r2, [r4, #16]
 8011c86:	6022      	str	r2, [r4, #0]
 8011c88:	d504      	bpl.n	8011c94 <__sflush_r+0x78>
 8011c8a:	1c42      	adds	r2, r0, #1
 8011c8c:	d101      	bne.n	8011c92 <__sflush_r+0x76>
 8011c8e:	682b      	ldr	r3, [r5, #0]
 8011c90:	b903      	cbnz	r3, 8011c94 <__sflush_r+0x78>
 8011c92:	6560      	str	r0, [r4, #84]	@ 0x54
 8011c94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011c96:	602f      	str	r7, [r5, #0]
 8011c98:	b1b9      	cbz	r1, 8011cca <__sflush_r+0xae>
 8011c9a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011c9e:	4299      	cmp	r1, r3
 8011ca0:	d002      	beq.n	8011ca8 <__sflush_r+0x8c>
 8011ca2:	4628      	mov	r0, r5
 8011ca4:	f7fe fcdc 	bl	8010660 <_free_r>
 8011ca8:	2300      	movs	r3, #0
 8011caa:	6363      	str	r3, [r4, #52]	@ 0x34
 8011cac:	e00d      	b.n	8011cca <__sflush_r+0xae>
 8011cae:	2301      	movs	r3, #1
 8011cb0:	4628      	mov	r0, r5
 8011cb2:	47b0      	blx	r6
 8011cb4:	4602      	mov	r2, r0
 8011cb6:	1c50      	adds	r0, r2, #1
 8011cb8:	d1c9      	bne.n	8011c4e <__sflush_r+0x32>
 8011cba:	682b      	ldr	r3, [r5, #0]
 8011cbc:	2b00      	cmp	r3, #0
 8011cbe:	d0c6      	beq.n	8011c4e <__sflush_r+0x32>
 8011cc0:	2b1d      	cmp	r3, #29
 8011cc2:	d001      	beq.n	8011cc8 <__sflush_r+0xac>
 8011cc4:	2b16      	cmp	r3, #22
 8011cc6:	d11e      	bne.n	8011d06 <__sflush_r+0xea>
 8011cc8:	602f      	str	r7, [r5, #0]
 8011cca:	2000      	movs	r0, #0
 8011ccc:	e022      	b.n	8011d14 <__sflush_r+0xf8>
 8011cce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011cd2:	b21b      	sxth	r3, r3
 8011cd4:	e01b      	b.n	8011d0e <__sflush_r+0xf2>
 8011cd6:	690f      	ldr	r7, [r1, #16]
 8011cd8:	2f00      	cmp	r7, #0
 8011cda:	d0f6      	beq.n	8011cca <__sflush_r+0xae>
 8011cdc:	0793      	lsls	r3, r2, #30
 8011cde:	680e      	ldr	r6, [r1, #0]
 8011ce0:	bf08      	it	eq
 8011ce2:	694b      	ldreq	r3, [r1, #20]
 8011ce4:	600f      	str	r7, [r1, #0]
 8011ce6:	bf18      	it	ne
 8011ce8:	2300      	movne	r3, #0
 8011cea:	eba6 0807 	sub.w	r8, r6, r7
 8011cee:	608b      	str	r3, [r1, #8]
 8011cf0:	f1b8 0f00 	cmp.w	r8, #0
 8011cf4:	dde9      	ble.n	8011cca <__sflush_r+0xae>
 8011cf6:	6a21      	ldr	r1, [r4, #32]
 8011cf8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011cfa:	4643      	mov	r3, r8
 8011cfc:	463a      	mov	r2, r7
 8011cfe:	4628      	mov	r0, r5
 8011d00:	47b0      	blx	r6
 8011d02:	2800      	cmp	r0, #0
 8011d04:	dc08      	bgt.n	8011d18 <__sflush_r+0xfc>
 8011d06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011d0e:	81a3      	strh	r3, [r4, #12]
 8011d10:	f04f 30ff 	mov.w	r0, #4294967295
 8011d14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011d18:	4407      	add	r7, r0
 8011d1a:	eba8 0800 	sub.w	r8, r8, r0
 8011d1e:	e7e7      	b.n	8011cf0 <__sflush_r+0xd4>
 8011d20:	dfbffffe 	.word	0xdfbffffe

08011d24 <_fflush_r>:
 8011d24:	b538      	push	{r3, r4, r5, lr}
 8011d26:	690b      	ldr	r3, [r1, #16]
 8011d28:	4605      	mov	r5, r0
 8011d2a:	460c      	mov	r4, r1
 8011d2c:	b913      	cbnz	r3, 8011d34 <_fflush_r+0x10>
 8011d2e:	2500      	movs	r5, #0
 8011d30:	4628      	mov	r0, r5
 8011d32:	bd38      	pop	{r3, r4, r5, pc}
 8011d34:	b118      	cbz	r0, 8011d3e <_fflush_r+0x1a>
 8011d36:	6a03      	ldr	r3, [r0, #32]
 8011d38:	b90b      	cbnz	r3, 8011d3e <_fflush_r+0x1a>
 8011d3a:	f7fd fcdb 	bl	800f6f4 <__sinit>
 8011d3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d42:	2b00      	cmp	r3, #0
 8011d44:	d0f3      	beq.n	8011d2e <_fflush_r+0xa>
 8011d46:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011d48:	07d0      	lsls	r0, r2, #31
 8011d4a:	d404      	bmi.n	8011d56 <_fflush_r+0x32>
 8011d4c:	0599      	lsls	r1, r3, #22
 8011d4e:	d402      	bmi.n	8011d56 <_fflush_r+0x32>
 8011d50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011d52:	f7fd fe18 	bl	800f986 <__retarget_lock_acquire_recursive>
 8011d56:	4628      	mov	r0, r5
 8011d58:	4621      	mov	r1, r4
 8011d5a:	f7ff ff5f 	bl	8011c1c <__sflush_r>
 8011d5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011d60:	07da      	lsls	r2, r3, #31
 8011d62:	4605      	mov	r5, r0
 8011d64:	d4e4      	bmi.n	8011d30 <_fflush_r+0xc>
 8011d66:	89a3      	ldrh	r3, [r4, #12]
 8011d68:	059b      	lsls	r3, r3, #22
 8011d6a:	d4e1      	bmi.n	8011d30 <_fflush_r+0xc>
 8011d6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011d6e:	f7fd fe0b 	bl	800f988 <__retarget_lock_release_recursive>
 8011d72:	e7dd      	b.n	8011d30 <_fflush_r+0xc>

08011d74 <memmove>:
 8011d74:	4288      	cmp	r0, r1
 8011d76:	b510      	push	{r4, lr}
 8011d78:	eb01 0402 	add.w	r4, r1, r2
 8011d7c:	d902      	bls.n	8011d84 <memmove+0x10>
 8011d7e:	4284      	cmp	r4, r0
 8011d80:	4623      	mov	r3, r4
 8011d82:	d807      	bhi.n	8011d94 <memmove+0x20>
 8011d84:	1e43      	subs	r3, r0, #1
 8011d86:	42a1      	cmp	r1, r4
 8011d88:	d008      	beq.n	8011d9c <memmove+0x28>
 8011d8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011d8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011d92:	e7f8      	b.n	8011d86 <memmove+0x12>
 8011d94:	4402      	add	r2, r0
 8011d96:	4601      	mov	r1, r0
 8011d98:	428a      	cmp	r2, r1
 8011d9a:	d100      	bne.n	8011d9e <memmove+0x2a>
 8011d9c:	bd10      	pop	{r4, pc}
 8011d9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011da2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011da6:	e7f7      	b.n	8011d98 <memmove+0x24>

08011da8 <_sbrk_r>:
 8011da8:	b538      	push	{r3, r4, r5, lr}
 8011daa:	4d06      	ldr	r5, [pc, #24]	@ (8011dc4 <_sbrk_r+0x1c>)
 8011dac:	2300      	movs	r3, #0
 8011dae:	4604      	mov	r4, r0
 8011db0:	4608      	mov	r0, r1
 8011db2:	602b      	str	r3, [r5, #0]
 8011db4:	f7f0 f8ea 	bl	8001f8c <_sbrk>
 8011db8:	1c43      	adds	r3, r0, #1
 8011dba:	d102      	bne.n	8011dc2 <_sbrk_r+0x1a>
 8011dbc:	682b      	ldr	r3, [r5, #0]
 8011dbe:	b103      	cbz	r3, 8011dc2 <_sbrk_r+0x1a>
 8011dc0:	6023      	str	r3, [r4, #0]
 8011dc2:	bd38      	pop	{r3, r4, r5, pc}
 8011dc4:	20000a74 	.word	0x20000a74

08011dc8 <__assert_func>:
 8011dc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011dca:	4614      	mov	r4, r2
 8011dcc:	461a      	mov	r2, r3
 8011dce:	4b09      	ldr	r3, [pc, #36]	@ (8011df4 <__assert_func+0x2c>)
 8011dd0:	681b      	ldr	r3, [r3, #0]
 8011dd2:	4605      	mov	r5, r0
 8011dd4:	68d8      	ldr	r0, [r3, #12]
 8011dd6:	b954      	cbnz	r4, 8011dee <__assert_func+0x26>
 8011dd8:	4b07      	ldr	r3, [pc, #28]	@ (8011df8 <__assert_func+0x30>)
 8011dda:	461c      	mov	r4, r3
 8011ddc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011de0:	9100      	str	r1, [sp, #0]
 8011de2:	462b      	mov	r3, r5
 8011de4:	4905      	ldr	r1, [pc, #20]	@ (8011dfc <__assert_func+0x34>)
 8011de6:	f000 f84f 	bl	8011e88 <fiprintf>
 8011dea:	f000 f85f 	bl	8011eac <abort>
 8011dee:	4b04      	ldr	r3, [pc, #16]	@ (8011e00 <__assert_func+0x38>)
 8011df0:	e7f4      	b.n	8011ddc <__assert_func+0x14>
 8011df2:	bf00      	nop
 8011df4:	20000208 	.word	0x20000208
 8011df8:	08012bfd 	.word	0x08012bfd
 8011dfc:	08012bcf 	.word	0x08012bcf
 8011e00:	08012bc2 	.word	0x08012bc2

08011e04 <_calloc_r>:
 8011e04:	b570      	push	{r4, r5, r6, lr}
 8011e06:	fba1 5402 	umull	r5, r4, r1, r2
 8011e0a:	b93c      	cbnz	r4, 8011e1c <_calloc_r+0x18>
 8011e0c:	4629      	mov	r1, r5
 8011e0e:	f7fe ffd5 	bl	8010dbc <_malloc_r>
 8011e12:	4606      	mov	r6, r0
 8011e14:	b928      	cbnz	r0, 8011e22 <_calloc_r+0x1e>
 8011e16:	2600      	movs	r6, #0
 8011e18:	4630      	mov	r0, r6
 8011e1a:	bd70      	pop	{r4, r5, r6, pc}
 8011e1c:	220c      	movs	r2, #12
 8011e1e:	6002      	str	r2, [r0, #0]
 8011e20:	e7f9      	b.n	8011e16 <_calloc_r+0x12>
 8011e22:	462a      	mov	r2, r5
 8011e24:	4621      	mov	r1, r4
 8011e26:	f7fd fd1f 	bl	800f868 <memset>
 8011e2a:	e7f5      	b.n	8011e18 <_calloc_r+0x14>

08011e2c <_realloc_r>:
 8011e2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e30:	4680      	mov	r8, r0
 8011e32:	4615      	mov	r5, r2
 8011e34:	460c      	mov	r4, r1
 8011e36:	b921      	cbnz	r1, 8011e42 <_realloc_r+0x16>
 8011e38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011e3c:	4611      	mov	r1, r2
 8011e3e:	f7fe bfbd 	b.w	8010dbc <_malloc_r>
 8011e42:	b92a      	cbnz	r2, 8011e50 <_realloc_r+0x24>
 8011e44:	f7fe fc0c 	bl	8010660 <_free_r>
 8011e48:	2400      	movs	r4, #0
 8011e4a:	4620      	mov	r0, r4
 8011e4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e50:	f000 f833 	bl	8011eba <_malloc_usable_size_r>
 8011e54:	4285      	cmp	r5, r0
 8011e56:	4606      	mov	r6, r0
 8011e58:	d802      	bhi.n	8011e60 <_realloc_r+0x34>
 8011e5a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8011e5e:	d8f4      	bhi.n	8011e4a <_realloc_r+0x1e>
 8011e60:	4629      	mov	r1, r5
 8011e62:	4640      	mov	r0, r8
 8011e64:	f7fe ffaa 	bl	8010dbc <_malloc_r>
 8011e68:	4607      	mov	r7, r0
 8011e6a:	2800      	cmp	r0, #0
 8011e6c:	d0ec      	beq.n	8011e48 <_realloc_r+0x1c>
 8011e6e:	42b5      	cmp	r5, r6
 8011e70:	462a      	mov	r2, r5
 8011e72:	4621      	mov	r1, r4
 8011e74:	bf28      	it	cs
 8011e76:	4632      	movcs	r2, r6
 8011e78:	f7fd fd87 	bl	800f98a <memcpy>
 8011e7c:	4621      	mov	r1, r4
 8011e7e:	4640      	mov	r0, r8
 8011e80:	f7fe fbee 	bl	8010660 <_free_r>
 8011e84:	463c      	mov	r4, r7
 8011e86:	e7e0      	b.n	8011e4a <_realloc_r+0x1e>

08011e88 <fiprintf>:
 8011e88:	b40e      	push	{r1, r2, r3}
 8011e8a:	b503      	push	{r0, r1, lr}
 8011e8c:	4601      	mov	r1, r0
 8011e8e:	ab03      	add	r3, sp, #12
 8011e90:	4805      	ldr	r0, [pc, #20]	@ (8011ea8 <fiprintf+0x20>)
 8011e92:	f853 2b04 	ldr.w	r2, [r3], #4
 8011e96:	6800      	ldr	r0, [r0, #0]
 8011e98:	9301      	str	r3, [sp, #4]
 8011e9a:	f000 f83f 	bl	8011f1c <_vfiprintf_r>
 8011e9e:	b002      	add	sp, #8
 8011ea0:	f85d eb04 	ldr.w	lr, [sp], #4
 8011ea4:	b003      	add	sp, #12
 8011ea6:	4770      	bx	lr
 8011ea8:	20000208 	.word	0x20000208

08011eac <abort>:
 8011eac:	b508      	push	{r3, lr}
 8011eae:	2006      	movs	r0, #6
 8011eb0:	f000 fa08 	bl	80122c4 <raise>
 8011eb4:	2001      	movs	r0, #1
 8011eb6:	f7ef fff1 	bl	8001e9c <_exit>

08011eba <_malloc_usable_size_r>:
 8011eba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011ebe:	1f18      	subs	r0, r3, #4
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	bfbc      	itt	lt
 8011ec4:	580b      	ldrlt	r3, [r1, r0]
 8011ec6:	18c0      	addlt	r0, r0, r3
 8011ec8:	4770      	bx	lr

08011eca <__sfputc_r>:
 8011eca:	6893      	ldr	r3, [r2, #8]
 8011ecc:	3b01      	subs	r3, #1
 8011ece:	2b00      	cmp	r3, #0
 8011ed0:	b410      	push	{r4}
 8011ed2:	6093      	str	r3, [r2, #8]
 8011ed4:	da08      	bge.n	8011ee8 <__sfputc_r+0x1e>
 8011ed6:	6994      	ldr	r4, [r2, #24]
 8011ed8:	42a3      	cmp	r3, r4
 8011eda:	db01      	blt.n	8011ee0 <__sfputc_r+0x16>
 8011edc:	290a      	cmp	r1, #10
 8011ede:	d103      	bne.n	8011ee8 <__sfputc_r+0x1e>
 8011ee0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011ee4:	f000 b932 	b.w	801214c <__swbuf_r>
 8011ee8:	6813      	ldr	r3, [r2, #0]
 8011eea:	1c58      	adds	r0, r3, #1
 8011eec:	6010      	str	r0, [r2, #0]
 8011eee:	7019      	strb	r1, [r3, #0]
 8011ef0:	4608      	mov	r0, r1
 8011ef2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011ef6:	4770      	bx	lr

08011ef8 <__sfputs_r>:
 8011ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011efa:	4606      	mov	r6, r0
 8011efc:	460f      	mov	r7, r1
 8011efe:	4614      	mov	r4, r2
 8011f00:	18d5      	adds	r5, r2, r3
 8011f02:	42ac      	cmp	r4, r5
 8011f04:	d101      	bne.n	8011f0a <__sfputs_r+0x12>
 8011f06:	2000      	movs	r0, #0
 8011f08:	e007      	b.n	8011f1a <__sfputs_r+0x22>
 8011f0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011f0e:	463a      	mov	r2, r7
 8011f10:	4630      	mov	r0, r6
 8011f12:	f7ff ffda 	bl	8011eca <__sfputc_r>
 8011f16:	1c43      	adds	r3, r0, #1
 8011f18:	d1f3      	bne.n	8011f02 <__sfputs_r+0xa>
 8011f1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011f1c <_vfiprintf_r>:
 8011f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f20:	460d      	mov	r5, r1
 8011f22:	b09d      	sub	sp, #116	@ 0x74
 8011f24:	4614      	mov	r4, r2
 8011f26:	4698      	mov	r8, r3
 8011f28:	4606      	mov	r6, r0
 8011f2a:	b118      	cbz	r0, 8011f34 <_vfiprintf_r+0x18>
 8011f2c:	6a03      	ldr	r3, [r0, #32]
 8011f2e:	b90b      	cbnz	r3, 8011f34 <_vfiprintf_r+0x18>
 8011f30:	f7fd fbe0 	bl	800f6f4 <__sinit>
 8011f34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011f36:	07d9      	lsls	r1, r3, #31
 8011f38:	d405      	bmi.n	8011f46 <_vfiprintf_r+0x2a>
 8011f3a:	89ab      	ldrh	r3, [r5, #12]
 8011f3c:	059a      	lsls	r2, r3, #22
 8011f3e:	d402      	bmi.n	8011f46 <_vfiprintf_r+0x2a>
 8011f40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011f42:	f7fd fd20 	bl	800f986 <__retarget_lock_acquire_recursive>
 8011f46:	89ab      	ldrh	r3, [r5, #12]
 8011f48:	071b      	lsls	r3, r3, #28
 8011f4a:	d501      	bpl.n	8011f50 <_vfiprintf_r+0x34>
 8011f4c:	692b      	ldr	r3, [r5, #16]
 8011f4e:	b99b      	cbnz	r3, 8011f78 <_vfiprintf_r+0x5c>
 8011f50:	4629      	mov	r1, r5
 8011f52:	4630      	mov	r0, r6
 8011f54:	f000 f938 	bl	80121c8 <__swsetup_r>
 8011f58:	b170      	cbz	r0, 8011f78 <_vfiprintf_r+0x5c>
 8011f5a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011f5c:	07dc      	lsls	r4, r3, #31
 8011f5e:	d504      	bpl.n	8011f6a <_vfiprintf_r+0x4e>
 8011f60:	f04f 30ff 	mov.w	r0, #4294967295
 8011f64:	b01d      	add	sp, #116	@ 0x74
 8011f66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f6a:	89ab      	ldrh	r3, [r5, #12]
 8011f6c:	0598      	lsls	r0, r3, #22
 8011f6e:	d4f7      	bmi.n	8011f60 <_vfiprintf_r+0x44>
 8011f70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011f72:	f7fd fd09 	bl	800f988 <__retarget_lock_release_recursive>
 8011f76:	e7f3      	b.n	8011f60 <_vfiprintf_r+0x44>
 8011f78:	2300      	movs	r3, #0
 8011f7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8011f7c:	2320      	movs	r3, #32
 8011f7e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011f82:	f8cd 800c 	str.w	r8, [sp, #12]
 8011f86:	2330      	movs	r3, #48	@ 0x30
 8011f88:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012138 <_vfiprintf_r+0x21c>
 8011f8c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011f90:	f04f 0901 	mov.w	r9, #1
 8011f94:	4623      	mov	r3, r4
 8011f96:	469a      	mov	sl, r3
 8011f98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011f9c:	b10a      	cbz	r2, 8011fa2 <_vfiprintf_r+0x86>
 8011f9e:	2a25      	cmp	r2, #37	@ 0x25
 8011fa0:	d1f9      	bne.n	8011f96 <_vfiprintf_r+0x7a>
 8011fa2:	ebba 0b04 	subs.w	fp, sl, r4
 8011fa6:	d00b      	beq.n	8011fc0 <_vfiprintf_r+0xa4>
 8011fa8:	465b      	mov	r3, fp
 8011faa:	4622      	mov	r2, r4
 8011fac:	4629      	mov	r1, r5
 8011fae:	4630      	mov	r0, r6
 8011fb0:	f7ff ffa2 	bl	8011ef8 <__sfputs_r>
 8011fb4:	3001      	adds	r0, #1
 8011fb6:	f000 80a7 	beq.w	8012108 <_vfiprintf_r+0x1ec>
 8011fba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011fbc:	445a      	add	r2, fp
 8011fbe:	9209      	str	r2, [sp, #36]	@ 0x24
 8011fc0:	f89a 3000 	ldrb.w	r3, [sl]
 8011fc4:	2b00      	cmp	r3, #0
 8011fc6:	f000 809f 	beq.w	8012108 <_vfiprintf_r+0x1ec>
 8011fca:	2300      	movs	r3, #0
 8011fcc:	f04f 32ff 	mov.w	r2, #4294967295
 8011fd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011fd4:	f10a 0a01 	add.w	sl, sl, #1
 8011fd8:	9304      	str	r3, [sp, #16]
 8011fda:	9307      	str	r3, [sp, #28]
 8011fdc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011fe0:	931a      	str	r3, [sp, #104]	@ 0x68
 8011fe2:	4654      	mov	r4, sl
 8011fe4:	2205      	movs	r2, #5
 8011fe6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011fea:	4853      	ldr	r0, [pc, #332]	@ (8012138 <_vfiprintf_r+0x21c>)
 8011fec:	f7ee f918 	bl	8000220 <memchr>
 8011ff0:	9a04      	ldr	r2, [sp, #16]
 8011ff2:	b9d8      	cbnz	r0, 801202c <_vfiprintf_r+0x110>
 8011ff4:	06d1      	lsls	r1, r2, #27
 8011ff6:	bf44      	itt	mi
 8011ff8:	2320      	movmi	r3, #32
 8011ffa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011ffe:	0713      	lsls	r3, r2, #28
 8012000:	bf44      	itt	mi
 8012002:	232b      	movmi	r3, #43	@ 0x2b
 8012004:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012008:	f89a 3000 	ldrb.w	r3, [sl]
 801200c:	2b2a      	cmp	r3, #42	@ 0x2a
 801200e:	d015      	beq.n	801203c <_vfiprintf_r+0x120>
 8012010:	9a07      	ldr	r2, [sp, #28]
 8012012:	4654      	mov	r4, sl
 8012014:	2000      	movs	r0, #0
 8012016:	f04f 0c0a 	mov.w	ip, #10
 801201a:	4621      	mov	r1, r4
 801201c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012020:	3b30      	subs	r3, #48	@ 0x30
 8012022:	2b09      	cmp	r3, #9
 8012024:	d94b      	bls.n	80120be <_vfiprintf_r+0x1a2>
 8012026:	b1b0      	cbz	r0, 8012056 <_vfiprintf_r+0x13a>
 8012028:	9207      	str	r2, [sp, #28]
 801202a:	e014      	b.n	8012056 <_vfiprintf_r+0x13a>
 801202c:	eba0 0308 	sub.w	r3, r0, r8
 8012030:	fa09 f303 	lsl.w	r3, r9, r3
 8012034:	4313      	orrs	r3, r2
 8012036:	9304      	str	r3, [sp, #16]
 8012038:	46a2      	mov	sl, r4
 801203a:	e7d2      	b.n	8011fe2 <_vfiprintf_r+0xc6>
 801203c:	9b03      	ldr	r3, [sp, #12]
 801203e:	1d19      	adds	r1, r3, #4
 8012040:	681b      	ldr	r3, [r3, #0]
 8012042:	9103      	str	r1, [sp, #12]
 8012044:	2b00      	cmp	r3, #0
 8012046:	bfbb      	ittet	lt
 8012048:	425b      	neglt	r3, r3
 801204a:	f042 0202 	orrlt.w	r2, r2, #2
 801204e:	9307      	strge	r3, [sp, #28]
 8012050:	9307      	strlt	r3, [sp, #28]
 8012052:	bfb8      	it	lt
 8012054:	9204      	strlt	r2, [sp, #16]
 8012056:	7823      	ldrb	r3, [r4, #0]
 8012058:	2b2e      	cmp	r3, #46	@ 0x2e
 801205a:	d10a      	bne.n	8012072 <_vfiprintf_r+0x156>
 801205c:	7863      	ldrb	r3, [r4, #1]
 801205e:	2b2a      	cmp	r3, #42	@ 0x2a
 8012060:	d132      	bne.n	80120c8 <_vfiprintf_r+0x1ac>
 8012062:	9b03      	ldr	r3, [sp, #12]
 8012064:	1d1a      	adds	r2, r3, #4
 8012066:	681b      	ldr	r3, [r3, #0]
 8012068:	9203      	str	r2, [sp, #12]
 801206a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801206e:	3402      	adds	r4, #2
 8012070:	9305      	str	r3, [sp, #20]
 8012072:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012148 <_vfiprintf_r+0x22c>
 8012076:	7821      	ldrb	r1, [r4, #0]
 8012078:	2203      	movs	r2, #3
 801207a:	4650      	mov	r0, sl
 801207c:	f7ee f8d0 	bl	8000220 <memchr>
 8012080:	b138      	cbz	r0, 8012092 <_vfiprintf_r+0x176>
 8012082:	9b04      	ldr	r3, [sp, #16]
 8012084:	eba0 000a 	sub.w	r0, r0, sl
 8012088:	2240      	movs	r2, #64	@ 0x40
 801208a:	4082      	lsls	r2, r0
 801208c:	4313      	orrs	r3, r2
 801208e:	3401      	adds	r4, #1
 8012090:	9304      	str	r3, [sp, #16]
 8012092:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012096:	4829      	ldr	r0, [pc, #164]	@ (801213c <_vfiprintf_r+0x220>)
 8012098:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801209c:	2206      	movs	r2, #6
 801209e:	f7ee f8bf 	bl	8000220 <memchr>
 80120a2:	2800      	cmp	r0, #0
 80120a4:	d03f      	beq.n	8012126 <_vfiprintf_r+0x20a>
 80120a6:	4b26      	ldr	r3, [pc, #152]	@ (8012140 <_vfiprintf_r+0x224>)
 80120a8:	bb1b      	cbnz	r3, 80120f2 <_vfiprintf_r+0x1d6>
 80120aa:	9b03      	ldr	r3, [sp, #12]
 80120ac:	3307      	adds	r3, #7
 80120ae:	f023 0307 	bic.w	r3, r3, #7
 80120b2:	3308      	adds	r3, #8
 80120b4:	9303      	str	r3, [sp, #12]
 80120b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80120b8:	443b      	add	r3, r7
 80120ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80120bc:	e76a      	b.n	8011f94 <_vfiprintf_r+0x78>
 80120be:	fb0c 3202 	mla	r2, ip, r2, r3
 80120c2:	460c      	mov	r4, r1
 80120c4:	2001      	movs	r0, #1
 80120c6:	e7a8      	b.n	801201a <_vfiprintf_r+0xfe>
 80120c8:	2300      	movs	r3, #0
 80120ca:	3401      	adds	r4, #1
 80120cc:	9305      	str	r3, [sp, #20]
 80120ce:	4619      	mov	r1, r3
 80120d0:	f04f 0c0a 	mov.w	ip, #10
 80120d4:	4620      	mov	r0, r4
 80120d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80120da:	3a30      	subs	r2, #48	@ 0x30
 80120dc:	2a09      	cmp	r2, #9
 80120de:	d903      	bls.n	80120e8 <_vfiprintf_r+0x1cc>
 80120e0:	2b00      	cmp	r3, #0
 80120e2:	d0c6      	beq.n	8012072 <_vfiprintf_r+0x156>
 80120e4:	9105      	str	r1, [sp, #20]
 80120e6:	e7c4      	b.n	8012072 <_vfiprintf_r+0x156>
 80120e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80120ec:	4604      	mov	r4, r0
 80120ee:	2301      	movs	r3, #1
 80120f0:	e7f0      	b.n	80120d4 <_vfiprintf_r+0x1b8>
 80120f2:	ab03      	add	r3, sp, #12
 80120f4:	9300      	str	r3, [sp, #0]
 80120f6:	462a      	mov	r2, r5
 80120f8:	4b12      	ldr	r3, [pc, #72]	@ (8012144 <_vfiprintf_r+0x228>)
 80120fa:	a904      	add	r1, sp, #16
 80120fc:	4630      	mov	r0, r6
 80120fe:	f7fc fca1 	bl	800ea44 <_printf_float>
 8012102:	4607      	mov	r7, r0
 8012104:	1c78      	adds	r0, r7, #1
 8012106:	d1d6      	bne.n	80120b6 <_vfiprintf_r+0x19a>
 8012108:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801210a:	07d9      	lsls	r1, r3, #31
 801210c:	d405      	bmi.n	801211a <_vfiprintf_r+0x1fe>
 801210e:	89ab      	ldrh	r3, [r5, #12]
 8012110:	059a      	lsls	r2, r3, #22
 8012112:	d402      	bmi.n	801211a <_vfiprintf_r+0x1fe>
 8012114:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012116:	f7fd fc37 	bl	800f988 <__retarget_lock_release_recursive>
 801211a:	89ab      	ldrh	r3, [r5, #12]
 801211c:	065b      	lsls	r3, r3, #25
 801211e:	f53f af1f 	bmi.w	8011f60 <_vfiprintf_r+0x44>
 8012122:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012124:	e71e      	b.n	8011f64 <_vfiprintf_r+0x48>
 8012126:	ab03      	add	r3, sp, #12
 8012128:	9300      	str	r3, [sp, #0]
 801212a:	462a      	mov	r2, r5
 801212c:	4b05      	ldr	r3, [pc, #20]	@ (8012144 <_vfiprintf_r+0x228>)
 801212e:	a904      	add	r1, sp, #16
 8012130:	4630      	mov	r0, r6
 8012132:	f7fc ff1f 	bl	800ef74 <_printf_i>
 8012136:	e7e4      	b.n	8012102 <_vfiprintf_r+0x1e6>
 8012138:	08012bb1 	.word	0x08012bb1
 801213c:	08012bbb 	.word	0x08012bbb
 8012140:	0800ea45 	.word	0x0800ea45
 8012144:	08011ef9 	.word	0x08011ef9
 8012148:	08012bb7 	.word	0x08012bb7

0801214c <__swbuf_r>:
 801214c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801214e:	460e      	mov	r6, r1
 8012150:	4614      	mov	r4, r2
 8012152:	4605      	mov	r5, r0
 8012154:	b118      	cbz	r0, 801215e <__swbuf_r+0x12>
 8012156:	6a03      	ldr	r3, [r0, #32]
 8012158:	b90b      	cbnz	r3, 801215e <__swbuf_r+0x12>
 801215a:	f7fd facb 	bl	800f6f4 <__sinit>
 801215e:	69a3      	ldr	r3, [r4, #24]
 8012160:	60a3      	str	r3, [r4, #8]
 8012162:	89a3      	ldrh	r3, [r4, #12]
 8012164:	071a      	lsls	r2, r3, #28
 8012166:	d501      	bpl.n	801216c <__swbuf_r+0x20>
 8012168:	6923      	ldr	r3, [r4, #16]
 801216a:	b943      	cbnz	r3, 801217e <__swbuf_r+0x32>
 801216c:	4621      	mov	r1, r4
 801216e:	4628      	mov	r0, r5
 8012170:	f000 f82a 	bl	80121c8 <__swsetup_r>
 8012174:	b118      	cbz	r0, 801217e <__swbuf_r+0x32>
 8012176:	f04f 37ff 	mov.w	r7, #4294967295
 801217a:	4638      	mov	r0, r7
 801217c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801217e:	6823      	ldr	r3, [r4, #0]
 8012180:	6922      	ldr	r2, [r4, #16]
 8012182:	1a98      	subs	r0, r3, r2
 8012184:	6963      	ldr	r3, [r4, #20]
 8012186:	b2f6      	uxtb	r6, r6
 8012188:	4283      	cmp	r3, r0
 801218a:	4637      	mov	r7, r6
 801218c:	dc05      	bgt.n	801219a <__swbuf_r+0x4e>
 801218e:	4621      	mov	r1, r4
 8012190:	4628      	mov	r0, r5
 8012192:	f7ff fdc7 	bl	8011d24 <_fflush_r>
 8012196:	2800      	cmp	r0, #0
 8012198:	d1ed      	bne.n	8012176 <__swbuf_r+0x2a>
 801219a:	68a3      	ldr	r3, [r4, #8]
 801219c:	3b01      	subs	r3, #1
 801219e:	60a3      	str	r3, [r4, #8]
 80121a0:	6823      	ldr	r3, [r4, #0]
 80121a2:	1c5a      	adds	r2, r3, #1
 80121a4:	6022      	str	r2, [r4, #0]
 80121a6:	701e      	strb	r6, [r3, #0]
 80121a8:	6962      	ldr	r2, [r4, #20]
 80121aa:	1c43      	adds	r3, r0, #1
 80121ac:	429a      	cmp	r2, r3
 80121ae:	d004      	beq.n	80121ba <__swbuf_r+0x6e>
 80121b0:	89a3      	ldrh	r3, [r4, #12]
 80121b2:	07db      	lsls	r3, r3, #31
 80121b4:	d5e1      	bpl.n	801217a <__swbuf_r+0x2e>
 80121b6:	2e0a      	cmp	r6, #10
 80121b8:	d1df      	bne.n	801217a <__swbuf_r+0x2e>
 80121ba:	4621      	mov	r1, r4
 80121bc:	4628      	mov	r0, r5
 80121be:	f7ff fdb1 	bl	8011d24 <_fflush_r>
 80121c2:	2800      	cmp	r0, #0
 80121c4:	d0d9      	beq.n	801217a <__swbuf_r+0x2e>
 80121c6:	e7d6      	b.n	8012176 <__swbuf_r+0x2a>

080121c8 <__swsetup_r>:
 80121c8:	b538      	push	{r3, r4, r5, lr}
 80121ca:	4b29      	ldr	r3, [pc, #164]	@ (8012270 <__swsetup_r+0xa8>)
 80121cc:	4605      	mov	r5, r0
 80121ce:	6818      	ldr	r0, [r3, #0]
 80121d0:	460c      	mov	r4, r1
 80121d2:	b118      	cbz	r0, 80121dc <__swsetup_r+0x14>
 80121d4:	6a03      	ldr	r3, [r0, #32]
 80121d6:	b90b      	cbnz	r3, 80121dc <__swsetup_r+0x14>
 80121d8:	f7fd fa8c 	bl	800f6f4 <__sinit>
 80121dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80121e0:	0719      	lsls	r1, r3, #28
 80121e2:	d422      	bmi.n	801222a <__swsetup_r+0x62>
 80121e4:	06da      	lsls	r2, r3, #27
 80121e6:	d407      	bmi.n	80121f8 <__swsetup_r+0x30>
 80121e8:	2209      	movs	r2, #9
 80121ea:	602a      	str	r2, [r5, #0]
 80121ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80121f0:	81a3      	strh	r3, [r4, #12]
 80121f2:	f04f 30ff 	mov.w	r0, #4294967295
 80121f6:	e033      	b.n	8012260 <__swsetup_r+0x98>
 80121f8:	0758      	lsls	r0, r3, #29
 80121fa:	d512      	bpl.n	8012222 <__swsetup_r+0x5a>
 80121fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80121fe:	b141      	cbz	r1, 8012212 <__swsetup_r+0x4a>
 8012200:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012204:	4299      	cmp	r1, r3
 8012206:	d002      	beq.n	801220e <__swsetup_r+0x46>
 8012208:	4628      	mov	r0, r5
 801220a:	f7fe fa29 	bl	8010660 <_free_r>
 801220e:	2300      	movs	r3, #0
 8012210:	6363      	str	r3, [r4, #52]	@ 0x34
 8012212:	89a3      	ldrh	r3, [r4, #12]
 8012214:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012218:	81a3      	strh	r3, [r4, #12]
 801221a:	2300      	movs	r3, #0
 801221c:	6063      	str	r3, [r4, #4]
 801221e:	6923      	ldr	r3, [r4, #16]
 8012220:	6023      	str	r3, [r4, #0]
 8012222:	89a3      	ldrh	r3, [r4, #12]
 8012224:	f043 0308 	orr.w	r3, r3, #8
 8012228:	81a3      	strh	r3, [r4, #12]
 801222a:	6923      	ldr	r3, [r4, #16]
 801222c:	b94b      	cbnz	r3, 8012242 <__swsetup_r+0x7a>
 801222e:	89a3      	ldrh	r3, [r4, #12]
 8012230:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012234:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012238:	d003      	beq.n	8012242 <__swsetup_r+0x7a>
 801223a:	4621      	mov	r1, r4
 801223c:	4628      	mov	r0, r5
 801223e:	f000 f883 	bl	8012348 <__smakebuf_r>
 8012242:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012246:	f013 0201 	ands.w	r2, r3, #1
 801224a:	d00a      	beq.n	8012262 <__swsetup_r+0x9a>
 801224c:	2200      	movs	r2, #0
 801224e:	60a2      	str	r2, [r4, #8]
 8012250:	6962      	ldr	r2, [r4, #20]
 8012252:	4252      	negs	r2, r2
 8012254:	61a2      	str	r2, [r4, #24]
 8012256:	6922      	ldr	r2, [r4, #16]
 8012258:	b942      	cbnz	r2, 801226c <__swsetup_r+0xa4>
 801225a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801225e:	d1c5      	bne.n	80121ec <__swsetup_r+0x24>
 8012260:	bd38      	pop	{r3, r4, r5, pc}
 8012262:	0799      	lsls	r1, r3, #30
 8012264:	bf58      	it	pl
 8012266:	6962      	ldrpl	r2, [r4, #20]
 8012268:	60a2      	str	r2, [r4, #8]
 801226a:	e7f4      	b.n	8012256 <__swsetup_r+0x8e>
 801226c:	2000      	movs	r0, #0
 801226e:	e7f7      	b.n	8012260 <__swsetup_r+0x98>
 8012270:	20000208 	.word	0x20000208

08012274 <_raise_r>:
 8012274:	291f      	cmp	r1, #31
 8012276:	b538      	push	{r3, r4, r5, lr}
 8012278:	4605      	mov	r5, r0
 801227a:	460c      	mov	r4, r1
 801227c:	d904      	bls.n	8012288 <_raise_r+0x14>
 801227e:	2316      	movs	r3, #22
 8012280:	6003      	str	r3, [r0, #0]
 8012282:	f04f 30ff 	mov.w	r0, #4294967295
 8012286:	bd38      	pop	{r3, r4, r5, pc}
 8012288:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801228a:	b112      	cbz	r2, 8012292 <_raise_r+0x1e>
 801228c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012290:	b94b      	cbnz	r3, 80122a6 <_raise_r+0x32>
 8012292:	4628      	mov	r0, r5
 8012294:	f000 f830 	bl	80122f8 <_getpid_r>
 8012298:	4622      	mov	r2, r4
 801229a:	4601      	mov	r1, r0
 801229c:	4628      	mov	r0, r5
 801229e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80122a2:	f000 b817 	b.w	80122d4 <_kill_r>
 80122a6:	2b01      	cmp	r3, #1
 80122a8:	d00a      	beq.n	80122c0 <_raise_r+0x4c>
 80122aa:	1c59      	adds	r1, r3, #1
 80122ac:	d103      	bne.n	80122b6 <_raise_r+0x42>
 80122ae:	2316      	movs	r3, #22
 80122b0:	6003      	str	r3, [r0, #0]
 80122b2:	2001      	movs	r0, #1
 80122b4:	e7e7      	b.n	8012286 <_raise_r+0x12>
 80122b6:	2100      	movs	r1, #0
 80122b8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80122bc:	4620      	mov	r0, r4
 80122be:	4798      	blx	r3
 80122c0:	2000      	movs	r0, #0
 80122c2:	e7e0      	b.n	8012286 <_raise_r+0x12>

080122c4 <raise>:
 80122c4:	4b02      	ldr	r3, [pc, #8]	@ (80122d0 <raise+0xc>)
 80122c6:	4601      	mov	r1, r0
 80122c8:	6818      	ldr	r0, [r3, #0]
 80122ca:	f7ff bfd3 	b.w	8012274 <_raise_r>
 80122ce:	bf00      	nop
 80122d0:	20000208 	.word	0x20000208

080122d4 <_kill_r>:
 80122d4:	b538      	push	{r3, r4, r5, lr}
 80122d6:	4d07      	ldr	r5, [pc, #28]	@ (80122f4 <_kill_r+0x20>)
 80122d8:	2300      	movs	r3, #0
 80122da:	4604      	mov	r4, r0
 80122dc:	4608      	mov	r0, r1
 80122de:	4611      	mov	r1, r2
 80122e0:	602b      	str	r3, [r5, #0]
 80122e2:	f7ef fdcb 	bl	8001e7c <_kill>
 80122e6:	1c43      	adds	r3, r0, #1
 80122e8:	d102      	bne.n	80122f0 <_kill_r+0x1c>
 80122ea:	682b      	ldr	r3, [r5, #0]
 80122ec:	b103      	cbz	r3, 80122f0 <_kill_r+0x1c>
 80122ee:	6023      	str	r3, [r4, #0]
 80122f0:	bd38      	pop	{r3, r4, r5, pc}
 80122f2:	bf00      	nop
 80122f4:	20000a74 	.word	0x20000a74

080122f8 <_getpid_r>:
 80122f8:	f7ef bdb8 	b.w	8001e6c <_getpid>

080122fc <__swhatbuf_r>:
 80122fc:	b570      	push	{r4, r5, r6, lr}
 80122fe:	460c      	mov	r4, r1
 8012300:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012304:	2900      	cmp	r1, #0
 8012306:	b096      	sub	sp, #88	@ 0x58
 8012308:	4615      	mov	r5, r2
 801230a:	461e      	mov	r6, r3
 801230c:	da0d      	bge.n	801232a <__swhatbuf_r+0x2e>
 801230e:	89a3      	ldrh	r3, [r4, #12]
 8012310:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012314:	f04f 0100 	mov.w	r1, #0
 8012318:	bf14      	ite	ne
 801231a:	2340      	movne	r3, #64	@ 0x40
 801231c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012320:	2000      	movs	r0, #0
 8012322:	6031      	str	r1, [r6, #0]
 8012324:	602b      	str	r3, [r5, #0]
 8012326:	b016      	add	sp, #88	@ 0x58
 8012328:	bd70      	pop	{r4, r5, r6, pc}
 801232a:	466a      	mov	r2, sp
 801232c:	f000 f848 	bl	80123c0 <_fstat_r>
 8012330:	2800      	cmp	r0, #0
 8012332:	dbec      	blt.n	801230e <__swhatbuf_r+0x12>
 8012334:	9901      	ldr	r1, [sp, #4]
 8012336:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801233a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801233e:	4259      	negs	r1, r3
 8012340:	4159      	adcs	r1, r3
 8012342:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012346:	e7eb      	b.n	8012320 <__swhatbuf_r+0x24>

08012348 <__smakebuf_r>:
 8012348:	898b      	ldrh	r3, [r1, #12]
 801234a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801234c:	079d      	lsls	r5, r3, #30
 801234e:	4606      	mov	r6, r0
 8012350:	460c      	mov	r4, r1
 8012352:	d507      	bpl.n	8012364 <__smakebuf_r+0x1c>
 8012354:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012358:	6023      	str	r3, [r4, #0]
 801235a:	6123      	str	r3, [r4, #16]
 801235c:	2301      	movs	r3, #1
 801235e:	6163      	str	r3, [r4, #20]
 8012360:	b003      	add	sp, #12
 8012362:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012364:	ab01      	add	r3, sp, #4
 8012366:	466a      	mov	r2, sp
 8012368:	f7ff ffc8 	bl	80122fc <__swhatbuf_r>
 801236c:	9f00      	ldr	r7, [sp, #0]
 801236e:	4605      	mov	r5, r0
 8012370:	4639      	mov	r1, r7
 8012372:	4630      	mov	r0, r6
 8012374:	f7fe fd22 	bl	8010dbc <_malloc_r>
 8012378:	b948      	cbnz	r0, 801238e <__smakebuf_r+0x46>
 801237a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801237e:	059a      	lsls	r2, r3, #22
 8012380:	d4ee      	bmi.n	8012360 <__smakebuf_r+0x18>
 8012382:	f023 0303 	bic.w	r3, r3, #3
 8012386:	f043 0302 	orr.w	r3, r3, #2
 801238a:	81a3      	strh	r3, [r4, #12]
 801238c:	e7e2      	b.n	8012354 <__smakebuf_r+0xc>
 801238e:	89a3      	ldrh	r3, [r4, #12]
 8012390:	6020      	str	r0, [r4, #0]
 8012392:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012396:	81a3      	strh	r3, [r4, #12]
 8012398:	9b01      	ldr	r3, [sp, #4]
 801239a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801239e:	b15b      	cbz	r3, 80123b8 <__smakebuf_r+0x70>
 80123a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80123a4:	4630      	mov	r0, r6
 80123a6:	f000 f81d 	bl	80123e4 <_isatty_r>
 80123aa:	b128      	cbz	r0, 80123b8 <__smakebuf_r+0x70>
 80123ac:	89a3      	ldrh	r3, [r4, #12]
 80123ae:	f023 0303 	bic.w	r3, r3, #3
 80123b2:	f043 0301 	orr.w	r3, r3, #1
 80123b6:	81a3      	strh	r3, [r4, #12]
 80123b8:	89a3      	ldrh	r3, [r4, #12]
 80123ba:	431d      	orrs	r5, r3
 80123bc:	81a5      	strh	r5, [r4, #12]
 80123be:	e7cf      	b.n	8012360 <__smakebuf_r+0x18>

080123c0 <_fstat_r>:
 80123c0:	b538      	push	{r3, r4, r5, lr}
 80123c2:	4d07      	ldr	r5, [pc, #28]	@ (80123e0 <_fstat_r+0x20>)
 80123c4:	2300      	movs	r3, #0
 80123c6:	4604      	mov	r4, r0
 80123c8:	4608      	mov	r0, r1
 80123ca:	4611      	mov	r1, r2
 80123cc:	602b      	str	r3, [r5, #0]
 80123ce:	f7ef fdb5 	bl	8001f3c <_fstat>
 80123d2:	1c43      	adds	r3, r0, #1
 80123d4:	d102      	bne.n	80123dc <_fstat_r+0x1c>
 80123d6:	682b      	ldr	r3, [r5, #0]
 80123d8:	b103      	cbz	r3, 80123dc <_fstat_r+0x1c>
 80123da:	6023      	str	r3, [r4, #0]
 80123dc:	bd38      	pop	{r3, r4, r5, pc}
 80123de:	bf00      	nop
 80123e0:	20000a74 	.word	0x20000a74

080123e4 <_isatty_r>:
 80123e4:	b538      	push	{r3, r4, r5, lr}
 80123e6:	4d06      	ldr	r5, [pc, #24]	@ (8012400 <_isatty_r+0x1c>)
 80123e8:	2300      	movs	r3, #0
 80123ea:	4604      	mov	r4, r0
 80123ec:	4608      	mov	r0, r1
 80123ee:	602b      	str	r3, [r5, #0]
 80123f0:	f7ef fdb4 	bl	8001f5c <_isatty>
 80123f4:	1c43      	adds	r3, r0, #1
 80123f6:	d102      	bne.n	80123fe <_isatty_r+0x1a>
 80123f8:	682b      	ldr	r3, [r5, #0]
 80123fa:	b103      	cbz	r3, 80123fe <_isatty_r+0x1a>
 80123fc:	6023      	str	r3, [r4, #0]
 80123fe:	bd38      	pop	{r3, r4, r5, pc}
 8012400:	20000a74 	.word	0x20000a74

08012404 <fmod>:
 8012404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012406:	ed2d 8b02 	vpush	{d8}
 801240a:	ec57 6b10 	vmov	r6, r7, d0
 801240e:	ec55 4b11 	vmov	r4, r5, d1
 8012412:	f000 f825 	bl	8012460 <__ieee754_fmod>
 8012416:	4622      	mov	r2, r4
 8012418:	462b      	mov	r3, r5
 801241a:	4630      	mov	r0, r6
 801241c:	4639      	mov	r1, r7
 801241e:	eeb0 8a40 	vmov.f32	s16, s0
 8012422:	eef0 8a60 	vmov.f32	s17, s1
 8012426:	f7ee fba9 	bl	8000b7c <__aeabi_dcmpun>
 801242a:	b990      	cbnz	r0, 8012452 <fmod+0x4e>
 801242c:	2200      	movs	r2, #0
 801242e:	2300      	movs	r3, #0
 8012430:	4620      	mov	r0, r4
 8012432:	4629      	mov	r1, r5
 8012434:	f7ee fb70 	bl	8000b18 <__aeabi_dcmpeq>
 8012438:	b158      	cbz	r0, 8012452 <fmod+0x4e>
 801243a:	f7fd fa79 	bl	800f930 <__errno>
 801243e:	2321      	movs	r3, #33	@ 0x21
 8012440:	6003      	str	r3, [r0, #0]
 8012442:	2200      	movs	r2, #0
 8012444:	2300      	movs	r3, #0
 8012446:	4610      	mov	r0, r2
 8012448:	4619      	mov	r1, r3
 801244a:	f7ee fa27 	bl	800089c <__aeabi_ddiv>
 801244e:	ec41 0b18 	vmov	d8, r0, r1
 8012452:	eeb0 0a48 	vmov.f32	s0, s16
 8012456:	eef0 0a68 	vmov.f32	s1, s17
 801245a:	ecbd 8b02 	vpop	{d8}
 801245e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08012460 <__ieee754_fmod>:
 8012460:	ec53 2b11 	vmov	r2, r3, d1
 8012464:	f023 4c00 	bic.w	ip, r3, #2147483648	@ 0x80000000
 8012468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801246c:	ea52 040c 	orrs.w	r4, r2, ip
 8012470:	ec51 0b10 	vmov	r0, r1, d0
 8012474:	461e      	mov	r6, r3
 8012476:	4617      	mov	r7, r2
 8012478:	4696      	mov	lr, r2
 801247a:	d00c      	beq.n	8012496 <__ieee754_fmod+0x36>
 801247c:	4c77      	ldr	r4, [pc, #476]	@ (801265c <__ieee754_fmod+0x1fc>)
 801247e:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 8012482:	45a0      	cmp	r8, r4
 8012484:	4689      	mov	r9, r1
 8012486:	d806      	bhi.n	8012496 <__ieee754_fmod+0x36>
 8012488:	4254      	negs	r4, r2
 801248a:	4d75      	ldr	r5, [pc, #468]	@ (8012660 <__ieee754_fmod+0x200>)
 801248c:	4314      	orrs	r4, r2
 801248e:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 8012492:	42ac      	cmp	r4, r5
 8012494:	d909      	bls.n	80124aa <__ieee754_fmod+0x4a>
 8012496:	f7ee f8d7 	bl	8000648 <__aeabi_dmul>
 801249a:	4602      	mov	r2, r0
 801249c:	460b      	mov	r3, r1
 801249e:	f7ee f9fd 	bl	800089c <__aeabi_ddiv>
 80124a2:	ec41 0b10 	vmov	d0, r0, r1
 80124a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80124aa:	45e0      	cmp	r8, ip
 80124ac:	4682      	mov	sl, r0
 80124ae:	4604      	mov	r4, r0
 80124b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80124b4:	dc09      	bgt.n	80124ca <__ieee754_fmod+0x6a>
 80124b6:	dbf4      	blt.n	80124a2 <__ieee754_fmod+0x42>
 80124b8:	4282      	cmp	r2, r0
 80124ba:	d8f2      	bhi.n	80124a2 <__ieee754_fmod+0x42>
 80124bc:	d105      	bne.n	80124ca <__ieee754_fmod+0x6a>
 80124be:	4b69      	ldr	r3, [pc, #420]	@ (8012664 <__ieee754_fmod+0x204>)
 80124c0:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 80124c4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80124c8:	e7eb      	b.n	80124a2 <__ieee754_fmod+0x42>
 80124ca:	4a65      	ldr	r2, [pc, #404]	@ (8012660 <__ieee754_fmod+0x200>)
 80124cc:	ea19 0f02 	tst.w	r9, r2
 80124d0:	d148      	bne.n	8012564 <__ieee754_fmod+0x104>
 80124d2:	f1b8 0f00 	cmp.w	r8, #0
 80124d6:	d13d      	bne.n	8012554 <__ieee754_fmod+0xf4>
 80124d8:	4963      	ldr	r1, [pc, #396]	@ (8012668 <__ieee754_fmod+0x208>)
 80124da:	4653      	mov	r3, sl
 80124dc:	2b00      	cmp	r3, #0
 80124de:	dc36      	bgt.n	801254e <__ieee754_fmod+0xee>
 80124e0:	4216      	tst	r6, r2
 80124e2:	d14f      	bne.n	8012584 <__ieee754_fmod+0x124>
 80124e4:	f1bc 0f00 	cmp.w	ip, #0
 80124e8:	d144      	bne.n	8012574 <__ieee754_fmod+0x114>
 80124ea:	4a5f      	ldr	r2, [pc, #380]	@ (8012668 <__ieee754_fmod+0x208>)
 80124ec:	463b      	mov	r3, r7
 80124ee:	2b00      	cmp	r3, #0
 80124f0:	dc3d      	bgt.n	801256e <__ieee754_fmod+0x10e>
 80124f2:	485e      	ldr	r0, [pc, #376]	@ (801266c <__ieee754_fmod+0x20c>)
 80124f4:	4281      	cmp	r1, r0
 80124f6:	db4a      	blt.n	801258e <__ieee754_fmod+0x12e>
 80124f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80124fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012500:	485a      	ldr	r0, [pc, #360]	@ (801266c <__ieee754_fmod+0x20c>)
 8012502:	4282      	cmp	r2, r0
 8012504:	db57      	blt.n	80125b6 <__ieee754_fmod+0x156>
 8012506:	f3c6 0613 	ubfx	r6, r6, #0, #20
 801250a:	f446 1680 	orr.w	r6, r6, #1048576	@ 0x100000
 801250e:	1a89      	subs	r1, r1, r2
 8012510:	1b98      	subs	r0, r3, r6
 8012512:	eba4 070e 	sub.w	r7, r4, lr
 8012516:	2900      	cmp	r1, #0
 8012518:	d162      	bne.n	80125e0 <__ieee754_fmod+0x180>
 801251a:	4574      	cmp	r4, lr
 801251c:	bf38      	it	cc
 801251e:	f100 30ff 	addcc.w	r0, r0, #4294967295
 8012522:	2800      	cmp	r0, #0
 8012524:	bfa4      	itt	ge
 8012526:	463c      	movge	r4, r7
 8012528:	4603      	movge	r3, r0
 801252a:	ea53 0104 	orrs.w	r1, r3, r4
 801252e:	d0c6      	beq.n	80124be <__ieee754_fmod+0x5e>
 8012530:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012534:	db69      	blt.n	801260a <__ieee754_fmod+0x1aa>
 8012536:	494d      	ldr	r1, [pc, #308]	@ (801266c <__ieee754_fmod+0x20c>)
 8012538:	428a      	cmp	r2, r1
 801253a:	db6c      	blt.n	8012616 <__ieee754_fmod+0x1b6>
 801253c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8012540:	432b      	orrs	r3, r5
 8012542:	f202 32ff 	addw	r2, r2, #1023	@ 0x3ff
 8012546:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801254a:	4620      	mov	r0, r4
 801254c:	e7a9      	b.n	80124a2 <__ieee754_fmod+0x42>
 801254e:	3901      	subs	r1, #1
 8012550:	005b      	lsls	r3, r3, #1
 8012552:	e7c3      	b.n	80124dc <__ieee754_fmod+0x7c>
 8012554:	4945      	ldr	r1, [pc, #276]	@ (801266c <__ieee754_fmod+0x20c>)
 8012556:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 801255a:	2b00      	cmp	r3, #0
 801255c:	ddc0      	ble.n	80124e0 <__ieee754_fmod+0x80>
 801255e:	3901      	subs	r1, #1
 8012560:	005b      	lsls	r3, r3, #1
 8012562:	e7fa      	b.n	801255a <__ieee754_fmod+0xfa>
 8012564:	ea4f 5128 	mov.w	r1, r8, asr #20
 8012568:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 801256c:	e7b8      	b.n	80124e0 <__ieee754_fmod+0x80>
 801256e:	3a01      	subs	r2, #1
 8012570:	005b      	lsls	r3, r3, #1
 8012572:	e7bc      	b.n	80124ee <__ieee754_fmod+0x8e>
 8012574:	4a3d      	ldr	r2, [pc, #244]	@ (801266c <__ieee754_fmod+0x20c>)
 8012576:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 801257a:	2b00      	cmp	r3, #0
 801257c:	ddb9      	ble.n	80124f2 <__ieee754_fmod+0x92>
 801257e:	3a01      	subs	r2, #1
 8012580:	005b      	lsls	r3, r3, #1
 8012582:	e7fa      	b.n	801257a <__ieee754_fmod+0x11a>
 8012584:	ea4f 522c 	mov.w	r2, ip, asr #20
 8012588:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 801258c:	e7b1      	b.n	80124f2 <__ieee754_fmod+0x92>
 801258e:	1a40      	subs	r0, r0, r1
 8012590:	281f      	cmp	r0, #31
 8012592:	dc0a      	bgt.n	80125aa <__ieee754_fmod+0x14a>
 8012594:	f201 431e 	addw	r3, r1, #1054	@ 0x41e
 8012598:	fa08 f800 	lsl.w	r8, r8, r0
 801259c:	fa2a f303 	lsr.w	r3, sl, r3
 80125a0:	ea43 0308 	orr.w	r3, r3, r8
 80125a4:	fa0a f400 	lsl.w	r4, sl, r0
 80125a8:	e7aa      	b.n	8012500 <__ieee754_fmod+0xa0>
 80125aa:	4b31      	ldr	r3, [pc, #196]	@ (8012670 <__ieee754_fmod+0x210>)
 80125ac:	1a5b      	subs	r3, r3, r1
 80125ae:	fa0a f303 	lsl.w	r3, sl, r3
 80125b2:	2400      	movs	r4, #0
 80125b4:	e7a4      	b.n	8012500 <__ieee754_fmod+0xa0>
 80125b6:	1a80      	subs	r0, r0, r2
 80125b8:	281f      	cmp	r0, #31
 80125ba:	dc0a      	bgt.n	80125d2 <__ieee754_fmod+0x172>
 80125bc:	f202 461e 	addw	r6, r2, #1054	@ 0x41e
 80125c0:	fa0c fc00 	lsl.w	ip, ip, r0
 80125c4:	fa27 f606 	lsr.w	r6, r7, r6
 80125c8:	ea46 060c 	orr.w	r6, r6, ip
 80125cc:	fa07 fe00 	lsl.w	lr, r7, r0
 80125d0:	e79d      	b.n	801250e <__ieee754_fmod+0xae>
 80125d2:	4e27      	ldr	r6, [pc, #156]	@ (8012670 <__ieee754_fmod+0x210>)
 80125d4:	1ab6      	subs	r6, r6, r2
 80125d6:	fa07 f606 	lsl.w	r6, r7, r6
 80125da:	f04f 0e00 	mov.w	lr, #0
 80125de:	e796      	b.n	801250e <__ieee754_fmod+0xae>
 80125e0:	4574      	cmp	r4, lr
 80125e2:	bf38      	it	cc
 80125e4:	f100 30ff 	addcc.w	r0, r0, #4294967295
 80125e8:	2800      	cmp	r0, #0
 80125ea:	da05      	bge.n	80125f8 <__ieee754_fmod+0x198>
 80125ec:	0fe0      	lsrs	r0, r4, #31
 80125ee:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80125f2:	0064      	lsls	r4, r4, #1
 80125f4:	3901      	subs	r1, #1
 80125f6:	e78b      	b.n	8012510 <__ieee754_fmod+0xb0>
 80125f8:	ea50 0307 	orrs.w	r3, r0, r7
 80125fc:	f43f af5f 	beq.w	80124be <__ieee754_fmod+0x5e>
 8012600:	0ffb      	lsrs	r3, r7, #31
 8012602:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8012606:	007c      	lsls	r4, r7, #1
 8012608:	e7f4      	b.n	80125f4 <__ieee754_fmod+0x194>
 801260a:	0fe1      	lsrs	r1, r4, #31
 801260c:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8012610:	0064      	lsls	r4, r4, #1
 8012612:	3a01      	subs	r2, #1
 8012614:	e78c      	b.n	8012530 <__ieee754_fmod+0xd0>
 8012616:	1a89      	subs	r1, r1, r2
 8012618:	2914      	cmp	r1, #20
 801261a:	dc0a      	bgt.n	8012632 <__ieee754_fmod+0x1d2>
 801261c:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 8012620:	fa03 f202 	lsl.w	r2, r3, r2
 8012624:	40cc      	lsrs	r4, r1
 8012626:	4322      	orrs	r2, r4
 8012628:	410b      	asrs	r3, r1
 801262a:	ea43 0105 	orr.w	r1, r3, r5
 801262e:	4610      	mov	r0, r2
 8012630:	e737      	b.n	80124a2 <__ieee754_fmod+0x42>
 8012632:	291f      	cmp	r1, #31
 8012634:	dc07      	bgt.n	8012646 <__ieee754_fmod+0x1e6>
 8012636:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 801263a:	40cc      	lsrs	r4, r1
 801263c:	fa03 f202 	lsl.w	r2, r3, r2
 8012640:	4322      	orrs	r2, r4
 8012642:	462b      	mov	r3, r5
 8012644:	e7f1      	b.n	801262a <__ieee754_fmod+0x1ca>
 8012646:	f1c2 427f 	rsb	r2, r2, #4278190080	@ 0xff000000
 801264a:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 801264e:	f502 427b 	add.w	r2, r2, #64256	@ 0xfb00
 8012652:	32e2      	adds	r2, #226	@ 0xe2
 8012654:	fa43 f202 	asr.w	r2, r3, r2
 8012658:	e7f3      	b.n	8012642 <__ieee754_fmod+0x1e2>
 801265a:	bf00      	nop
 801265c:	7fefffff 	.word	0x7fefffff
 8012660:	7ff00000 	.word	0x7ff00000
 8012664:	08012c00 	.word	0x08012c00
 8012668:	fffffbed 	.word	0xfffffbed
 801266c:	fffffc02 	.word	0xfffffc02
 8012670:	fffffbe2 	.word	0xfffffbe2

08012674 <_init>:
 8012674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012676:	bf00      	nop
 8012678:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801267a:	bc08      	pop	{r3}
 801267c:	469e      	mov	lr, r3
 801267e:	4770      	bx	lr

08012680 <_fini>:
 8012680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012682:	bf00      	nop
 8012684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012686:	bc08      	pop	{r3}
 8012688:	469e      	mov	lr, r3
 801268a:	4770      	bx	lr
