// Seed: 4159212668
module module_0 (
    input wand id_0,
    input tri1 id_1,
    input tri1 id_2
);
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  wor  id_0,
    input  wand id_1,
    output tri1 id_2
);
  wire id_4;
  always @(*) assert (id_4);
  assign id_2 = id_1;
  wand id_5 = 1;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_5
  );
  assign modCall_1.id_0 = 0;
  assign id_5 = id_1;
  wire id_6;
  wire id_7;
endmodule
module module_2;
  assign id_1 = 1;
  assign module_0.type_0 = 0;
  tri1 id_3 = 1'b0;
  wire id_4;
endmodule
