
projeto-02-DEBUG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000018d8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08001a60  08001a60  00011a60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001aa8  08001aa8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001aa8  08001aa8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001aa8  08001aa8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001aa8  08001aa8  00011aa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001aac  08001aac  00011aac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001ab0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  2000000c  08001abc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000007c  08001abc  0002007c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b11d  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001699  00000000  00000000  0002b159  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae0  00000000  00000000  0002c7f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a28  00000000  00000000  0002d2d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000255fe  00000000  00000000  0002dd00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b08b  00000000  00000000  000532fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eac10  00000000  00000000  0005e389  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00148f99  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002cc4  00000000  00000000  00148fec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001a48 	.word	0x08001a48

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08001a48 	.word	0x08001a48

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 f97a 	bl	80004c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f816 	bl	8000200 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f85a 	bl	800028c <MX_GPIO_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  teste++;
 80001d8:	4b08      	ldr	r3, [pc, #32]	; (80001fc <main+0x34>)
 80001da:	781b      	ldrb	r3, [r3, #0]
 80001dc:	3301      	adds	r3, #1
 80001de:	b2da      	uxtb	r2, r3
 80001e0:	4b06      	ldr	r3, [pc, #24]	; (80001fc <main+0x34>)
 80001e2:	701a      	strb	r2, [r3, #0]
	  HAL_Delay(1000);// PARA AUTO COMPLETAR USE CONTROL + ESPACO
 80001e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001e8:	f000 f9ac 	bl	8000544 <HAL_Delay>
	  if(teste>=10)teste=0;
 80001ec:	4b03      	ldr	r3, [pc, #12]	; (80001fc <main+0x34>)
 80001ee:	781b      	ldrb	r3, [r3, #0]
 80001f0:	2b09      	cmp	r3, #9
 80001f2:	d9f1      	bls.n	80001d8 <main+0x10>
 80001f4:	4b01      	ldr	r3, [pc, #4]	; (80001fc <main+0x34>)
 80001f6:	2200      	movs	r2, #0
 80001f8:	701a      	strb	r2, [r3, #0]
	  teste++;
 80001fa:	e7ed      	b.n	80001d8 <main+0x10>
 80001fc:	20000028 	.word	0x20000028

08000200 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	b096      	sub	sp, #88	; 0x58
 8000204:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000206:	f107 0314 	add.w	r3, r7, #20
 800020a:	2244      	movs	r2, #68	; 0x44
 800020c:	2100      	movs	r1, #0
 800020e:	4618      	mov	r0, r3
 8000210:	f001 fc12 	bl	8001a38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000214:	463b      	mov	r3, r7
 8000216:	2200      	movs	r2, #0
 8000218:	601a      	str	r2, [r3, #0]
 800021a:	605a      	str	r2, [r3, #4]
 800021c:	609a      	str	r2, [r3, #8]
 800021e:	60da      	str	r2, [r3, #12]
 8000220:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000222:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000226:	f000 faa1 	bl	800076c <HAL_PWREx_ControlVoltageScaling>
 800022a:	4603      	mov	r3, r0
 800022c:	2b00      	cmp	r3, #0
 800022e:	d001      	beq.n	8000234 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000230:	f000 f856 	bl	80002e0 <Error_Handler>
  } // end if
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000234:	2302      	movs	r3, #2
 8000236:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000238:	f44f 7380 	mov.w	r3, #256	; 0x100
 800023c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800023e:	2310      	movs	r3, #16
 8000240:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000242:	2300      	movs	r3, #0
 8000244:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000246:	f107 0314 	add.w	r3, r7, #20
 800024a:	4618      	mov	r0, r3
 800024c:	f000 fae4 	bl	8000818 <HAL_RCC_OscConfig>
 8000250:	4603      	mov	r3, r0
 8000252:	2b00      	cmp	r3, #0
 8000254:	d001      	beq.n	800025a <SystemClock_Config+0x5a>
  {
    Error_Handler();
 8000256:	f000 f843 	bl	80002e0 <Error_Handler>
  } // end if
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800025a:	230f      	movs	r3, #15
 800025c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800025e:	2301      	movs	r3, #1
 8000260:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000262:	2300      	movs	r3, #0
 8000264:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000266:	2300      	movs	r3, #0
 8000268:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800026a:	2300      	movs	r3, #0
 800026c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800026e:	463b      	mov	r3, r7
 8000270:	2100      	movs	r1, #0
 8000272:	4618      	mov	r0, r3
 8000274:	f000 feaa 	bl	8000fcc <HAL_RCC_ClockConfig>
 8000278:	4603      	mov	r3, r0
 800027a:	2b00      	cmp	r3, #0
 800027c:	d001      	beq.n	8000282 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800027e:	f000 f82f 	bl	80002e0 <Error_Handler>
  } // end if
} // end void SystemClock_Config(void)
 8000282:	bf00      	nop
 8000284:	3758      	adds	r7, #88	; 0x58
 8000286:	46bd      	mov	sp, r7
 8000288:	bd80      	pop	{r7, pc}
	...

0800028c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800028c:	b480      	push	{r7}
 800028e:	b083      	sub	sp, #12
 8000290:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000292:	4b09      	ldr	r3, [pc, #36]	; (80002b8 <MX_GPIO_Init+0x2c>)
 8000294:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000296:	4a08      	ldr	r2, [pc, #32]	; (80002b8 <MX_GPIO_Init+0x2c>)
 8000298:	f043 0301 	orr.w	r3, r3, #1
 800029c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800029e:	4b06      	ldr	r3, [pc, #24]	; (80002b8 <MX_GPIO_Init+0x2c>)
 80002a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002a2:	f003 0301 	and.w	r3, r3, #1
 80002a6:	607b      	str	r3, [r7, #4]
 80002a8:	687b      	ldr	r3, [r7, #4]

} // end static void MX_GPIO_Init(void)
 80002aa:	bf00      	nop
 80002ac:	370c      	adds	r7, #12
 80002ae:	46bd      	mov	sp, r7
 80002b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b4:	4770      	bx	lr
 80002b6:	bf00      	nop
 80002b8:	40021000 	.word	0x40021000

080002bc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b082      	sub	sp, #8
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	4a04      	ldr	r2, [pc, #16]	; (80002dc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80002ca:	4293      	cmp	r3, r2
 80002cc:	d101      	bne.n	80002d2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80002ce:	f000 f919 	bl	8000504 <HAL_IncTick>
  } // end if
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
} // end  void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 80002d2:	bf00      	nop
 80002d4:	3708      	adds	r7, #8
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bd80      	pop	{r7, pc}
 80002da:	bf00      	nop
 80002dc:	40012c00 	.word	0x40012c00

080002e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002e0:	b480      	push	{r7}
 80002e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002e4:	b672      	cpsid	i
}
 80002e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002e8:	e7fe      	b.n	80002e8 <Error_Handler+0x8>
	...

080002ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002ec:	b480      	push	{r7}
 80002ee:	b083      	sub	sp, #12
 80002f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002f2:	4b0f      	ldr	r3, [pc, #60]	; (8000330 <HAL_MspInit+0x44>)
 80002f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80002f6:	4a0e      	ldr	r2, [pc, #56]	; (8000330 <HAL_MspInit+0x44>)
 80002f8:	f043 0301 	orr.w	r3, r3, #1
 80002fc:	6613      	str	r3, [r2, #96]	; 0x60
 80002fe:	4b0c      	ldr	r3, [pc, #48]	; (8000330 <HAL_MspInit+0x44>)
 8000300:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000302:	f003 0301 	and.w	r3, r3, #1
 8000306:	607b      	str	r3, [r7, #4]
 8000308:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800030a:	4b09      	ldr	r3, [pc, #36]	; (8000330 <HAL_MspInit+0x44>)
 800030c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800030e:	4a08      	ldr	r2, [pc, #32]	; (8000330 <HAL_MspInit+0x44>)
 8000310:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000314:	6593      	str	r3, [r2, #88]	; 0x58
 8000316:	4b06      	ldr	r3, [pc, #24]	; (8000330 <HAL_MspInit+0x44>)
 8000318:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800031a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800031e:	603b      	str	r3, [r7, #0]
 8000320:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000322:	bf00      	nop
 8000324:	370c      	adds	r7, #12
 8000326:	46bd      	mov	sp, r7
 8000328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop
 8000330:	40021000 	.word	0x40021000

08000334 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	b08c      	sub	sp, #48	; 0x30
 8000338:	af00      	add	r7, sp, #0
 800033a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800033c:	2300      	movs	r3, #0
 800033e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000340:	2300      	movs	r3, #0
 8000342:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8000344:	2200      	movs	r2, #0
 8000346:	6879      	ldr	r1, [r7, #4]
 8000348:	2019      	movs	r0, #25
 800034a:	f000 f9d7 	bl	80006fc <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800034e:	2019      	movs	r0, #25
 8000350:	f000 f9f0 	bl	8000734 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000354:	4b1e      	ldr	r3, [pc, #120]	; (80003d0 <HAL_InitTick+0x9c>)
 8000356:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000358:	4a1d      	ldr	r2, [pc, #116]	; (80003d0 <HAL_InitTick+0x9c>)
 800035a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800035e:	6613      	str	r3, [r2, #96]	; 0x60
 8000360:	4b1b      	ldr	r3, [pc, #108]	; (80003d0 <HAL_InitTick+0x9c>)
 8000362:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000364:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000368:	60fb      	str	r3, [r7, #12]
 800036a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800036c:	f107 0210 	add.w	r2, r7, #16
 8000370:	f107 0314 	add.w	r3, r7, #20
 8000374:	4611      	mov	r1, r2
 8000376:	4618      	mov	r0, r3
 8000378:	f000 ffd6 	bl	8001328 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800037c:	f000 ffbe 	bl	80012fc <HAL_RCC_GetPCLK2Freq>
 8000380:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000384:	4a13      	ldr	r2, [pc, #76]	; (80003d4 <HAL_InitTick+0xa0>)
 8000386:	fba2 2303 	umull	r2, r3, r2, r3
 800038a:	0c9b      	lsrs	r3, r3, #18
 800038c:	3b01      	subs	r3, #1
 800038e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000390:	4b11      	ldr	r3, [pc, #68]	; (80003d8 <HAL_InitTick+0xa4>)
 8000392:	4a12      	ldr	r2, [pc, #72]	; (80003dc <HAL_InitTick+0xa8>)
 8000394:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000396:	4b10      	ldr	r3, [pc, #64]	; (80003d8 <HAL_InitTick+0xa4>)
 8000398:	f240 32e7 	movw	r2, #999	; 0x3e7
 800039c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800039e:	4a0e      	ldr	r2, [pc, #56]	; (80003d8 <HAL_InitTick+0xa4>)
 80003a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003a2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80003a4:	4b0c      	ldr	r3, [pc, #48]	; (80003d8 <HAL_InitTick+0xa4>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003aa:	4b0b      	ldr	r3, [pc, #44]	; (80003d8 <HAL_InitTick+0xa4>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80003b0:	4809      	ldr	r0, [pc, #36]	; (80003d8 <HAL_InitTick+0xa4>)
 80003b2:	f001 f84b 	bl	800144c <HAL_TIM_Base_Init>
 80003b6:	4603      	mov	r3, r0
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d104      	bne.n	80003c6 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80003bc:	4806      	ldr	r0, [pc, #24]	; (80003d8 <HAL_InitTick+0xa4>)
 80003be:	f001 f8a7 	bl	8001510 <HAL_TIM_Base_Start_IT>
 80003c2:	4603      	mov	r3, r0
 80003c4:	e000      	b.n	80003c8 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80003c6:	2301      	movs	r3, #1
}
 80003c8:	4618      	mov	r0, r3
 80003ca:	3730      	adds	r7, #48	; 0x30
 80003cc:	46bd      	mov	sp, r7
 80003ce:	bd80      	pop	{r7, pc}
 80003d0:	40021000 	.word	0x40021000
 80003d4:	431bde83 	.word	0x431bde83
 80003d8:	2000002c 	.word	0x2000002c
 80003dc:	40012c00 	.word	0x40012c00

080003e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80003e4:	e7fe      	b.n	80003e4 <NMI_Handler+0x4>

080003e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003e6:	b480      	push	{r7}
 80003e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003ea:	e7fe      	b.n	80003ea <HardFault_Handler+0x4>

080003ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003f0:	e7fe      	b.n	80003f0 <MemManage_Handler+0x4>

080003f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003f2:	b480      	push	{r7}
 80003f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003f6:	e7fe      	b.n	80003f6 <BusFault_Handler+0x4>

080003f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003fc:	e7fe      	b.n	80003fc <UsageFault_Handler+0x4>

080003fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003fe:	b480      	push	{r7}
 8000400:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000402:	bf00      	nop
 8000404:	46bd      	mov	sp, r7
 8000406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040a:	4770      	bx	lr

0800040c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800040c:	b480      	push	{r7}
 800040e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000410:	bf00      	nop
 8000412:	46bd      	mov	sp, r7
 8000414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000418:	4770      	bx	lr

0800041a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800041a:	b480      	push	{r7}
 800041c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800041e:	bf00      	nop
 8000420:	46bd      	mov	sp, r7
 8000422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000426:	4770      	bx	lr

08000428 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000428:	b480      	push	{r7}
 800042a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800042c:	bf00      	nop
 800042e:	46bd      	mov	sp, r7
 8000430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000434:	4770      	bx	lr
	...

08000438 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800043c:	4802      	ldr	r0, [pc, #8]	; (8000448 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800043e:	f001 f8d7 	bl	80015f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000442:	bf00      	nop
 8000444:	bd80      	pop	{r7, pc}
 8000446:	bf00      	nop
 8000448:	2000002c 	.word	0x2000002c

0800044c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800044c:	b480      	push	{r7}
 800044e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000450:	4b06      	ldr	r3, [pc, #24]	; (800046c <SystemInit+0x20>)
 8000452:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000456:	4a05      	ldr	r2, [pc, #20]	; (800046c <SystemInit+0x20>)
 8000458:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800045c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000460:	bf00      	nop
 8000462:	46bd      	mov	sp, r7
 8000464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000468:	4770      	bx	lr
 800046a:	bf00      	nop
 800046c:	e000ed00 	.word	0xe000ed00

08000470 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000470:	f8df d034 	ldr.w	sp, [pc, #52]	; 80004a8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000474:	f7ff ffea 	bl	800044c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000478:	480c      	ldr	r0, [pc, #48]	; (80004ac <LoopForever+0x6>)
  ldr r1, =_edata
 800047a:	490d      	ldr	r1, [pc, #52]	; (80004b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800047c:	4a0d      	ldr	r2, [pc, #52]	; (80004b4 <LoopForever+0xe>)
  movs r3, #0
 800047e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000480:	e002      	b.n	8000488 <LoopCopyDataInit>

08000482 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000482:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000484:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000486:	3304      	adds	r3, #4

08000488 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000488:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800048a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800048c:	d3f9      	bcc.n	8000482 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800048e:	4a0a      	ldr	r2, [pc, #40]	; (80004b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000490:	4c0a      	ldr	r4, [pc, #40]	; (80004bc <LoopForever+0x16>)
  movs r3, #0
 8000492:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000494:	e001      	b.n	800049a <LoopFillZerobss>

08000496 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000496:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000498:	3204      	adds	r2, #4

0800049a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800049a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800049c:	d3fb      	bcc.n	8000496 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800049e:	f001 faa7 	bl	80019f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80004a2:	f7ff fe91 	bl	80001c8 <main>

080004a6 <LoopForever>:

LoopForever:
    b LoopForever
 80004a6:	e7fe      	b.n	80004a6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80004a8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80004ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004b0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004b4:	08001ab0 	.word	0x08001ab0
  ldr r2, =_sbss
 80004b8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004bc:	2000007c 	.word	0x2000007c

080004c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80004c0:	e7fe      	b.n	80004c0 <ADC1_2_IRQHandler>
	...

080004c4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b082      	sub	sp, #8
 80004c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004ca:	2300      	movs	r3, #0
 80004cc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004ce:	4b0c      	ldr	r3, [pc, #48]	; (8000500 <HAL_Init+0x3c>)
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	4a0b      	ldr	r2, [pc, #44]	; (8000500 <HAL_Init+0x3c>)
 80004d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004d8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004da:	2003      	movs	r0, #3
 80004dc:	f000 f903 	bl	80006e6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004e0:	200f      	movs	r0, #15
 80004e2:	f7ff ff27 	bl	8000334 <HAL_InitTick>
 80004e6:	4603      	mov	r3, r0
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d002      	beq.n	80004f2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80004ec:	2301      	movs	r3, #1
 80004ee:	71fb      	strb	r3, [r7, #7]
 80004f0:	e001      	b.n	80004f6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80004f2:	f7ff fefb 	bl	80002ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80004f6:	79fb      	ldrb	r3, [r7, #7]
}
 80004f8:	4618      	mov	r0, r3
 80004fa:	3708      	adds	r7, #8
 80004fc:	46bd      	mov	sp, r7
 80004fe:	bd80      	pop	{r7, pc}
 8000500:	40022000 	.word	0x40022000

08000504 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000504:	b480      	push	{r7}
 8000506:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000508:	4b06      	ldr	r3, [pc, #24]	; (8000524 <HAL_IncTick+0x20>)
 800050a:	781b      	ldrb	r3, [r3, #0]
 800050c:	461a      	mov	r2, r3
 800050e:	4b06      	ldr	r3, [pc, #24]	; (8000528 <HAL_IncTick+0x24>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	4413      	add	r3, r2
 8000514:	4a04      	ldr	r2, [pc, #16]	; (8000528 <HAL_IncTick+0x24>)
 8000516:	6013      	str	r3, [r2, #0]
}
 8000518:	bf00      	nop
 800051a:	46bd      	mov	sp, r7
 800051c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop
 8000524:	20000008 	.word	0x20000008
 8000528:	20000078 	.word	0x20000078

0800052c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0
  return uwTick;
 8000530:	4b03      	ldr	r3, [pc, #12]	; (8000540 <HAL_GetTick+0x14>)
 8000532:	681b      	ldr	r3, [r3, #0]
}
 8000534:	4618      	mov	r0, r3
 8000536:	46bd      	mov	sp, r7
 8000538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop
 8000540:	20000078 	.word	0x20000078

08000544 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b084      	sub	sp, #16
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800054c:	f7ff ffee 	bl	800052c <HAL_GetTick>
 8000550:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000556:	68fb      	ldr	r3, [r7, #12]
 8000558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800055c:	d005      	beq.n	800056a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800055e:	4b0a      	ldr	r3, [pc, #40]	; (8000588 <HAL_Delay+0x44>)
 8000560:	781b      	ldrb	r3, [r3, #0]
 8000562:	461a      	mov	r2, r3
 8000564:	68fb      	ldr	r3, [r7, #12]
 8000566:	4413      	add	r3, r2
 8000568:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800056a:	bf00      	nop
 800056c:	f7ff ffde 	bl	800052c <HAL_GetTick>
 8000570:	4602      	mov	r2, r0
 8000572:	68bb      	ldr	r3, [r7, #8]
 8000574:	1ad3      	subs	r3, r2, r3
 8000576:	68fa      	ldr	r2, [r7, #12]
 8000578:	429a      	cmp	r2, r3
 800057a:	d8f7      	bhi.n	800056c <HAL_Delay+0x28>
  {
  }
}
 800057c:	bf00      	nop
 800057e:	bf00      	nop
 8000580:	3710      	adds	r7, #16
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	20000008 	.word	0x20000008

0800058c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800058c:	b480      	push	{r7}
 800058e:	b085      	sub	sp, #20
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	f003 0307 	and.w	r3, r3, #7
 800059a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800059c:	4b0c      	ldr	r3, [pc, #48]	; (80005d0 <__NVIC_SetPriorityGrouping+0x44>)
 800059e:	68db      	ldr	r3, [r3, #12]
 80005a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005a2:	68ba      	ldr	r2, [r7, #8]
 80005a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005a8:	4013      	ands	r3, r2
 80005aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005b0:	68bb      	ldr	r3, [r7, #8]
 80005b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005be:	4a04      	ldr	r2, [pc, #16]	; (80005d0 <__NVIC_SetPriorityGrouping+0x44>)
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	60d3      	str	r3, [r2, #12]
}
 80005c4:	bf00      	nop
 80005c6:	3714      	adds	r7, #20
 80005c8:	46bd      	mov	sp, r7
 80005ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ce:	4770      	bx	lr
 80005d0:	e000ed00 	.word	0xe000ed00

080005d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005d8:	4b04      	ldr	r3, [pc, #16]	; (80005ec <__NVIC_GetPriorityGrouping+0x18>)
 80005da:	68db      	ldr	r3, [r3, #12]
 80005dc:	0a1b      	lsrs	r3, r3, #8
 80005de:	f003 0307 	and.w	r3, r3, #7
}
 80005e2:	4618      	mov	r0, r3
 80005e4:	46bd      	mov	sp, r7
 80005e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ea:	4770      	bx	lr
 80005ec:	e000ed00 	.word	0xe000ed00

080005f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b083      	sub	sp, #12
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	4603      	mov	r3, r0
 80005f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005fe:	2b00      	cmp	r3, #0
 8000600:	db0b      	blt.n	800061a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000602:	79fb      	ldrb	r3, [r7, #7]
 8000604:	f003 021f 	and.w	r2, r3, #31
 8000608:	4907      	ldr	r1, [pc, #28]	; (8000628 <__NVIC_EnableIRQ+0x38>)
 800060a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800060e:	095b      	lsrs	r3, r3, #5
 8000610:	2001      	movs	r0, #1
 8000612:	fa00 f202 	lsl.w	r2, r0, r2
 8000616:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800061a:	bf00      	nop
 800061c:	370c      	adds	r7, #12
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	e000e100 	.word	0xe000e100

0800062c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800062c:	b480      	push	{r7}
 800062e:	b083      	sub	sp, #12
 8000630:	af00      	add	r7, sp, #0
 8000632:	4603      	mov	r3, r0
 8000634:	6039      	str	r1, [r7, #0]
 8000636:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000638:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800063c:	2b00      	cmp	r3, #0
 800063e:	db0a      	blt.n	8000656 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000640:	683b      	ldr	r3, [r7, #0]
 8000642:	b2da      	uxtb	r2, r3
 8000644:	490c      	ldr	r1, [pc, #48]	; (8000678 <__NVIC_SetPriority+0x4c>)
 8000646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800064a:	0112      	lsls	r2, r2, #4
 800064c:	b2d2      	uxtb	r2, r2
 800064e:	440b      	add	r3, r1
 8000650:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000654:	e00a      	b.n	800066c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000656:	683b      	ldr	r3, [r7, #0]
 8000658:	b2da      	uxtb	r2, r3
 800065a:	4908      	ldr	r1, [pc, #32]	; (800067c <__NVIC_SetPriority+0x50>)
 800065c:	79fb      	ldrb	r3, [r7, #7]
 800065e:	f003 030f 	and.w	r3, r3, #15
 8000662:	3b04      	subs	r3, #4
 8000664:	0112      	lsls	r2, r2, #4
 8000666:	b2d2      	uxtb	r2, r2
 8000668:	440b      	add	r3, r1
 800066a:	761a      	strb	r2, [r3, #24]
}
 800066c:	bf00      	nop
 800066e:	370c      	adds	r7, #12
 8000670:	46bd      	mov	sp, r7
 8000672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000676:	4770      	bx	lr
 8000678:	e000e100 	.word	0xe000e100
 800067c:	e000ed00 	.word	0xe000ed00

08000680 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000680:	b480      	push	{r7}
 8000682:	b089      	sub	sp, #36	; 0x24
 8000684:	af00      	add	r7, sp, #0
 8000686:	60f8      	str	r0, [r7, #12]
 8000688:	60b9      	str	r1, [r7, #8]
 800068a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	f003 0307 	and.w	r3, r3, #7
 8000692:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000694:	69fb      	ldr	r3, [r7, #28]
 8000696:	f1c3 0307 	rsb	r3, r3, #7
 800069a:	2b04      	cmp	r3, #4
 800069c:	bf28      	it	cs
 800069e:	2304      	movcs	r3, #4
 80006a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006a2:	69fb      	ldr	r3, [r7, #28]
 80006a4:	3304      	adds	r3, #4
 80006a6:	2b06      	cmp	r3, #6
 80006a8:	d902      	bls.n	80006b0 <NVIC_EncodePriority+0x30>
 80006aa:	69fb      	ldr	r3, [r7, #28]
 80006ac:	3b03      	subs	r3, #3
 80006ae:	e000      	b.n	80006b2 <NVIC_EncodePriority+0x32>
 80006b0:	2300      	movs	r3, #0
 80006b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b4:	f04f 32ff 	mov.w	r2, #4294967295
 80006b8:	69bb      	ldr	r3, [r7, #24]
 80006ba:	fa02 f303 	lsl.w	r3, r2, r3
 80006be:	43da      	mvns	r2, r3
 80006c0:	68bb      	ldr	r3, [r7, #8]
 80006c2:	401a      	ands	r2, r3
 80006c4:	697b      	ldr	r3, [r7, #20]
 80006c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006c8:	f04f 31ff 	mov.w	r1, #4294967295
 80006cc:	697b      	ldr	r3, [r7, #20]
 80006ce:	fa01 f303 	lsl.w	r3, r1, r3
 80006d2:	43d9      	mvns	r1, r3
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006d8:	4313      	orrs	r3, r2
         );
}
 80006da:	4618      	mov	r0, r3
 80006dc:	3724      	adds	r7, #36	; 0x24
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr

080006e6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006e6:	b580      	push	{r7, lr}
 80006e8:	b082      	sub	sp, #8
 80006ea:	af00      	add	r7, sp, #0
 80006ec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006ee:	6878      	ldr	r0, [r7, #4]
 80006f0:	f7ff ff4c 	bl	800058c <__NVIC_SetPriorityGrouping>
}
 80006f4:	bf00      	nop
 80006f6:	3708      	adds	r7, #8
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}

080006fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b086      	sub	sp, #24
 8000700:	af00      	add	r7, sp, #0
 8000702:	4603      	mov	r3, r0
 8000704:	60b9      	str	r1, [r7, #8]
 8000706:	607a      	str	r2, [r7, #4]
 8000708:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800070a:	2300      	movs	r3, #0
 800070c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800070e:	f7ff ff61 	bl	80005d4 <__NVIC_GetPriorityGrouping>
 8000712:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000714:	687a      	ldr	r2, [r7, #4]
 8000716:	68b9      	ldr	r1, [r7, #8]
 8000718:	6978      	ldr	r0, [r7, #20]
 800071a:	f7ff ffb1 	bl	8000680 <NVIC_EncodePriority>
 800071e:	4602      	mov	r2, r0
 8000720:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000724:	4611      	mov	r1, r2
 8000726:	4618      	mov	r0, r3
 8000728:	f7ff ff80 	bl	800062c <__NVIC_SetPriority>
}
 800072c:	bf00      	nop
 800072e:	3718      	adds	r7, #24
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}

08000734 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	4603      	mov	r3, r0
 800073c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800073e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000742:	4618      	mov	r0, r3
 8000744:	f7ff ff54 	bl	80005f0 <__NVIC_EnableIRQ>
}
 8000748:	bf00      	nop
 800074a:	3708      	adds	r7, #8
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}

08000750 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000754:	4b04      	ldr	r3, [pc, #16]	; (8000768 <HAL_PWREx_GetVoltageRange+0x18>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800075c:	4618      	mov	r0, r3
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	40007000 	.word	0x40007000

0800076c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800076c:	b480      	push	{r7}
 800076e:	b085      	sub	sp, #20
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800077a:	d130      	bne.n	80007de <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800077c:	4b23      	ldr	r3, [pc, #140]	; (800080c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000784:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000788:	d038      	beq.n	80007fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800078a:	4b20      	ldr	r3, [pc, #128]	; (800080c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000792:	4a1e      	ldr	r2, [pc, #120]	; (800080c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000794:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000798:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800079a:	4b1d      	ldr	r3, [pc, #116]	; (8000810 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	2232      	movs	r2, #50	; 0x32
 80007a0:	fb02 f303 	mul.w	r3, r2, r3
 80007a4:	4a1b      	ldr	r2, [pc, #108]	; (8000814 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80007a6:	fba2 2303 	umull	r2, r3, r2, r3
 80007aa:	0c9b      	lsrs	r3, r3, #18
 80007ac:	3301      	adds	r3, #1
 80007ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007b0:	e002      	b.n	80007b8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	3b01      	subs	r3, #1
 80007b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007b8:	4b14      	ldr	r3, [pc, #80]	; (800080c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80007ba:	695b      	ldr	r3, [r3, #20]
 80007bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80007c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80007c4:	d102      	bne.n	80007cc <HAL_PWREx_ControlVoltageScaling+0x60>
 80007c6:	68fb      	ldr	r3, [r7, #12]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d1f2      	bne.n	80007b2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80007cc:	4b0f      	ldr	r3, [pc, #60]	; (800080c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80007ce:	695b      	ldr	r3, [r3, #20]
 80007d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80007d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80007d8:	d110      	bne.n	80007fc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80007da:	2303      	movs	r3, #3
 80007dc:	e00f      	b.n	80007fe <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80007de:	4b0b      	ldr	r3, [pc, #44]	; (800080c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80007e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80007ea:	d007      	beq.n	80007fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80007ec:	4b07      	ldr	r3, [pc, #28]	; (800080c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80007f4:	4a05      	ldr	r2, [pc, #20]	; (800080c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80007f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80007fa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80007fc:	2300      	movs	r3, #0
}
 80007fe:	4618      	mov	r0, r3
 8000800:	3714      	adds	r7, #20
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	40007000 	.word	0x40007000
 8000810:	20000000 	.word	0x20000000
 8000814:	431bde83 	.word	0x431bde83

08000818 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b088      	sub	sp, #32
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d101      	bne.n	800082a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000826:	2301      	movs	r3, #1
 8000828:	e3c6      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800082a:	4ba1      	ldr	r3, [pc, #644]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 800082c:	689b      	ldr	r3, [r3, #8]
 800082e:	f003 030c 	and.w	r3, r3, #12
 8000832:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000834:	4b9e      	ldr	r3, [pc, #632]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 8000836:	68db      	ldr	r3, [r3, #12]
 8000838:	f003 0303 	and.w	r3, r3, #3
 800083c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	f003 0310 	and.w	r3, r3, #16
 8000846:	2b00      	cmp	r3, #0
 8000848:	f000 80e4 	beq.w	8000a14 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800084c:	69bb      	ldr	r3, [r7, #24]
 800084e:	2b00      	cmp	r3, #0
 8000850:	d007      	beq.n	8000862 <HAL_RCC_OscConfig+0x4a>
 8000852:	69bb      	ldr	r3, [r7, #24]
 8000854:	2b0c      	cmp	r3, #12
 8000856:	f040 808b 	bne.w	8000970 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800085a:	697b      	ldr	r3, [r7, #20]
 800085c:	2b01      	cmp	r3, #1
 800085e:	f040 8087 	bne.w	8000970 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000862:	4b93      	ldr	r3, [pc, #588]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	f003 0302 	and.w	r3, r3, #2
 800086a:	2b00      	cmp	r3, #0
 800086c:	d005      	beq.n	800087a <HAL_RCC_OscConfig+0x62>
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	699b      	ldr	r3, [r3, #24]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d101      	bne.n	800087a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000876:	2301      	movs	r3, #1
 8000878:	e39e      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	6a1a      	ldr	r2, [r3, #32]
 800087e:	4b8c      	ldr	r3, [pc, #560]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	f003 0308 	and.w	r3, r3, #8
 8000886:	2b00      	cmp	r3, #0
 8000888:	d004      	beq.n	8000894 <HAL_RCC_OscConfig+0x7c>
 800088a:	4b89      	ldr	r3, [pc, #548]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000892:	e005      	b.n	80008a0 <HAL_RCC_OscConfig+0x88>
 8000894:	4b86      	ldr	r3, [pc, #536]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 8000896:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800089a:	091b      	lsrs	r3, r3, #4
 800089c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80008a0:	4293      	cmp	r3, r2
 80008a2:	d223      	bcs.n	80008ec <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	6a1b      	ldr	r3, [r3, #32]
 80008a8:	4618      	mov	r0, r3
 80008aa:	f000 fd6f 	bl	800138c <RCC_SetFlashLatencyFromMSIRange>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80008b4:	2301      	movs	r3, #1
 80008b6:	e37f      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80008b8:	4b7d      	ldr	r3, [pc, #500]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	4a7c      	ldr	r2, [pc, #496]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 80008be:	f043 0308 	orr.w	r3, r3, #8
 80008c2:	6013      	str	r3, [r2, #0]
 80008c4:	4b7a      	ldr	r3, [pc, #488]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	6a1b      	ldr	r3, [r3, #32]
 80008d0:	4977      	ldr	r1, [pc, #476]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 80008d2:	4313      	orrs	r3, r2
 80008d4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80008d6:	4b76      	ldr	r3, [pc, #472]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 80008d8:	685b      	ldr	r3, [r3, #4]
 80008da:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	69db      	ldr	r3, [r3, #28]
 80008e2:	021b      	lsls	r3, r3, #8
 80008e4:	4972      	ldr	r1, [pc, #456]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 80008e6:	4313      	orrs	r3, r2
 80008e8:	604b      	str	r3, [r1, #4]
 80008ea:	e025      	b.n	8000938 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80008ec:	4b70      	ldr	r3, [pc, #448]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	4a6f      	ldr	r2, [pc, #444]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 80008f2:	f043 0308 	orr.w	r3, r3, #8
 80008f6:	6013      	str	r3, [r2, #0]
 80008f8:	4b6d      	ldr	r3, [pc, #436]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	6a1b      	ldr	r3, [r3, #32]
 8000904:	496a      	ldr	r1, [pc, #424]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 8000906:	4313      	orrs	r3, r2
 8000908:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800090a:	4b69      	ldr	r3, [pc, #420]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 800090c:	685b      	ldr	r3, [r3, #4]
 800090e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	69db      	ldr	r3, [r3, #28]
 8000916:	021b      	lsls	r3, r3, #8
 8000918:	4965      	ldr	r1, [pc, #404]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 800091a:	4313      	orrs	r3, r2
 800091c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800091e:	69bb      	ldr	r3, [r7, #24]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d109      	bne.n	8000938 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	6a1b      	ldr	r3, [r3, #32]
 8000928:	4618      	mov	r0, r3
 800092a:	f000 fd2f 	bl	800138c <RCC_SetFlashLatencyFromMSIRange>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000934:	2301      	movs	r3, #1
 8000936:	e33f      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000938:	f000 fc48 	bl	80011cc <HAL_RCC_GetSysClockFreq>
 800093c:	4602      	mov	r2, r0
 800093e:	4b5c      	ldr	r3, [pc, #368]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 8000940:	689b      	ldr	r3, [r3, #8]
 8000942:	091b      	lsrs	r3, r3, #4
 8000944:	f003 030f 	and.w	r3, r3, #15
 8000948:	495a      	ldr	r1, [pc, #360]	; (8000ab4 <HAL_RCC_OscConfig+0x29c>)
 800094a:	5ccb      	ldrb	r3, [r1, r3]
 800094c:	f003 031f 	and.w	r3, r3, #31
 8000950:	fa22 f303 	lsr.w	r3, r2, r3
 8000954:	4a58      	ldr	r2, [pc, #352]	; (8000ab8 <HAL_RCC_OscConfig+0x2a0>)
 8000956:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000958:	4b58      	ldr	r3, [pc, #352]	; (8000abc <HAL_RCC_OscConfig+0x2a4>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	4618      	mov	r0, r3
 800095e:	f7ff fce9 	bl	8000334 <HAL_InitTick>
 8000962:	4603      	mov	r3, r0
 8000964:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000966:	7bfb      	ldrb	r3, [r7, #15]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d052      	beq.n	8000a12 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800096c:	7bfb      	ldrb	r3, [r7, #15]
 800096e:	e323      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	699b      	ldr	r3, [r3, #24]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d032      	beq.n	80009de <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000978:	4b4d      	ldr	r3, [pc, #308]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	4a4c      	ldr	r2, [pc, #304]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 800097e:	f043 0301 	orr.w	r3, r3, #1
 8000982:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000984:	f7ff fdd2 	bl	800052c <HAL_GetTick>
 8000988:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800098a:	e008      	b.n	800099e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800098c:	f7ff fdce 	bl	800052c <HAL_GetTick>
 8000990:	4602      	mov	r2, r0
 8000992:	693b      	ldr	r3, [r7, #16]
 8000994:	1ad3      	subs	r3, r2, r3
 8000996:	2b02      	cmp	r3, #2
 8000998:	d901      	bls.n	800099e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800099a:	2303      	movs	r3, #3
 800099c:	e30c      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800099e:	4b44      	ldr	r3, [pc, #272]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	f003 0302 	and.w	r3, r3, #2
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d0f0      	beq.n	800098c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80009aa:	4b41      	ldr	r3, [pc, #260]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	4a40      	ldr	r2, [pc, #256]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 80009b0:	f043 0308 	orr.w	r3, r3, #8
 80009b4:	6013      	str	r3, [r2, #0]
 80009b6:	4b3e      	ldr	r3, [pc, #248]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	6a1b      	ldr	r3, [r3, #32]
 80009c2:	493b      	ldr	r1, [pc, #236]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 80009c4:	4313      	orrs	r3, r2
 80009c6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80009c8:	4b39      	ldr	r3, [pc, #228]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 80009ca:	685b      	ldr	r3, [r3, #4]
 80009cc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	69db      	ldr	r3, [r3, #28]
 80009d4:	021b      	lsls	r3, r3, #8
 80009d6:	4936      	ldr	r1, [pc, #216]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 80009d8:	4313      	orrs	r3, r2
 80009da:	604b      	str	r3, [r1, #4]
 80009dc:	e01a      	b.n	8000a14 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80009de:	4b34      	ldr	r3, [pc, #208]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	4a33      	ldr	r2, [pc, #204]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 80009e4:	f023 0301 	bic.w	r3, r3, #1
 80009e8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80009ea:	f7ff fd9f 	bl	800052c <HAL_GetTick>
 80009ee:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80009f0:	e008      	b.n	8000a04 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80009f2:	f7ff fd9b 	bl	800052c <HAL_GetTick>
 80009f6:	4602      	mov	r2, r0
 80009f8:	693b      	ldr	r3, [r7, #16]
 80009fa:	1ad3      	subs	r3, r2, r3
 80009fc:	2b02      	cmp	r3, #2
 80009fe:	d901      	bls.n	8000a04 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000a00:	2303      	movs	r3, #3
 8000a02:	e2d9      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000a04:	4b2a      	ldr	r3, [pc, #168]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	f003 0302 	and.w	r3, r3, #2
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d1f0      	bne.n	80009f2 <HAL_RCC_OscConfig+0x1da>
 8000a10:	e000      	b.n	8000a14 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000a12:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	f003 0301 	and.w	r3, r3, #1
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d074      	beq.n	8000b0a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000a20:	69bb      	ldr	r3, [r7, #24]
 8000a22:	2b08      	cmp	r3, #8
 8000a24:	d005      	beq.n	8000a32 <HAL_RCC_OscConfig+0x21a>
 8000a26:	69bb      	ldr	r3, [r7, #24]
 8000a28:	2b0c      	cmp	r3, #12
 8000a2a:	d10e      	bne.n	8000a4a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	2b03      	cmp	r3, #3
 8000a30:	d10b      	bne.n	8000a4a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a32:	4b1f      	ldr	r3, [pc, #124]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d064      	beq.n	8000b08 <HAL_RCC_OscConfig+0x2f0>
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d160      	bne.n	8000b08 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000a46:	2301      	movs	r3, #1
 8000a48:	e2b6      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	685b      	ldr	r3, [r3, #4]
 8000a4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a52:	d106      	bne.n	8000a62 <HAL_RCC_OscConfig+0x24a>
 8000a54:	4b16      	ldr	r3, [pc, #88]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a15      	ldr	r2, [pc, #84]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 8000a5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a5e:	6013      	str	r3, [r2, #0]
 8000a60:	e01d      	b.n	8000a9e <HAL_RCC_OscConfig+0x286>
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	685b      	ldr	r3, [r3, #4]
 8000a66:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000a6a:	d10c      	bne.n	8000a86 <HAL_RCC_OscConfig+0x26e>
 8000a6c:	4b10      	ldr	r3, [pc, #64]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a0f      	ldr	r2, [pc, #60]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 8000a72:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a76:	6013      	str	r3, [r2, #0]
 8000a78:	4b0d      	ldr	r3, [pc, #52]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a0c      	ldr	r2, [pc, #48]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 8000a7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a82:	6013      	str	r3, [r2, #0]
 8000a84:	e00b      	b.n	8000a9e <HAL_RCC_OscConfig+0x286>
 8000a86:	4b0a      	ldr	r3, [pc, #40]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	4a09      	ldr	r2, [pc, #36]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 8000a8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a90:	6013      	str	r3, [r2, #0]
 8000a92:	4b07      	ldr	r3, [pc, #28]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	4a06      	ldr	r2, [pc, #24]	; (8000ab0 <HAL_RCC_OscConfig+0x298>)
 8000a98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a9c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d01c      	beq.n	8000ae0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000aa6:	f7ff fd41 	bl	800052c <HAL_GetTick>
 8000aaa:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000aac:	e011      	b.n	8000ad2 <HAL_RCC_OscConfig+0x2ba>
 8000aae:	bf00      	nop
 8000ab0:	40021000 	.word	0x40021000
 8000ab4:	08001a60 	.word	0x08001a60
 8000ab8:	20000000 	.word	0x20000000
 8000abc:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ac0:	f7ff fd34 	bl	800052c <HAL_GetTick>
 8000ac4:	4602      	mov	r2, r0
 8000ac6:	693b      	ldr	r3, [r7, #16]
 8000ac8:	1ad3      	subs	r3, r2, r3
 8000aca:	2b64      	cmp	r3, #100	; 0x64
 8000acc:	d901      	bls.n	8000ad2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000ace:	2303      	movs	r3, #3
 8000ad0:	e272      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000ad2:	4baf      	ldr	r3, [pc, #700]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d0f0      	beq.n	8000ac0 <HAL_RCC_OscConfig+0x2a8>
 8000ade:	e014      	b.n	8000b0a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ae0:	f7ff fd24 	bl	800052c <HAL_GetTick>
 8000ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ae6:	e008      	b.n	8000afa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ae8:	f7ff fd20 	bl	800052c <HAL_GetTick>
 8000aec:	4602      	mov	r2, r0
 8000aee:	693b      	ldr	r3, [r7, #16]
 8000af0:	1ad3      	subs	r3, r2, r3
 8000af2:	2b64      	cmp	r3, #100	; 0x64
 8000af4:	d901      	bls.n	8000afa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000af6:	2303      	movs	r3, #3
 8000af8:	e25e      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000afa:	4ba5      	ldr	r3, [pc, #660]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d1f0      	bne.n	8000ae8 <HAL_RCC_OscConfig+0x2d0>
 8000b06:	e000      	b.n	8000b0a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f003 0302 	and.w	r3, r3, #2
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d060      	beq.n	8000bd8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000b16:	69bb      	ldr	r3, [r7, #24]
 8000b18:	2b04      	cmp	r3, #4
 8000b1a:	d005      	beq.n	8000b28 <HAL_RCC_OscConfig+0x310>
 8000b1c:	69bb      	ldr	r3, [r7, #24]
 8000b1e:	2b0c      	cmp	r3, #12
 8000b20:	d119      	bne.n	8000b56 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000b22:	697b      	ldr	r3, [r7, #20]
 8000b24:	2b02      	cmp	r3, #2
 8000b26:	d116      	bne.n	8000b56 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000b28:	4b99      	ldr	r3, [pc, #612]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d005      	beq.n	8000b40 <HAL_RCC_OscConfig+0x328>
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	68db      	ldr	r3, [r3, #12]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d101      	bne.n	8000b40 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	e23b      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b40:	4b93      	ldr	r3, [pc, #588]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000b42:	685b      	ldr	r3, [r3, #4]
 8000b44:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	691b      	ldr	r3, [r3, #16]
 8000b4c:	061b      	lsls	r3, r3, #24
 8000b4e:	4990      	ldr	r1, [pc, #576]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000b50:	4313      	orrs	r3, r2
 8000b52:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000b54:	e040      	b.n	8000bd8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	68db      	ldr	r3, [r3, #12]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d023      	beq.n	8000ba6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000b5e:	4b8c      	ldr	r3, [pc, #560]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	4a8b      	ldr	r2, [pc, #556]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000b64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b6a:	f7ff fcdf 	bl	800052c <HAL_GetTick>
 8000b6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000b70:	e008      	b.n	8000b84 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000b72:	f7ff fcdb 	bl	800052c <HAL_GetTick>
 8000b76:	4602      	mov	r2, r0
 8000b78:	693b      	ldr	r3, [r7, #16]
 8000b7a:	1ad3      	subs	r3, r2, r3
 8000b7c:	2b02      	cmp	r3, #2
 8000b7e:	d901      	bls.n	8000b84 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000b80:	2303      	movs	r3, #3
 8000b82:	e219      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000b84:	4b82      	ldr	r3, [pc, #520]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d0f0      	beq.n	8000b72 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b90:	4b7f      	ldr	r3, [pc, #508]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	691b      	ldr	r3, [r3, #16]
 8000b9c:	061b      	lsls	r3, r3, #24
 8000b9e:	497c      	ldr	r1, [pc, #496]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000ba0:	4313      	orrs	r3, r2
 8000ba2:	604b      	str	r3, [r1, #4]
 8000ba4:	e018      	b.n	8000bd8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ba6:	4b7a      	ldr	r3, [pc, #488]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4a79      	ldr	r2, [pc, #484]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000bac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000bb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000bb2:	f7ff fcbb 	bl	800052c <HAL_GetTick>
 8000bb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000bb8:	e008      	b.n	8000bcc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bba:	f7ff fcb7 	bl	800052c <HAL_GetTick>
 8000bbe:	4602      	mov	r2, r0
 8000bc0:	693b      	ldr	r3, [r7, #16]
 8000bc2:	1ad3      	subs	r3, r2, r3
 8000bc4:	2b02      	cmp	r3, #2
 8000bc6:	d901      	bls.n	8000bcc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000bc8:	2303      	movs	r3, #3
 8000bca:	e1f5      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000bcc:	4b70      	ldr	r3, [pc, #448]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d1f0      	bne.n	8000bba <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f003 0308 	and.w	r3, r3, #8
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d03c      	beq.n	8000c5e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	695b      	ldr	r3, [r3, #20]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d01c      	beq.n	8000c26 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000bec:	4b68      	ldr	r3, [pc, #416]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000bee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000bf2:	4a67      	ldr	r2, [pc, #412]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000bf4:	f043 0301 	orr.w	r3, r3, #1
 8000bf8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000bfc:	f7ff fc96 	bl	800052c <HAL_GetTick>
 8000c00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000c02:	e008      	b.n	8000c16 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c04:	f7ff fc92 	bl	800052c <HAL_GetTick>
 8000c08:	4602      	mov	r2, r0
 8000c0a:	693b      	ldr	r3, [r7, #16]
 8000c0c:	1ad3      	subs	r3, r2, r3
 8000c0e:	2b02      	cmp	r3, #2
 8000c10:	d901      	bls.n	8000c16 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000c12:	2303      	movs	r3, #3
 8000c14:	e1d0      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000c16:	4b5e      	ldr	r3, [pc, #376]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000c18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000c1c:	f003 0302 	and.w	r3, r3, #2
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d0ef      	beq.n	8000c04 <HAL_RCC_OscConfig+0x3ec>
 8000c24:	e01b      	b.n	8000c5e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c26:	4b5a      	ldr	r3, [pc, #360]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000c28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000c2c:	4a58      	ldr	r2, [pc, #352]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000c2e:	f023 0301 	bic.w	r3, r3, #1
 8000c32:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c36:	f7ff fc79 	bl	800052c <HAL_GetTick>
 8000c3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000c3c:	e008      	b.n	8000c50 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c3e:	f7ff fc75 	bl	800052c <HAL_GetTick>
 8000c42:	4602      	mov	r2, r0
 8000c44:	693b      	ldr	r3, [r7, #16]
 8000c46:	1ad3      	subs	r3, r2, r3
 8000c48:	2b02      	cmp	r3, #2
 8000c4a:	d901      	bls.n	8000c50 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000c4c:	2303      	movs	r3, #3
 8000c4e:	e1b3      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000c50:	4b4f      	ldr	r3, [pc, #316]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000c52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000c56:	f003 0302 	and.w	r3, r3, #2
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d1ef      	bne.n	8000c3e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	f003 0304 	and.w	r3, r3, #4
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	f000 80a6 	beq.w	8000db8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000c70:	4b47      	ldr	r3, [pc, #284]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000c72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d10d      	bne.n	8000c98 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000c7c:	4b44      	ldr	r3, [pc, #272]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000c7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c80:	4a43      	ldr	r2, [pc, #268]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000c82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c86:	6593      	str	r3, [r2, #88]	; 0x58
 8000c88:	4b41      	ldr	r3, [pc, #260]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000c8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c90:	60bb      	str	r3, [r7, #8]
 8000c92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000c94:	2301      	movs	r3, #1
 8000c96:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000c98:	4b3e      	ldr	r3, [pc, #248]	; (8000d94 <HAL_RCC_OscConfig+0x57c>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d118      	bne.n	8000cd6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000ca4:	4b3b      	ldr	r3, [pc, #236]	; (8000d94 <HAL_RCC_OscConfig+0x57c>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a3a      	ldr	r2, [pc, #232]	; (8000d94 <HAL_RCC_OscConfig+0x57c>)
 8000caa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000cb0:	f7ff fc3c 	bl	800052c <HAL_GetTick>
 8000cb4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000cb6:	e008      	b.n	8000cca <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000cb8:	f7ff fc38 	bl	800052c <HAL_GetTick>
 8000cbc:	4602      	mov	r2, r0
 8000cbe:	693b      	ldr	r3, [r7, #16]
 8000cc0:	1ad3      	subs	r3, r2, r3
 8000cc2:	2b02      	cmp	r3, #2
 8000cc4:	d901      	bls.n	8000cca <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8000cc6:	2303      	movs	r3, #3
 8000cc8:	e176      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000cca:	4b32      	ldr	r3, [pc, #200]	; (8000d94 <HAL_RCC_OscConfig+0x57c>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d0f0      	beq.n	8000cb8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	689b      	ldr	r3, [r3, #8]
 8000cda:	2b01      	cmp	r3, #1
 8000cdc:	d108      	bne.n	8000cf0 <HAL_RCC_OscConfig+0x4d8>
 8000cde:	4b2c      	ldr	r3, [pc, #176]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000ce0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000ce4:	4a2a      	ldr	r2, [pc, #168]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000ce6:	f043 0301 	orr.w	r3, r3, #1
 8000cea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000cee:	e024      	b.n	8000d3a <HAL_RCC_OscConfig+0x522>
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	689b      	ldr	r3, [r3, #8]
 8000cf4:	2b05      	cmp	r3, #5
 8000cf6:	d110      	bne.n	8000d1a <HAL_RCC_OscConfig+0x502>
 8000cf8:	4b25      	ldr	r3, [pc, #148]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000cfe:	4a24      	ldr	r2, [pc, #144]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000d00:	f043 0304 	orr.w	r3, r3, #4
 8000d04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000d08:	4b21      	ldr	r3, [pc, #132]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d0e:	4a20      	ldr	r2, [pc, #128]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000d10:	f043 0301 	orr.w	r3, r3, #1
 8000d14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000d18:	e00f      	b.n	8000d3a <HAL_RCC_OscConfig+0x522>
 8000d1a:	4b1d      	ldr	r3, [pc, #116]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000d1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d20:	4a1b      	ldr	r2, [pc, #108]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000d22:	f023 0301 	bic.w	r3, r3, #1
 8000d26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000d2a:	4b19      	ldr	r3, [pc, #100]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000d2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d30:	4a17      	ldr	r2, [pc, #92]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000d32:	f023 0304 	bic.w	r3, r3, #4
 8000d36:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	689b      	ldr	r3, [r3, #8]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d016      	beq.n	8000d70 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d42:	f7ff fbf3 	bl	800052c <HAL_GetTick>
 8000d46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000d48:	e00a      	b.n	8000d60 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d4a:	f7ff fbef 	bl	800052c <HAL_GetTick>
 8000d4e:	4602      	mov	r2, r0
 8000d50:	693b      	ldr	r3, [r7, #16]
 8000d52:	1ad3      	subs	r3, r2, r3
 8000d54:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d58:	4293      	cmp	r3, r2
 8000d5a:	d901      	bls.n	8000d60 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8000d5c:	2303      	movs	r3, #3
 8000d5e:	e12b      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000d60:	4b0b      	ldr	r3, [pc, #44]	; (8000d90 <HAL_RCC_OscConfig+0x578>)
 8000d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d66:	f003 0302 	and.w	r3, r3, #2
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d0ed      	beq.n	8000d4a <HAL_RCC_OscConfig+0x532>
 8000d6e:	e01a      	b.n	8000da6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d70:	f7ff fbdc 	bl	800052c <HAL_GetTick>
 8000d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000d76:	e00f      	b.n	8000d98 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d78:	f7ff fbd8 	bl	800052c <HAL_GetTick>
 8000d7c:	4602      	mov	r2, r0
 8000d7e:	693b      	ldr	r3, [r7, #16]
 8000d80:	1ad3      	subs	r3, r2, r3
 8000d82:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d906      	bls.n	8000d98 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8000d8a:	2303      	movs	r3, #3
 8000d8c:	e114      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
 8000d8e:	bf00      	nop
 8000d90:	40021000 	.word	0x40021000
 8000d94:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000d98:	4b89      	ldr	r3, [pc, #548]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d9e:	f003 0302 	and.w	r3, r3, #2
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d1e8      	bne.n	8000d78 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000da6:	7ffb      	ldrb	r3, [r7, #31]
 8000da8:	2b01      	cmp	r3, #1
 8000daa:	d105      	bne.n	8000db8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000dac:	4b84      	ldr	r3, [pc, #528]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000dae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000db0:	4a83      	ldr	r2, [pc, #524]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000db2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000db6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	f000 80fa 	beq.w	8000fb6 <HAL_RCC_OscConfig+0x79e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dc6:	2b02      	cmp	r3, #2
 8000dc8:	f040 80d0 	bne.w	8000f6c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8000dcc:	4b7c      	ldr	r3, [pc, #496]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000dce:	68db      	ldr	r3, [r3, #12]
 8000dd0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000dd2:	697b      	ldr	r3, [r7, #20]
 8000dd4:	f003 0203 	and.w	r2, r3, #3
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	d130      	bne.n	8000e42 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dea:	3b01      	subs	r3, #1
 8000dec:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000dee:	429a      	cmp	r2, r3
 8000df0:	d127      	bne.n	8000e42 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000dfc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	d11f      	bne.n	8000e42 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8000e02:	697b      	ldr	r3, [r7, #20]
 8000e04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e08:	687a      	ldr	r2, [r7, #4]
 8000e0a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8000e0c:	2a07      	cmp	r2, #7
 8000e0e:	bf14      	ite	ne
 8000e10:	2201      	movne	r2, #1
 8000e12:	2200      	moveq	r2, #0
 8000e14:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d113      	bne.n	8000e42 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e24:	085b      	lsrs	r3, r3, #1
 8000e26:	3b01      	subs	r3, #1
 8000e28:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8000e2a:	429a      	cmp	r2, r3
 8000e2c:	d109      	bne.n	8000e42 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8000e2e:	697b      	ldr	r3, [r7, #20]
 8000e30:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e38:	085b      	lsrs	r3, r3, #1
 8000e3a:	3b01      	subs	r3, #1
 8000e3c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d06e      	beq.n	8000f20 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000e42:	69bb      	ldr	r3, [r7, #24]
 8000e44:	2b0c      	cmp	r3, #12
 8000e46:	d069      	beq.n	8000f1c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8000e48:	4b5d      	ldr	r3, [pc, #372]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d105      	bne.n	8000e60 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8000e54:	4b5a      	ldr	r3, [pc, #360]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8000e60:	2301      	movs	r3, #1
 8000e62:	e0a9      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8000e64:	4b56      	ldr	r3, [pc, #344]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a55      	ldr	r2, [pc, #340]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000e6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000e6e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8000e70:	f7ff fb5c 	bl	800052c <HAL_GetTick>
 8000e74:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000e76:	e008      	b.n	8000e8a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e78:	f7ff fb58 	bl	800052c <HAL_GetTick>
 8000e7c:	4602      	mov	r2, r0
 8000e7e:	693b      	ldr	r3, [r7, #16]
 8000e80:	1ad3      	subs	r3, r2, r3
 8000e82:	2b02      	cmp	r3, #2
 8000e84:	d901      	bls.n	8000e8a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8000e86:	2303      	movs	r3, #3
 8000e88:	e096      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000e8a:	4b4d      	ldr	r3, [pc, #308]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d1f0      	bne.n	8000e78 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e96:	4b4a      	ldr	r3, [pc, #296]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000e98:	68da      	ldr	r2, [r3, #12]
 8000e9a:	4b4a      	ldr	r3, [pc, #296]	; (8000fc4 <HAL_RCC_OscConfig+0x7ac>)
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	687a      	ldr	r2, [r7, #4]
 8000ea0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8000ea2:	687a      	ldr	r2, [r7, #4]
 8000ea4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000ea6:	3a01      	subs	r2, #1
 8000ea8:	0112      	lsls	r2, r2, #4
 8000eaa:	4311      	orrs	r1, r2
 8000eac:	687a      	ldr	r2, [r7, #4]
 8000eae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000eb0:	0212      	lsls	r2, r2, #8
 8000eb2:	4311      	orrs	r1, r2
 8000eb4:	687a      	ldr	r2, [r7, #4]
 8000eb6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8000eb8:	0852      	lsrs	r2, r2, #1
 8000eba:	3a01      	subs	r2, #1
 8000ebc:	0552      	lsls	r2, r2, #21
 8000ebe:	4311      	orrs	r1, r2
 8000ec0:	687a      	ldr	r2, [r7, #4]
 8000ec2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000ec4:	0852      	lsrs	r2, r2, #1
 8000ec6:	3a01      	subs	r2, #1
 8000ec8:	0652      	lsls	r2, r2, #25
 8000eca:	4311      	orrs	r1, r2
 8000ecc:	687a      	ldr	r2, [r7, #4]
 8000ece:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8000ed0:	0912      	lsrs	r2, r2, #4
 8000ed2:	0452      	lsls	r2, r2, #17
 8000ed4:	430a      	orrs	r2, r1
 8000ed6:	493a      	ldr	r1, [pc, #232]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8000edc:	4b38      	ldr	r3, [pc, #224]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a37      	ldr	r2, [pc, #220]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000ee2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ee6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000ee8:	4b35      	ldr	r3, [pc, #212]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	4a34      	ldr	r2, [pc, #208]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000eee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ef2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8000ef4:	f7ff fb1a 	bl	800052c <HAL_GetTick>
 8000ef8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000efa:	e008      	b.n	8000f0e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000efc:	f7ff fb16 	bl	800052c <HAL_GetTick>
 8000f00:	4602      	mov	r2, r0
 8000f02:	693b      	ldr	r3, [r7, #16]
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	2b02      	cmp	r3, #2
 8000f08:	d901      	bls.n	8000f0e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8000f0a:	2303      	movs	r3, #3
 8000f0c:	e054      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000f0e:	4b2c      	ldr	r3, [pc, #176]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d0f0      	beq.n	8000efc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000f1a:	e04c      	b.n	8000fb6 <HAL_RCC_OscConfig+0x79e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	e04b      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000f20:	4b27      	ldr	r3, [pc, #156]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d144      	bne.n	8000fb6 <HAL_RCC_OscConfig+0x79e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8000f2c:	4b24      	ldr	r3, [pc, #144]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a23      	ldr	r2, [pc, #140]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000f32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f36:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000f38:	4b21      	ldr	r3, [pc, #132]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000f3a:	68db      	ldr	r3, [r3, #12]
 8000f3c:	4a20      	ldr	r2, [pc, #128]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000f3e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f42:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8000f44:	f7ff faf2 	bl	800052c <HAL_GetTick>
 8000f48:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000f4a:	e008      	b.n	8000f5e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f4c:	f7ff faee 	bl	800052c <HAL_GetTick>
 8000f50:	4602      	mov	r2, r0
 8000f52:	693b      	ldr	r3, [r7, #16]
 8000f54:	1ad3      	subs	r3, r2, r3
 8000f56:	2b02      	cmp	r3, #2
 8000f58:	d901      	bls.n	8000f5e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8000f5a:	2303      	movs	r3, #3
 8000f5c:	e02c      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000f5e:	4b18      	ldr	r3, [pc, #96]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d0f0      	beq.n	8000f4c <HAL_RCC_OscConfig+0x734>
 8000f6a:	e024      	b.n	8000fb6 <HAL_RCC_OscConfig+0x79e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000f6c:	69bb      	ldr	r3, [r7, #24]
 8000f6e:	2b0c      	cmp	r3, #12
 8000f70:	d01f      	beq.n	8000fb2 <HAL_RCC_OscConfig+0x79a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f72:	4b13      	ldr	r3, [pc, #76]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a12      	ldr	r2, [pc, #72]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000f78:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000f7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f7e:	f7ff fad5 	bl	800052c <HAL_GetTick>
 8000f82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000f84:	e008      	b.n	8000f98 <HAL_RCC_OscConfig+0x780>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f86:	f7ff fad1 	bl	800052c <HAL_GetTick>
 8000f8a:	4602      	mov	r2, r0
 8000f8c:	693b      	ldr	r3, [r7, #16]
 8000f8e:	1ad3      	subs	r3, r2, r3
 8000f90:	2b02      	cmp	r3, #2
 8000f92:	d901      	bls.n	8000f98 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8000f94:	2303      	movs	r3, #3
 8000f96:	e00f      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000f98:	4b09      	ldr	r3, [pc, #36]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d1f0      	bne.n	8000f86 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8000fa4:	4b06      	ldr	r3, [pc, #24]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000fa6:	68da      	ldr	r2, [r3, #12]
 8000fa8:	4905      	ldr	r1, [pc, #20]	; (8000fc0 <HAL_RCC_OscConfig+0x7a8>)
 8000faa:	4b07      	ldr	r3, [pc, #28]	; (8000fc8 <HAL_RCC_OscConfig+0x7b0>)
 8000fac:	4013      	ands	r3, r2
 8000fae:	60cb      	str	r3, [r1, #12]
 8000fb0:	e001      	b.n	8000fb6 <HAL_RCC_OscConfig+0x79e>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	e000      	b.n	8000fb8 <HAL_RCC_OscConfig+0x7a0>
      }
    }
  }
  return HAL_OK;
 8000fb6:	2300      	movs	r3, #0
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3720      	adds	r7, #32
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	40021000 	.word	0x40021000
 8000fc4:	f99d808c 	.word	0xf99d808c
 8000fc8:	feeefffc 	.word	0xfeeefffc

08000fcc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
 8000fd4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d101      	bne.n	8000fe0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	e0e7      	b.n	80011b0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000fe0:	4b75      	ldr	r3, [pc, #468]	; (80011b8 <HAL_RCC_ClockConfig+0x1ec>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f003 0307 	and.w	r3, r3, #7
 8000fe8:	683a      	ldr	r2, [r7, #0]
 8000fea:	429a      	cmp	r2, r3
 8000fec:	d910      	bls.n	8001010 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fee:	4b72      	ldr	r3, [pc, #456]	; (80011b8 <HAL_RCC_ClockConfig+0x1ec>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f023 0207 	bic.w	r2, r3, #7
 8000ff6:	4970      	ldr	r1, [pc, #448]	; (80011b8 <HAL_RCC_ClockConfig+0x1ec>)
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000ffe:	4b6e      	ldr	r3, [pc, #440]	; (80011b8 <HAL_RCC_ClockConfig+0x1ec>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f003 0307 	and.w	r3, r3, #7
 8001006:	683a      	ldr	r2, [r7, #0]
 8001008:	429a      	cmp	r2, r3
 800100a:	d001      	beq.n	8001010 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800100c:	2301      	movs	r3, #1
 800100e:	e0cf      	b.n	80011b0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f003 0302 	and.w	r3, r3, #2
 8001018:	2b00      	cmp	r3, #0
 800101a:	d010      	beq.n	800103e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	689a      	ldr	r2, [r3, #8]
 8001020:	4b66      	ldr	r3, [pc, #408]	; (80011bc <HAL_RCC_ClockConfig+0x1f0>)
 8001022:	689b      	ldr	r3, [r3, #8]
 8001024:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001028:	429a      	cmp	r2, r3
 800102a:	d908      	bls.n	800103e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800102c:	4b63      	ldr	r3, [pc, #396]	; (80011bc <HAL_RCC_ClockConfig+0x1f0>)
 800102e:	689b      	ldr	r3, [r3, #8]
 8001030:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	689b      	ldr	r3, [r3, #8]
 8001038:	4960      	ldr	r1, [pc, #384]	; (80011bc <HAL_RCC_ClockConfig+0x1f0>)
 800103a:	4313      	orrs	r3, r2
 800103c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f003 0301 	and.w	r3, r3, #1
 8001046:	2b00      	cmp	r3, #0
 8001048:	d04c      	beq.n	80010e4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	2b03      	cmp	r3, #3
 8001050:	d107      	bne.n	8001062 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001052:	4b5a      	ldr	r3, [pc, #360]	; (80011bc <HAL_RCC_ClockConfig+0x1f0>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800105a:	2b00      	cmp	r3, #0
 800105c:	d121      	bne.n	80010a2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800105e:	2301      	movs	r3, #1
 8001060:	e0a6      	b.n	80011b0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	2b02      	cmp	r3, #2
 8001068:	d107      	bne.n	800107a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800106a:	4b54      	ldr	r3, [pc, #336]	; (80011bc <HAL_RCC_ClockConfig+0x1f0>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001072:	2b00      	cmp	r3, #0
 8001074:	d115      	bne.n	80010a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	e09a      	b.n	80011b0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d107      	bne.n	8001092 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001082:	4b4e      	ldr	r3, [pc, #312]	; (80011bc <HAL_RCC_ClockConfig+0x1f0>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f003 0302 	and.w	r3, r3, #2
 800108a:	2b00      	cmp	r3, #0
 800108c:	d109      	bne.n	80010a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800108e:	2301      	movs	r3, #1
 8001090:	e08e      	b.n	80011b0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001092:	4b4a      	ldr	r3, [pc, #296]	; (80011bc <HAL_RCC_ClockConfig+0x1f0>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800109a:	2b00      	cmp	r3, #0
 800109c:	d101      	bne.n	80010a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800109e:	2301      	movs	r3, #1
 80010a0:	e086      	b.n	80011b0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80010a2:	4b46      	ldr	r3, [pc, #280]	; (80011bc <HAL_RCC_ClockConfig+0x1f0>)
 80010a4:	689b      	ldr	r3, [r3, #8]
 80010a6:	f023 0203 	bic.w	r2, r3, #3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	4943      	ldr	r1, [pc, #268]	; (80011bc <HAL_RCC_ClockConfig+0x1f0>)
 80010b0:	4313      	orrs	r3, r2
 80010b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80010b4:	f7ff fa3a 	bl	800052c <HAL_GetTick>
 80010b8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010ba:	e00a      	b.n	80010d2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010bc:	f7ff fa36 	bl	800052c <HAL_GetTick>
 80010c0:	4602      	mov	r2, r0
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	1ad3      	subs	r3, r2, r3
 80010c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d901      	bls.n	80010d2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80010ce:	2303      	movs	r3, #3
 80010d0:	e06e      	b.n	80011b0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010d2:	4b3a      	ldr	r3, [pc, #232]	; (80011bc <HAL_RCC_ClockConfig+0x1f0>)
 80010d4:	689b      	ldr	r3, [r3, #8]
 80010d6:	f003 020c 	and.w	r2, r3, #12
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	009b      	lsls	r3, r3, #2
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d1eb      	bne.n	80010bc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f003 0302 	and.w	r3, r3, #2
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d010      	beq.n	8001112 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	689a      	ldr	r2, [r3, #8]
 80010f4:	4b31      	ldr	r3, [pc, #196]	; (80011bc <HAL_RCC_ClockConfig+0x1f0>)
 80010f6:	689b      	ldr	r3, [r3, #8]
 80010f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80010fc:	429a      	cmp	r2, r3
 80010fe:	d208      	bcs.n	8001112 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001100:	4b2e      	ldr	r3, [pc, #184]	; (80011bc <HAL_RCC_ClockConfig+0x1f0>)
 8001102:	689b      	ldr	r3, [r3, #8]
 8001104:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	689b      	ldr	r3, [r3, #8]
 800110c:	492b      	ldr	r1, [pc, #172]	; (80011bc <HAL_RCC_ClockConfig+0x1f0>)
 800110e:	4313      	orrs	r3, r2
 8001110:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001112:	4b29      	ldr	r3, [pc, #164]	; (80011b8 <HAL_RCC_ClockConfig+0x1ec>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f003 0307 	and.w	r3, r3, #7
 800111a:	683a      	ldr	r2, [r7, #0]
 800111c:	429a      	cmp	r2, r3
 800111e:	d210      	bcs.n	8001142 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001120:	4b25      	ldr	r3, [pc, #148]	; (80011b8 <HAL_RCC_ClockConfig+0x1ec>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f023 0207 	bic.w	r2, r3, #7
 8001128:	4923      	ldr	r1, [pc, #140]	; (80011b8 <HAL_RCC_ClockConfig+0x1ec>)
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	4313      	orrs	r3, r2
 800112e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001130:	4b21      	ldr	r3, [pc, #132]	; (80011b8 <HAL_RCC_ClockConfig+0x1ec>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f003 0307 	and.w	r3, r3, #7
 8001138:	683a      	ldr	r2, [r7, #0]
 800113a:	429a      	cmp	r2, r3
 800113c:	d001      	beq.n	8001142 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800113e:	2301      	movs	r3, #1
 8001140:	e036      	b.n	80011b0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f003 0304 	and.w	r3, r3, #4
 800114a:	2b00      	cmp	r3, #0
 800114c:	d008      	beq.n	8001160 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800114e:	4b1b      	ldr	r3, [pc, #108]	; (80011bc <HAL_RCC_ClockConfig+0x1f0>)
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	68db      	ldr	r3, [r3, #12]
 800115a:	4918      	ldr	r1, [pc, #96]	; (80011bc <HAL_RCC_ClockConfig+0x1f0>)
 800115c:	4313      	orrs	r3, r2
 800115e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f003 0308 	and.w	r3, r3, #8
 8001168:	2b00      	cmp	r3, #0
 800116a:	d009      	beq.n	8001180 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800116c:	4b13      	ldr	r3, [pc, #76]	; (80011bc <HAL_RCC_ClockConfig+0x1f0>)
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	691b      	ldr	r3, [r3, #16]
 8001178:	00db      	lsls	r3, r3, #3
 800117a:	4910      	ldr	r1, [pc, #64]	; (80011bc <HAL_RCC_ClockConfig+0x1f0>)
 800117c:	4313      	orrs	r3, r2
 800117e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001180:	f000 f824 	bl	80011cc <HAL_RCC_GetSysClockFreq>
 8001184:	4602      	mov	r2, r0
 8001186:	4b0d      	ldr	r3, [pc, #52]	; (80011bc <HAL_RCC_ClockConfig+0x1f0>)
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	091b      	lsrs	r3, r3, #4
 800118c:	f003 030f 	and.w	r3, r3, #15
 8001190:	490b      	ldr	r1, [pc, #44]	; (80011c0 <HAL_RCC_ClockConfig+0x1f4>)
 8001192:	5ccb      	ldrb	r3, [r1, r3]
 8001194:	f003 031f 	and.w	r3, r3, #31
 8001198:	fa22 f303 	lsr.w	r3, r2, r3
 800119c:	4a09      	ldr	r2, [pc, #36]	; (80011c4 <HAL_RCC_ClockConfig+0x1f8>)
 800119e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80011a0:	4b09      	ldr	r3, [pc, #36]	; (80011c8 <HAL_RCC_ClockConfig+0x1fc>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7ff f8c5 	bl	8000334 <HAL_InitTick>
 80011aa:	4603      	mov	r3, r0
 80011ac:	72fb      	strb	r3, [r7, #11]

  return status;
 80011ae:	7afb      	ldrb	r3, [r7, #11]
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3710      	adds	r7, #16
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	40022000 	.word	0x40022000
 80011bc:	40021000 	.word	0x40021000
 80011c0:	08001a60 	.word	0x08001a60
 80011c4:	20000000 	.word	0x20000000
 80011c8:	20000004 	.word	0x20000004

080011cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b089      	sub	sp, #36	; 0x24
 80011d0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80011d2:	2300      	movs	r3, #0
 80011d4:	61fb      	str	r3, [r7, #28]
 80011d6:	2300      	movs	r3, #0
 80011d8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011da:	4b3e      	ldr	r3, [pc, #248]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	f003 030c 	and.w	r3, r3, #12
 80011e2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011e4:	4b3b      	ldr	r3, [pc, #236]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80011e6:	68db      	ldr	r3, [r3, #12]
 80011e8:	f003 0303 	and.w	r3, r3, #3
 80011ec:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80011ee:	693b      	ldr	r3, [r7, #16]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d005      	beq.n	8001200 <HAL_RCC_GetSysClockFreq+0x34>
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	2b0c      	cmp	r3, #12
 80011f8:	d121      	bne.n	800123e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	d11e      	bne.n	800123e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001200:	4b34      	ldr	r3, [pc, #208]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f003 0308 	and.w	r3, r3, #8
 8001208:	2b00      	cmp	r3, #0
 800120a:	d107      	bne.n	800121c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800120c:	4b31      	ldr	r3, [pc, #196]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800120e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001212:	0a1b      	lsrs	r3, r3, #8
 8001214:	f003 030f 	and.w	r3, r3, #15
 8001218:	61fb      	str	r3, [r7, #28]
 800121a:	e005      	b.n	8001228 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800121c:	4b2d      	ldr	r3, [pc, #180]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	091b      	lsrs	r3, r3, #4
 8001222:	f003 030f 	and.w	r3, r3, #15
 8001226:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001228:	4a2b      	ldr	r2, [pc, #172]	; (80012d8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001230:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d10d      	bne.n	8001254 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800123c:	e00a      	b.n	8001254 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800123e:	693b      	ldr	r3, [r7, #16]
 8001240:	2b04      	cmp	r3, #4
 8001242:	d102      	bne.n	800124a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001244:	4b25      	ldr	r3, [pc, #148]	; (80012dc <HAL_RCC_GetSysClockFreq+0x110>)
 8001246:	61bb      	str	r3, [r7, #24]
 8001248:	e004      	b.n	8001254 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	2b08      	cmp	r3, #8
 800124e:	d101      	bne.n	8001254 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001250:	4b23      	ldr	r3, [pc, #140]	; (80012e0 <HAL_RCC_GetSysClockFreq+0x114>)
 8001252:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	2b0c      	cmp	r3, #12
 8001258:	d134      	bne.n	80012c4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800125a:	4b1e      	ldr	r3, [pc, #120]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800125c:	68db      	ldr	r3, [r3, #12]
 800125e:	f003 0303 	and.w	r3, r3, #3
 8001262:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	2b02      	cmp	r3, #2
 8001268:	d003      	beq.n	8001272 <HAL_RCC_GetSysClockFreq+0xa6>
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	2b03      	cmp	r3, #3
 800126e:	d003      	beq.n	8001278 <HAL_RCC_GetSysClockFreq+0xac>
 8001270:	e005      	b.n	800127e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001272:	4b1a      	ldr	r3, [pc, #104]	; (80012dc <HAL_RCC_GetSysClockFreq+0x110>)
 8001274:	617b      	str	r3, [r7, #20]
      break;
 8001276:	e005      	b.n	8001284 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001278:	4b19      	ldr	r3, [pc, #100]	; (80012e0 <HAL_RCC_GetSysClockFreq+0x114>)
 800127a:	617b      	str	r3, [r7, #20]
      break;
 800127c:	e002      	b.n	8001284 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	617b      	str	r3, [r7, #20]
      break;
 8001282:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001284:	4b13      	ldr	r3, [pc, #76]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001286:	68db      	ldr	r3, [r3, #12]
 8001288:	091b      	lsrs	r3, r3, #4
 800128a:	f003 0307 	and.w	r3, r3, #7
 800128e:	3301      	adds	r3, #1
 8001290:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001292:	4b10      	ldr	r3, [pc, #64]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001294:	68db      	ldr	r3, [r3, #12]
 8001296:	0a1b      	lsrs	r3, r3, #8
 8001298:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800129c:	697a      	ldr	r2, [r7, #20]
 800129e:	fb02 f203 	mul.w	r2, r2, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80012a8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80012aa:	4b0a      	ldr	r3, [pc, #40]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80012ac:	68db      	ldr	r3, [r3, #12]
 80012ae:	0e5b      	lsrs	r3, r3, #25
 80012b0:	f003 0303 	and.w	r3, r3, #3
 80012b4:	3301      	adds	r3, #1
 80012b6:	005b      	lsls	r3, r3, #1
 80012b8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80012ba:	697a      	ldr	r2, [r7, #20]
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	fbb2 f3f3 	udiv	r3, r2, r3
 80012c2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80012c4:	69bb      	ldr	r3, [r7, #24]
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3724      	adds	r7, #36	; 0x24
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	40021000 	.word	0x40021000
 80012d8:	08001a78 	.word	0x08001a78
 80012dc:	00f42400 	.word	0x00f42400
 80012e0:	007a1200 	.word	0x007a1200

080012e4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80012e8:	4b03      	ldr	r3, [pc, #12]	; (80012f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80012ea:	681b      	ldr	r3, [r3, #0]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	20000000 	.word	0x20000000

080012fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001300:	f7ff fff0 	bl	80012e4 <HAL_RCC_GetHCLKFreq>
 8001304:	4602      	mov	r2, r0
 8001306:	4b06      	ldr	r3, [pc, #24]	; (8001320 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	0adb      	lsrs	r3, r3, #11
 800130c:	f003 0307 	and.w	r3, r3, #7
 8001310:	4904      	ldr	r1, [pc, #16]	; (8001324 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001312:	5ccb      	ldrb	r3, [r1, r3]
 8001314:	f003 031f 	and.w	r3, r3, #31
 8001318:	fa22 f303 	lsr.w	r3, r2, r3
}
 800131c:	4618      	mov	r0, r3
 800131e:	bd80      	pop	{r7, pc}
 8001320:	40021000 	.word	0x40021000
 8001324:	08001a70 	.word	0x08001a70

08001328 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	220f      	movs	r2, #15
 8001336:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001338:	4b12      	ldr	r3, [pc, #72]	; (8001384 <HAL_RCC_GetClockConfig+0x5c>)
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	f003 0203 	and.w	r2, r3, #3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001344:	4b0f      	ldr	r3, [pc, #60]	; (8001384 <HAL_RCC_GetClockConfig+0x5c>)
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001350:	4b0c      	ldr	r3, [pc, #48]	; (8001384 <HAL_RCC_GetClockConfig+0x5c>)
 8001352:	689b      	ldr	r3, [r3, #8]
 8001354:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800135c:	4b09      	ldr	r3, [pc, #36]	; (8001384 <HAL_RCC_GetClockConfig+0x5c>)
 800135e:	689b      	ldr	r3, [r3, #8]
 8001360:	08db      	lsrs	r3, r3, #3
 8001362:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800136a:	4b07      	ldr	r3, [pc, #28]	; (8001388 <HAL_RCC_GetClockConfig+0x60>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f003 0207 	and.w	r2, r3, #7
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	601a      	str	r2, [r3, #0]
}
 8001376:	bf00      	nop
 8001378:	370c      	adds	r7, #12
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	40021000 	.word	0x40021000
 8001388:	40022000 	.word	0x40022000

0800138c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b086      	sub	sp, #24
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001394:	2300      	movs	r3, #0
 8001396:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001398:	4b2a      	ldr	r3, [pc, #168]	; (8001444 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800139a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800139c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d003      	beq.n	80013ac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80013a4:	f7ff f9d4 	bl	8000750 <HAL_PWREx_GetVoltageRange>
 80013a8:	6178      	str	r0, [r7, #20]
 80013aa:	e014      	b.n	80013d6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80013ac:	4b25      	ldr	r3, [pc, #148]	; (8001444 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80013ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013b0:	4a24      	ldr	r2, [pc, #144]	; (8001444 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80013b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013b6:	6593      	str	r3, [r2, #88]	; 0x58
 80013b8:	4b22      	ldr	r3, [pc, #136]	; (8001444 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80013ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013c0:	60fb      	str	r3, [r7, #12]
 80013c2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80013c4:	f7ff f9c4 	bl	8000750 <HAL_PWREx_GetVoltageRange>
 80013c8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80013ca:	4b1e      	ldr	r3, [pc, #120]	; (8001444 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80013cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013ce:	4a1d      	ldr	r2, [pc, #116]	; (8001444 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80013d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80013d4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80013d6:	697b      	ldr	r3, [r7, #20]
 80013d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80013dc:	d10b      	bne.n	80013f6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2b80      	cmp	r3, #128	; 0x80
 80013e2:	d919      	bls.n	8001418 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2ba0      	cmp	r3, #160	; 0xa0
 80013e8:	d902      	bls.n	80013f0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80013ea:	2302      	movs	r3, #2
 80013ec:	613b      	str	r3, [r7, #16]
 80013ee:	e013      	b.n	8001418 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80013f0:	2301      	movs	r3, #1
 80013f2:	613b      	str	r3, [r7, #16]
 80013f4:	e010      	b.n	8001418 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	2b80      	cmp	r3, #128	; 0x80
 80013fa:	d902      	bls.n	8001402 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80013fc:	2303      	movs	r3, #3
 80013fe:	613b      	str	r3, [r7, #16]
 8001400:	e00a      	b.n	8001418 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2b80      	cmp	r3, #128	; 0x80
 8001406:	d102      	bne.n	800140e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001408:	2302      	movs	r3, #2
 800140a:	613b      	str	r3, [r7, #16]
 800140c:	e004      	b.n	8001418 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2b70      	cmp	r3, #112	; 0x70
 8001412:	d101      	bne.n	8001418 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001414:	2301      	movs	r3, #1
 8001416:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001418:	4b0b      	ldr	r3, [pc, #44]	; (8001448 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f023 0207 	bic.w	r2, r3, #7
 8001420:	4909      	ldr	r1, [pc, #36]	; (8001448 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	4313      	orrs	r3, r2
 8001426:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001428:	4b07      	ldr	r3, [pc, #28]	; (8001448 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f003 0307 	and.w	r3, r3, #7
 8001430:	693a      	ldr	r2, [r7, #16]
 8001432:	429a      	cmp	r2, r3
 8001434:	d001      	beq.n	800143a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	e000      	b.n	800143c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800143a:	2300      	movs	r3, #0
}
 800143c:	4618      	mov	r0, r3
 800143e:	3718      	adds	r7, #24
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	40021000 	.word	0x40021000
 8001448:	40022000 	.word	0x40022000

0800144c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d101      	bne.n	800145e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	e049      	b.n	80014f2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001464:	b2db      	uxtb	r3, r3
 8001466:	2b00      	cmp	r3, #0
 8001468:	d106      	bne.n	8001478 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2200      	movs	r2, #0
 800146e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	f000 f841 	bl	80014fa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2202      	movs	r2, #2
 800147c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	3304      	adds	r3, #4
 8001488:	4619      	mov	r1, r3
 800148a:	4610      	mov	r0, r2
 800148c:	f000 f9f8 	bl	8001880 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2201      	movs	r2, #1
 8001494:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2201      	movs	r2, #1
 800149c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2201      	movs	r2, #1
 80014a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2201      	movs	r2, #1
 80014ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2201      	movs	r2, #1
 80014b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2201      	movs	r2, #1
 80014bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2201      	movs	r2, #1
 80014c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2201      	movs	r2, #1
 80014cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2201      	movs	r2, #1
 80014d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2201      	movs	r2, #1
 80014dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2201      	movs	r2, #1
 80014e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2201      	movs	r2, #1
 80014ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80014f0:	2300      	movs	r3, #0
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3708      	adds	r7, #8
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}

080014fa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80014fa:	b480      	push	{r7}
 80014fc:	b083      	sub	sp, #12
 80014fe:	af00      	add	r7, sp, #0
 8001500:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001502:	bf00      	nop
 8001504:	370c      	adds	r7, #12
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
	...

08001510 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001510:	b480      	push	{r7}
 8001512:	b085      	sub	sp, #20
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800151e:	b2db      	uxtb	r3, r3
 8001520:	2b01      	cmp	r3, #1
 8001522:	d001      	beq.n	8001528 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001524:	2301      	movs	r3, #1
 8001526:	e04f      	b.n	80015c8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2202      	movs	r2, #2
 800152c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	68da      	ldr	r2, [r3, #12]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f042 0201 	orr.w	r2, r2, #1
 800153e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a23      	ldr	r2, [pc, #140]	; (80015d4 <HAL_TIM_Base_Start_IT+0xc4>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d01d      	beq.n	8001586 <HAL_TIM_Base_Start_IT+0x76>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001552:	d018      	beq.n	8001586 <HAL_TIM_Base_Start_IT+0x76>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a1f      	ldr	r2, [pc, #124]	; (80015d8 <HAL_TIM_Base_Start_IT+0xc8>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d013      	beq.n	8001586 <HAL_TIM_Base_Start_IT+0x76>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a1e      	ldr	r2, [pc, #120]	; (80015dc <HAL_TIM_Base_Start_IT+0xcc>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d00e      	beq.n	8001586 <HAL_TIM_Base_Start_IT+0x76>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a1c      	ldr	r2, [pc, #112]	; (80015e0 <HAL_TIM_Base_Start_IT+0xd0>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d009      	beq.n	8001586 <HAL_TIM_Base_Start_IT+0x76>
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a1b      	ldr	r2, [pc, #108]	; (80015e4 <HAL_TIM_Base_Start_IT+0xd4>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d004      	beq.n	8001586 <HAL_TIM_Base_Start_IT+0x76>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a19      	ldr	r2, [pc, #100]	; (80015e8 <HAL_TIM_Base_Start_IT+0xd8>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d115      	bne.n	80015b2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	689a      	ldr	r2, [r3, #8]
 800158c:	4b17      	ldr	r3, [pc, #92]	; (80015ec <HAL_TIM_Base_Start_IT+0xdc>)
 800158e:	4013      	ands	r3, r2
 8001590:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	2b06      	cmp	r3, #6
 8001596:	d015      	beq.n	80015c4 <HAL_TIM_Base_Start_IT+0xb4>
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800159e:	d011      	beq.n	80015c4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f042 0201 	orr.w	r2, r2, #1
 80015ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80015b0:	e008      	b.n	80015c4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f042 0201 	orr.w	r2, r2, #1
 80015c0:	601a      	str	r2, [r3, #0]
 80015c2:	e000      	b.n	80015c6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80015c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80015c6:	2300      	movs	r3, #0
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3714      	adds	r7, #20
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	40012c00 	.word	0x40012c00
 80015d8:	40000400 	.word	0x40000400
 80015dc:	40000800 	.word	0x40000800
 80015e0:	40000c00 	.word	0x40000c00
 80015e4:	40013400 	.word	0x40013400
 80015e8:	40014000 	.word	0x40014000
 80015ec:	00010007 	.word	0x00010007

080015f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	691b      	ldr	r3, [r3, #16]
 80015fe:	f003 0302 	and.w	r3, r3, #2
 8001602:	2b02      	cmp	r3, #2
 8001604:	d122      	bne.n	800164c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	f003 0302 	and.w	r3, r3, #2
 8001610:	2b02      	cmp	r3, #2
 8001612:	d11b      	bne.n	800164c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f06f 0202 	mvn.w	r2, #2
 800161c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2201      	movs	r2, #1
 8001622:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	699b      	ldr	r3, [r3, #24]
 800162a:	f003 0303 	and.w	r3, r3, #3
 800162e:	2b00      	cmp	r3, #0
 8001630:	d003      	beq.n	800163a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f000 f905 	bl	8001842 <HAL_TIM_IC_CaptureCallback>
 8001638:	e005      	b.n	8001646 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800163a:	6878      	ldr	r0, [r7, #4]
 800163c:	f000 f8f7 	bl	800182e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f000 f908 	bl	8001856 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	691b      	ldr	r3, [r3, #16]
 8001652:	f003 0304 	and.w	r3, r3, #4
 8001656:	2b04      	cmp	r3, #4
 8001658:	d122      	bne.n	80016a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	f003 0304 	and.w	r3, r3, #4
 8001664:	2b04      	cmp	r3, #4
 8001666:	d11b      	bne.n	80016a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f06f 0204 	mvn.w	r2, #4
 8001670:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2202      	movs	r2, #2
 8001676:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	699b      	ldr	r3, [r3, #24]
 800167e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001682:	2b00      	cmp	r3, #0
 8001684:	d003      	beq.n	800168e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f000 f8db 	bl	8001842 <HAL_TIM_IC_CaptureCallback>
 800168c:	e005      	b.n	800169a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	f000 f8cd 	bl	800182e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	f000 f8de 	bl	8001856 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	691b      	ldr	r3, [r3, #16]
 80016a6:	f003 0308 	and.w	r3, r3, #8
 80016aa:	2b08      	cmp	r3, #8
 80016ac:	d122      	bne.n	80016f4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	f003 0308 	and.w	r3, r3, #8
 80016b8:	2b08      	cmp	r3, #8
 80016ba:	d11b      	bne.n	80016f4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f06f 0208 	mvn.w	r2, #8
 80016c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2204      	movs	r2, #4
 80016ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	69db      	ldr	r3, [r3, #28]
 80016d2:	f003 0303 	and.w	r3, r3, #3
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d003      	beq.n	80016e2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	f000 f8b1 	bl	8001842 <HAL_TIM_IC_CaptureCallback>
 80016e0:	e005      	b.n	80016ee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016e2:	6878      	ldr	r0, [r7, #4]
 80016e4:	f000 f8a3 	bl	800182e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f000 f8b4 	bl	8001856 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2200      	movs	r2, #0
 80016f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	691b      	ldr	r3, [r3, #16]
 80016fa:	f003 0310 	and.w	r3, r3, #16
 80016fe:	2b10      	cmp	r3, #16
 8001700:	d122      	bne.n	8001748 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	f003 0310 	and.w	r3, r3, #16
 800170c:	2b10      	cmp	r3, #16
 800170e:	d11b      	bne.n	8001748 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f06f 0210 	mvn.w	r2, #16
 8001718:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2208      	movs	r2, #8
 800171e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	69db      	ldr	r3, [r3, #28]
 8001726:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800172a:	2b00      	cmp	r3, #0
 800172c:	d003      	beq.n	8001736 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f000 f887 	bl	8001842 <HAL_TIM_IC_CaptureCallback>
 8001734:	e005      	b.n	8001742 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001736:	6878      	ldr	r0, [r7, #4]
 8001738:	f000 f879 	bl	800182e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800173c:	6878      	ldr	r0, [r7, #4]
 800173e:	f000 f88a 	bl	8001856 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2200      	movs	r2, #0
 8001746:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	691b      	ldr	r3, [r3, #16]
 800174e:	f003 0301 	and.w	r3, r3, #1
 8001752:	2b01      	cmp	r3, #1
 8001754:	d10e      	bne.n	8001774 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	f003 0301 	and.w	r3, r3, #1
 8001760:	2b01      	cmp	r3, #1
 8001762:	d107      	bne.n	8001774 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f06f 0201 	mvn.w	r2, #1
 800176c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800176e:	6878      	ldr	r0, [r7, #4]
 8001770:	f7fe fda4 	bl	80002bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	691b      	ldr	r3, [r3, #16]
 800177a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800177e:	2b80      	cmp	r3, #128	; 0x80
 8001780:	d10e      	bne.n	80017a0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800178c:	2b80      	cmp	r3, #128	; 0x80
 800178e:	d107      	bne.n	80017a0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001798:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f000 f914 	bl	80019c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	691b      	ldr	r3, [r3, #16]
 80017a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80017ae:	d10e      	bne.n	80017ce <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	68db      	ldr	r3, [r3, #12]
 80017b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017ba:	2b80      	cmp	r3, #128	; 0x80
 80017bc:	d107      	bne.n	80017ce <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80017c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80017c8:	6878      	ldr	r0, [r7, #4]
 80017ca:	f000 f907 	bl	80019dc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	691b      	ldr	r3, [r3, #16]
 80017d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017d8:	2b40      	cmp	r3, #64	; 0x40
 80017da:	d10e      	bne.n	80017fa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	68db      	ldr	r3, [r3, #12]
 80017e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017e6:	2b40      	cmp	r3, #64	; 0x40
 80017e8:	d107      	bne.n	80017fa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80017f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80017f4:	6878      	ldr	r0, [r7, #4]
 80017f6:	f000 f838 	bl	800186a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	691b      	ldr	r3, [r3, #16]
 8001800:	f003 0320 	and.w	r3, r3, #32
 8001804:	2b20      	cmp	r3, #32
 8001806:	d10e      	bne.n	8001826 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	68db      	ldr	r3, [r3, #12]
 800180e:	f003 0320 	and.w	r3, r3, #32
 8001812:	2b20      	cmp	r3, #32
 8001814:	d107      	bne.n	8001826 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f06f 0220 	mvn.w	r2, #32
 800181e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001820:	6878      	ldr	r0, [r7, #4]
 8001822:	f000 f8c7 	bl	80019b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001826:	bf00      	nop
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}

0800182e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800182e:	b480      	push	{r7}
 8001830:	b083      	sub	sp, #12
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001836:	bf00      	nop
 8001838:	370c      	adds	r7, #12
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr

08001842 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001842:	b480      	push	{r7}
 8001844:	b083      	sub	sp, #12
 8001846:	af00      	add	r7, sp, #0
 8001848:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800184a:	bf00      	nop
 800184c:	370c      	adds	r7, #12
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr

08001856 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001856:	b480      	push	{r7}
 8001858:	b083      	sub	sp, #12
 800185a:	af00      	add	r7, sp, #0
 800185c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800185e:	bf00      	nop
 8001860:	370c      	adds	r7, #12
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr

0800186a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800186a:	b480      	push	{r7}
 800186c:	b083      	sub	sp, #12
 800186e:	af00      	add	r7, sp, #0
 8001870:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001872:	bf00      	nop
 8001874:	370c      	adds	r7, #12
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
	...

08001880 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001880:	b480      	push	{r7}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	4a40      	ldr	r2, [pc, #256]	; (8001994 <TIM_Base_SetConfig+0x114>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d013      	beq.n	80018c0 <TIM_Base_SetConfig+0x40>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800189e:	d00f      	beq.n	80018c0 <TIM_Base_SetConfig+0x40>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	4a3d      	ldr	r2, [pc, #244]	; (8001998 <TIM_Base_SetConfig+0x118>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d00b      	beq.n	80018c0 <TIM_Base_SetConfig+0x40>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	4a3c      	ldr	r2, [pc, #240]	; (800199c <TIM_Base_SetConfig+0x11c>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d007      	beq.n	80018c0 <TIM_Base_SetConfig+0x40>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	4a3b      	ldr	r2, [pc, #236]	; (80019a0 <TIM_Base_SetConfig+0x120>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d003      	beq.n	80018c0 <TIM_Base_SetConfig+0x40>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	4a3a      	ldr	r2, [pc, #232]	; (80019a4 <TIM_Base_SetConfig+0x124>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d108      	bne.n	80018d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80018c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	68fa      	ldr	r2, [r7, #12]
 80018ce:	4313      	orrs	r3, r2
 80018d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4a2f      	ldr	r2, [pc, #188]	; (8001994 <TIM_Base_SetConfig+0x114>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d01f      	beq.n	800191a <TIM_Base_SetConfig+0x9a>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018e0:	d01b      	beq.n	800191a <TIM_Base_SetConfig+0x9a>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4a2c      	ldr	r2, [pc, #176]	; (8001998 <TIM_Base_SetConfig+0x118>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d017      	beq.n	800191a <TIM_Base_SetConfig+0x9a>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4a2b      	ldr	r2, [pc, #172]	; (800199c <TIM_Base_SetConfig+0x11c>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d013      	beq.n	800191a <TIM_Base_SetConfig+0x9a>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4a2a      	ldr	r2, [pc, #168]	; (80019a0 <TIM_Base_SetConfig+0x120>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d00f      	beq.n	800191a <TIM_Base_SetConfig+0x9a>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4a29      	ldr	r2, [pc, #164]	; (80019a4 <TIM_Base_SetConfig+0x124>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d00b      	beq.n	800191a <TIM_Base_SetConfig+0x9a>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4a28      	ldr	r2, [pc, #160]	; (80019a8 <TIM_Base_SetConfig+0x128>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d007      	beq.n	800191a <TIM_Base_SetConfig+0x9a>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4a27      	ldr	r2, [pc, #156]	; (80019ac <TIM_Base_SetConfig+0x12c>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d003      	beq.n	800191a <TIM_Base_SetConfig+0x9a>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4a26      	ldr	r2, [pc, #152]	; (80019b0 <TIM_Base_SetConfig+0x130>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d108      	bne.n	800192c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001920:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	68db      	ldr	r3, [r3, #12]
 8001926:	68fa      	ldr	r2, [r7, #12]
 8001928:	4313      	orrs	r3, r2
 800192a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	695b      	ldr	r3, [r3, #20]
 8001936:	4313      	orrs	r3, r2
 8001938:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	68fa      	ldr	r2, [r7, #12]
 800193e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	689a      	ldr	r2, [r3, #8]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	4a10      	ldr	r2, [pc, #64]	; (8001994 <TIM_Base_SetConfig+0x114>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d00f      	beq.n	8001978 <TIM_Base_SetConfig+0xf8>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	4a12      	ldr	r2, [pc, #72]	; (80019a4 <TIM_Base_SetConfig+0x124>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d00b      	beq.n	8001978 <TIM_Base_SetConfig+0xf8>
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	4a11      	ldr	r2, [pc, #68]	; (80019a8 <TIM_Base_SetConfig+0x128>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d007      	beq.n	8001978 <TIM_Base_SetConfig+0xf8>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4a10      	ldr	r2, [pc, #64]	; (80019ac <TIM_Base_SetConfig+0x12c>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d003      	beq.n	8001978 <TIM_Base_SetConfig+0xf8>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	4a0f      	ldr	r2, [pc, #60]	; (80019b0 <TIM_Base_SetConfig+0x130>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d103      	bne.n	8001980 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	691a      	ldr	r2, [r3, #16]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2201      	movs	r2, #1
 8001984:	615a      	str	r2, [r3, #20]
}
 8001986:	bf00      	nop
 8001988:	3714      	adds	r7, #20
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	40012c00 	.word	0x40012c00
 8001998:	40000400 	.word	0x40000400
 800199c:	40000800 	.word	0x40000800
 80019a0:	40000c00 	.word	0x40000c00
 80019a4:	40013400 	.word	0x40013400
 80019a8:	40014000 	.word	0x40014000
 80019ac:	40014400 	.word	0x40014400
 80019b0:	40014800 	.word	0x40014800

080019b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80019bc:	bf00      	nop
 80019be:	370c      	adds	r7, #12
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80019d0:	bf00      	nop
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr

080019dc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80019e4:	bf00      	nop
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr

080019f0 <__libc_init_array>:
 80019f0:	b570      	push	{r4, r5, r6, lr}
 80019f2:	4d0d      	ldr	r5, [pc, #52]	; (8001a28 <__libc_init_array+0x38>)
 80019f4:	4c0d      	ldr	r4, [pc, #52]	; (8001a2c <__libc_init_array+0x3c>)
 80019f6:	1b64      	subs	r4, r4, r5
 80019f8:	10a4      	asrs	r4, r4, #2
 80019fa:	2600      	movs	r6, #0
 80019fc:	42a6      	cmp	r6, r4
 80019fe:	d109      	bne.n	8001a14 <__libc_init_array+0x24>
 8001a00:	4d0b      	ldr	r5, [pc, #44]	; (8001a30 <__libc_init_array+0x40>)
 8001a02:	4c0c      	ldr	r4, [pc, #48]	; (8001a34 <__libc_init_array+0x44>)
 8001a04:	f000 f820 	bl	8001a48 <_init>
 8001a08:	1b64      	subs	r4, r4, r5
 8001a0a:	10a4      	asrs	r4, r4, #2
 8001a0c:	2600      	movs	r6, #0
 8001a0e:	42a6      	cmp	r6, r4
 8001a10:	d105      	bne.n	8001a1e <__libc_init_array+0x2e>
 8001a12:	bd70      	pop	{r4, r5, r6, pc}
 8001a14:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a18:	4798      	blx	r3
 8001a1a:	3601      	adds	r6, #1
 8001a1c:	e7ee      	b.n	80019fc <__libc_init_array+0xc>
 8001a1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a22:	4798      	blx	r3
 8001a24:	3601      	adds	r6, #1
 8001a26:	e7f2      	b.n	8001a0e <__libc_init_array+0x1e>
 8001a28:	08001aa8 	.word	0x08001aa8
 8001a2c:	08001aa8 	.word	0x08001aa8
 8001a30:	08001aa8 	.word	0x08001aa8
 8001a34:	08001aac 	.word	0x08001aac

08001a38 <memset>:
 8001a38:	4402      	add	r2, r0
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d100      	bne.n	8001a42 <memset+0xa>
 8001a40:	4770      	bx	lr
 8001a42:	f803 1b01 	strb.w	r1, [r3], #1
 8001a46:	e7f9      	b.n	8001a3c <memset+0x4>

08001a48 <_init>:
 8001a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a4a:	bf00      	nop
 8001a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a4e:	bc08      	pop	{r3}
 8001a50:	469e      	mov	lr, r3
 8001a52:	4770      	bx	lr

08001a54 <_fini>:
 8001a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a56:	bf00      	nop
 8001a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a5a:	bc08      	pop	{r3}
 8001a5c:	469e      	mov	lr, r3
 8001a5e:	4770      	bx	lr
