[Inputs]
clk100_i
start_i
[Outputs]
rst_o
[BiDir]
