{"Josep Torrellas": [0, ["Hardware for Speculative Parallelization of Partially-Parallel Loops in DSM Multiprocessors", ["Ye Zhang", "Lawrence Rauchwerger", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.1999.744351", 5, "hpca", 1999], ["Second Workshop on Computer Architecture Evaluation Using Commercial Workloads", ["Russell M. Clapp", "Ashwini K. Nanda", "Josep Torrellas"], "http://doi.ieeecomputersociety.org/10.1109/HPCA.1999.10001", 0, "hpca", 1999]], "Thierry Gautier": [0, ["Parallel Computing for Irregular Applications", ["Jacques Chassin de Kergommeaux", "Yves Denneulin", "Thierry Gautier"], "http://doi.ieeecomputersociety.org/10.1109/HPCA.1999.10000", 0, "hpca", 1999]], "David J. Lilja": [0, ["Exploiting Basic Block Value Locality with Block Reuse", ["Jian Huang", "David J. Lilja"], "https://doi.org/10.1109/HPCA.1999.744342", 9, "hpca", 1999]], "Margaret Martonosi": [0, ["Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance", ["David M. Brooks", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.1999.744314", 10, "hpca", 1999]], "William A. Wulf": [0, ["Access Order and Effective Bandwidth for Streams on a Direct Rambus Memory", ["Sung I. Hong", "Sally A. McKee", "Maximo H. Salinas", "Robert H. Klenke", "James H. Aylor", "William A. Wulf"], "https://doi.org/10.1109/HPCA.1999.744337", 10, "hpca", 1999]], "Tycho Nightingale": [0, ["RAPID-Cache - A Reliable and Inexpensive Write Cache for Disk I/O Systems", ["Yiming Hu", "Qing Yang", "Tycho Nightingale"], "https://doi.org/10.1109/HPCA.1999.744364", 10, "hpca", 1999]], "Jaswinder Pal Singh": [0, ["Limits to the Performance of Software Shared Memory: A Layered Approach", ["Angelos Bilas", "Dongming Jiang", "Yuanyuan Zhou", "Jaswinder Pal Singh"], "https://doi.org/10.1109/HPCA.1999.744363", 10, "hpca", 1999]], "Rutger F. H. Hofman": [0, ["Sensitivity of Parallel Applications to Large Differences in Bandwidth and Latency in Two-Layer Interconnects", ["Aske Plaat", "Henri E. Bal", "Rutger F. H. Hofman"], "https://doi.org/10.1109/HPCA.1999.744376", 10, "hpca", 1999]], "Ashwini K. Nanda": [0, ["Design and Performance of Directory Caches for Scalable Shared Memory Multiprocessors", ["Maged M. Michael", "Ashwini K. Nanda"], "https://doi.org/10.1109/HPCA.1999.744354", 10, "hpca", 1999]], "Laxmi N. Bhuyan": [0, ["Switch Cache: A Framework for Improving the Remote Memory Access Latency of CC-NUMA Multiprocessors", ["Ravi R. Iyer", "Laxmi N. Bhuyan"], "https://doi.org/10.1109/HPCA.1999.744357", 9, "hpca", 1999]], "Willy Zwaenepoel": [0, ["A Performance Comparison of Homeless and Home-Based Lazy Release Consistency Protocols in Software Shared Memory", ["Alan L. Cox", "Eyal de Lara", "Y. Charlie Hu", "Willy Zwaenepoel"], "https://doi.org/10.1109/HPCA.1999.744380", 5, "hpca", 1999]], "Kei Hiraki": [0, ["Lightweight Hardware Distributed Shared Memory Supported by Generalized Combining", ["Kiyofumi Tanaka", "Takashi Matsumoto", "Kei Hiraki"], "https://doi.org/10.1109/HPCA.1999.744339", 10, "hpca", 1999]], "Jose Duato": [0, ["Impact of Buffer Size on the Efficiency of Deadlock Detection", ["Juan Miguel Martinez", "Pedro Lopez", "Jose Duato"], "https://doi.org/10.1109/HPCA.1999.744385", 4, "hpca", 1999]], "Bruce L. Jacob": [0, ["Fifth Annual Workshop on Computer Education", ["David R. Kaeli", "Bruce L. Jacob"], "http://doi.ieeecomputersociety.org/10.1109/HPCA.1999.10007", 0, "hpca", 1999]], "Sarita V. Adve": [0, ["Improving the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory Multiprocessors with ILP Processors", ["Murthy Durbhakula", "Vijay S. Pai", "Sarita V. Adve"], "https://doi.org/10.1109/HPCA.1999.744317", 10, "hpca", 1999]], "Joonwon Lee": [0.9985402524471283, ["A Scalable Cache Coherent Scheme Exploiting Wormhole Routing Networks", ["Yunseok Rhee", "Joonwon Lee"], "https://doi.org/10.1109/HPCA.1999.744367", 4, "hpca", 1999]], "James R. Goodman": [0, ["Improving CC-NUMA Performance Using Instruction-Based Prediction", ["Stefanos Kaxiras", "James R. Goodman"], "https://doi.org/10.1109/HPCA.1999.744359", 10, "hpca", 1999]], "Brad Calder": [0, ["Instruction Recycling on a Multiple-Path Processor", ["Steven Wallace", "Dean M. Tullsen", "Brad Calder"], "https://doi.org/10.1109/HPCA.1999.744323", 10, "hpca", 1999]], "David A. Wood": [0, ["Parallel Dispatch Queue: A Queue-Based Programming Abstraction to Parallelize Fine-Grain Communication Protocols", ["Babak Falsafi", "David A. Wood"], "https://doi.org/10.1109/HPCA.1999.744362", 11, "hpca", 1999]], "Jianchao Wang": [1.7461481219283037e-10, ["Efficient All-to-All Broadcast in All-Port Mesh and Torus Networks", ["Yuanyuan Yang", "Jianchao Wang"], "https://doi.org/10.1109/HPCA.1999.744382", 10, "hpca", 1999]], "Larry Carter": [0, ["Memory Hierarchy Considerations for Fast Transpose and Bit-Reversals", ["Kang Su Gatlin", "Larry Carter"], "https://doi.org/10.1109/HPCA.1999.744320", 10, "hpca", 1999]], "Nan Ni": [0, ["The Impact of Link Arbitration on Switch Performance", ["Marius Pirvu", "Laxmi N. Bhuyan", "Nan Ni"], "https://doi.org/10.1109/HPCA.1999.744368", 8, "hpca", 1999]], "Mario Lauria": [0, ["Third Workshop on Communication, Architecture, and Applications for Network-Based Parallel Computing (CANPC '99)", ["Anand Sivasubramaniam", "Mario Lauria"], "http://doi.ieeecomputersociety.org/10.1109/HPCA.1999.10003", 0, "hpca", 1999]], "Henry M. Levy": [0, ["Supporting Fine-Grained Synchronization on a Simultaneous Multithreading Processor", ["Dean M. Tullsen", "Jack L. Lo", "Susan J. Eggers", "Henry M. Levy"], "https://doi.org/10.1109/HPCA.1999.744326", 5, "hpca", 1999]], "Robert Stets": [0, ["Comparative Evaluation of Fine- and Coarse-Grain Approaches for Software Distributed Shared Memory", ["Sandhya Dwarkadas", "Kourosh Gharachorloo", "Leonidas I. Kontothanassis", "Daniel J. Scales", "Michael L. Scott", "Robert Stets"], "https://doi.org/10.1109/HPCA.1999.744377", 10, "hpca", 1999]], "Antonio Gonzalez": [0, ["The Synergy of Multithreading and Access/Execute Decoupling", ["Joan-Manuel Parcerisa", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.1999.744329", 5, "hpca", 1999]], "Chita R. Das": [0, ["LAPSES: A Recipe for High Performance Adaptive Router Design", ["Aniruddha S. Vaidya", "Anand Sivasubramaniam", "Chita R. Das"], "https://doi.org/10.1109/HPCA.1999.744375", 8, "hpca", 1999]], "Ravindra Kuramkote": [0, ["MP-LOCKs: Replacing H/W Synchronization Primitives with Message Passing", ["Chen-Chi Kuo", "John B. Carter", "Ravindra Kuramkote"], "https://doi.org/10.1109/HPCA.1999.744381", 5, "hpca", 1999]], "Andre Seznec": [0, ["Out-of-Order Execution may not be Cost-Effective on Processors Featuring Simultaneous Multithreading", ["Sebastien Hily", "Andre Seznec"], "https://doi.org/10.1109/HPCA.1999.744331", 4, "hpca", 1999]], "Terry Tateyama": [0, ["Impulse: Building a Smarter Memory Controller", ["John B. Carter", "Wilson C. Hsieh", "Leigh Stoller", "Mark R. Swanson", "Lixin Zhang", "Erik Brunvand", "Al Davis", "Chen-Chi Kuo", "Ravindra Kuramkote", "Michael A. Parker", "Lambert Schaelicke", "Terry Tateyama"], "https://doi.org/10.1109/HPCA.1999.744334", 10, "hpca", 1999]], "James E. Smith": [0, ["A Study of Control Independence in Superscalar Processors", ["Eric Rotenberg", "Quinn Jacobson", "James E. Smith"], "https://doi.org/10.1109/HPCA.1999.744346", 10, "hpca", 1999], ["Instruction Pre-Processing in Trace Processors", ["Quinn Jacobson", "James E. Smith"], "https://doi.org/10.1109/HPCA.1999.744347", 5, "hpca", 1999]], "Kazuaki Murakami": [0, ["Dynamically Variable Line-Size Cache Exploiting High On-Chip Memory Bandwidth of Merged DRAM/Logic LSIs", ["Koji Inoue", "Koji Kai", "Kazuaki Murakami"], "https://doi.org/10.1109/HPCA.1999.744366", 5, "hpca", 1999]], "Daniel J. Sorin": [0, ["Using Lamport Clocks to Reason about Relaxed Memory Models", ["Anne Condon", "Mark D. Hill", "Manoj Plakal", "Daniel J. Sorin"], "https://doi.org/10.1109/HPCA.1999.744379", 9, "hpca", 1999]], "Francisco J. Quiles": [0, ["MMR: A High-Performance Multimedia Router - Architecture and Design Trade-Offs", ["Jose Duato", "Sudhakar Yalamanchili", "Maria Blanca Caminero", "Damon S. Love", "Francisco J. Quiles"], "https://doi.org/10.1109/HPCA.1999.744383", 10, "hpca", 1999]], "Guang R. Gao": [0, ["Multithreaded Execution Architecture and Compilation", ["Dean M. Tullsen", "Guang R. Gao"], "http://doi.ieeecomputersociety.org/10.1109/HPCA.1999.10006", 0, "hpca", 1999]], "Walter A. Burkhard": [0, ["Permutation Development Data Layout (PDDL)", ["Thomas J. E. Schwarz", "Jesse Steinberg", "Walter A. Burkhard"], "https://doi.org/10.1109/HPCA.1999.744365", 4, "hpca", 1999]], "Mary Lou Soffa": [0, ["Global Context-Based Value Prediction", ["Tarun Nakra", "Rajiv Gupta", "Mary Lou Soffa"], "https://doi.org/10.1109/HPCA.1999.744311", 9, "hpca", 1999]], "Michael Koster": [0, ["WildFire: A Scalable Path for SMPs", ["Erik Hagersten", "Michael Koster"], "https://doi.org/10.1109/HPCA.1999.744361", 10, "hpca", 1999]], "Nigel P. Topham": [0, ["Distributed Modulo Scheduling", ["Marcio Merino Fernandes", "Josep Llosa", "Nigel P. Topham"], "https://doi.org/10.1109/HPCA.1999.744349", 5, "hpca", 1999]], "Yoshinori Yamaguchi": [0, ["Communication Studies of Single-Threaded and Multithreaded Distributed-Memory Multiprocessors", ["Andrew Sohn", "Yunheung Paek", "Jui-Yuan Ku", "Yuetsu Kodama", "Yoshinori Yamaguchi"], "https://doi.org/10.1109/HPCA.1999.744384", 5, "hpca", 1999]]}