# tragesym input for PIC18F14K50
#
# goal: make a sym that has all the 44 pins, while looking like the normal 40
# pins PDIP sym.

[options]
wordswap	yes
rotate_labels	no
generate_pinseq	yes
sort_labels	no
sym_width	2600

[geda_attr]
version	20110115
name	ATTINY85
device	ATTINY85
refdes	U?
footprint	PDIP-8,SOIC-8,TSSOP-8
description	Flash Microcontroller
author	Willem Dijkstra <wpd@xs4all.nl>
numslots	0

[pins]
# pinnr	seq	type	style	position	net	label
1		io	line	l		PB5 (PCINT5/RESET/ADC0/DW)
4		pwr	line	l		GND
8		pwr	line	l		VCC
3		io	line	r		PB4 (PCINT4/XTAL1/CLKI/OC1B/ADC2)
2		io	line	r		PB3 (PCINT3/XTAL2/CLKO/_OC1B/ADC3)
7		io	line	r		PB2 (SCK/USCK/SCL/ADC1/T0/INT0/PCINT2)
6		io	line	r		PB1 (MISO/DO/AIN1/OC0B/OC1A/PCINT1)
5		io	line	r		PB0 (MOSI/DI/SDA/AIN0/OC0A/_OC1A/AREF/PCINT0)
