// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weig8j_H__
#define __myip_v1_0_HLS_weig8j_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weig8j_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weig8j_ram) {
        ram[0] = "0b00111101101000101010101110111001";
        ram[1] = "0b10111110010011110011011010011001";
        ram[2] = "0b10111101101101001101101010011110";
        ram[3] = "0b00111110000100010000001110010100";
        ram[4] = "0b10111101110111010110110111011001";
        ram[5] = "0b10111110011101111010101001101011";
        ram[6] = "0b10111110001011111101110111111010";
        ram[7] = "0b00111101100111001111000000011001";
        ram[8] = "0b00111101100001010000110111010110";
        ram[9] = "0b10111110000000111100000110010001";
        ram[10] = "0b00111100101000100100010111101011";
        ram[11] = "0b00111110000110110110101100111100";
        ram[12] = "0b00111101011110111000100010110110";
        ram[13] = "0b00111110001111010111000100110011";
        ram[14] = "0b10111101111101001011011001101100";
        ram[15] = "0b00111110100001011110010010111110";
        ram[16] = "0b00111101110001001100001111111111";
        ram[17] = "0b10111100010101111010101111111111";
        ram[18] = "0b00111010000010000010011000101011";
        ram[19] = "0b10111110000110101110011101111110";
        ram[20] = "0b00111101000011010110010100111111";
        ram[21] = "0b00111101110010000101001100010101";
        ram[22] = "0b00111101101101010000001000110000";
        ram[23] = "0b00111011111110111011101001010011";
        ram[24] = "0b00111101101111011101100101100011";
        ram[25] = "0b00111101010100101110101011011110";
        ram[26] = "0b10111110011010101001000000100100";
        ram[27] = "0b00111110000001100101000000111100";
        ram[28] = "0b00111101110001011110110100000101";
        ram[29] = "0b00111101001100110110000100110100";
        ram[30] = "0b10111101100111100101010010000101";
        ram[31] = "0b10111110011111100101000000110001";
        ram[32] = "0b00111101110101111110011011010001";
        ram[33] = "0b10111101100101111101110111111101";
        ram[34] = "0b10111101101011000011010010001000";
        ram[35] = "0b10111110010001111011101111000011";
        ram[36] = "0b00111100110101000111111100111011";
        ram[37] = "0b00111100001000100011010100111100";
        ram[38] = "0b00111110000011001100110011100101";
        ram[39] = "0b10111101100110000110111010101010";
        ram[40] = "0b10111110011100110101010011010110";
        ram[41] = "0b00111110100010001001100010001000";
        ram[42] = "0b10111100101100000011010110111101";
        ram[43] = "0b10111110010000000001110111010101";
        ram[44] = "0b00111101000001110101100110101101";
        ram[45] = "0b00111110000100000111100110000010";
        ram[46] = "0b10111101101001001000101101111100";
        ram[47] = "0b00111101110111000010001100111111";
        ram[48] = "0b10111110010100000010000001011011";
        ram[49] = "0b00111101000001111111100010011110";
        ram[50] = "0b10111101111001110011000000011001";
        ram[51] = "0b10111101111000001100001110001001";
        ram[52] = "0b00111101000000101000000011101111";
        ram[53] = "0b10111100100110110000000100111011";
        ram[54] = "0b10111110011100110111011011010111";
        ram[55] = "0b00111101100100001100100010101100";
        ram[56] = "0b10111110000110100011111011101011";
        ram[57] = "0b00111101110100001111111111100101";
        ram[58] = "0b10111101000101111100000010110000";
        ram[59] = "0b00111110000110101100010011000101";
        ram[60] = "0b00111110001000001101010000011010";
        ram[61] = "0b00111101101110100101000001000110";
        ram[62] = "0b00111101100100000011011000110000";
        ram[63] = "0b00111110000001010110100101011100";
        ram[64] = "0b10111011100111100000110010001010";
        ram[65] = "0b00111010110100011101101111111110";
        ram[66] = "0b10111010111101100001010110111011";
        ram[67] = "0b10111101001100000010000011101100";
        ram[68] = "0b00111110100110110101011001111111";
        ram[69] = "0b00111101010111011010101101001000";
        ram[70] = "0b10111101110100100111001010000010";
        ram[71] = "0b00111101110110100011011010100100";
        ram[72] = "0b10111110100010010010011001011110";
        ram[73] = "0b00111101101000011001111000100001";
        ram[74] = "0b00111101110010010011010011011101";
        ram[75] = "0b00111110100011000001001001000001";
        ram[76] = "0b00111101011010010010011111110110";
        ram[77] = "0b10111101010101100101010011010100";
        ram[78] = "0b00111101100011011000111000110100";
        ram[79] = "0b00111101100011001011101001101110";
        ram[80] = "0b10111101100000010111101110011101";
        ram[81] = "0b10111110001100111110111010110001";
        ram[82] = "0b00111101101001101111100010010110";
        ram[83] = "0b00111101100010101100011010100111";
        ram[84] = "0b10111101001010110110010111101110";
        ram[85] = "0b10111100111110011011010011001000";
        ram[86] = "0b00111101100011110111000100001100";
        ram[87] = "0b00111110010100101100111101000011";
        ram[88] = "0b00111101001110000011000101101110";
        ram[89] = "0b10111100010011111111011101101010";
        ram[90] = "0b00111101111011010110001011101111";
        ram[91] = "0b10111100101001110110001000011101";
        ram[92] = "0b10111100010110111000101001111101";
        ram[93] = "0b00111101001010011001101000111010";
        ram[94] = "0b00111110000000011000100011110010";
        ram[95] = "0b10111100011101001100100111000000";
        ram[96] = "0b00111011110011011100010000111110";
        ram[97] = "0b10111110001011001001010101001101";
        ram[98] = "0b00111101111011101101001000110110";
        ram[99] = "0b10111110000010000000100001011011";
        ram[100] = "0b00111101101101010000100100100100";
        ram[101] = "0b00111100100001111111011110111111";
        ram[102] = "0b10111110001101011001011000001101";
        ram[103] = "0b00111110010000101101110110111100";
        ram[104] = "0b00111101001010001100111010000001";
        ram[105] = "0b00111101101010101011001000010101";
        ram[106] = "0b00111011010000101011011101001000";
        ram[107] = "0b10111101001100011010100110111000";
        ram[108] = "0b10111101000111100010011111011111";
        ram[109] = "0b10111110000111011110100111011001";
        ram[110] = "0b00111110011001110111110010010111";
        ram[111] = "0b10111101111110100100101110001101";
        ram[112] = "0b00111110010100111101001011110011";
        ram[113] = "0b00111100111001101000011101101100";
        ram[114] = "0b10111110001100110010011111000000";
        ram[115] = "0b00111101101000010110110110011101";
        ram[116] = "0b00111101101000100111000001001101";
        ram[117] = "0b10111110001011110011100001010100";
        ram[118] = "0b10111101100001101101001111100111";
        ram[119] = "0b10111101010000100101010000110100";
        ram[120] = "0b00111101111010011111110000111100";
        ram[121] = "0b10111101001111100100001111000100";
        ram[122] = "0b00111101100100111101001000100100";
        ram[123] = "0b00111100111110011001001111101101";
        ram[124] = "0b00111011101000011110010011010011";
        ram[125] = "0b00111110001100111111011111000100";
        ram[126] = "0b10111110001010101111000010001000";
        ram[127] = "0b10111101111111101110111100100100";
        ram[128] = "0b00111110000100100111010110111101";
        ram[129] = "0b00111101110000100101100011100011";
        ram[130] = "0b10111110001000110010111000100000";
        ram[131] = "0b00111110010010000001101100111111";
        ram[132] = "0b00111101100110011111100110011011";
        ram[133] = "0b00111100110001100101011111111100";
        ram[134] = "0b10111110000000011110001001110001";
        ram[135] = "0b10111101000011101100000101011010";
        ram[136] = "0b10111110001011110111001100111111";
        ram[137] = "0b00111101011100101011011000100111";
        ram[138] = "0b10111101100101001011101001110010";
        ram[139] = "0b10111110011011011111100101010010";
        ram[140] = "0b00111101100000010101111111010100";
        ram[141] = "0b10111101101110100101000100001010";
        ram[142] = "0b00111101110111111111010011101101";
        ram[143] = "0b10111101001001000000001110110000";
        ram[144] = "0b00111101111010101100111011110100";
        ram[145] = "0b00111110000100100010100101101000";
        ram[146] = "0b10111010100000011001110111010011";
        ram[147] = "0b00111110001100111100111000111001";
        ram[148] = "0b10111101101110110110000100010001";
        ram[149] = "0b10111110100000000100100110000001";
        ram[150] = "0b00111110000100011111001100100101";
        ram[151] = "0b10111101110101101011000000111010";
        ram[152] = "0b00111101110000110000100001110111";
        ram[153] = "0b10111100110001101100100100001001";
        ram[154] = "0b10111101100001100111111010010010";
        ram[155] = "0b10111101000101011111000010111011";
        ram[156] = "0b10111110011001001111100011001101";
        ram[157] = "0b10111110001010000111011000010110";
        ram[158] = "0b00111101100101100010101100110001";
        ram[159] = "0b00111100100010011011010111011001";
        ram[160] = "0b10111101111000001011010110110011";
        ram[161] = "0b00111101111001111101110100101100";
        ram[162] = "0b10111101111100110010010000111101";
        ram[163] = "0b00111110001000001110110101011010";
        ram[164] = "0b00111110001001011110100000110010";
        ram[165] = "0b00111100111000010010101100000101";
        ram[166] = "0b00111100111011011100000111010000";
        ram[167] = "0b00111110011001000101000101111001";
        ram[168] = "0b10111110001001101001001001011000";
        ram[169] = "0b00111110001110001001001001000010";
        ram[170] = "0b10111101000000100100010110000100";
        ram[171] = "0b00111110001000011000110101010100";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weig8j) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weig8j_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weig8j) {
meminst = new myip_v1_0_HLS_weig8j_ram("myip_v1_0_HLS_weig8j_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weig8j() {
    delete meminst;
}


};//endmodule
#endif
