Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon May  8 16:06:02 2023
| Host         : LAPTOP-NF4J7LE5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SDU_top_control_sets_placed.rpt
| Design       : SDU_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    50 |
|    Minimum number of control sets                        |    50 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    50 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    30 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            5 |
| No           | No                    | Yes                    |             214 |           97 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              13 |            4 |
| Yes          | No                    | Yes                    |             348 |          133 |
| Yes          | Yes                   | No                     |              81 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                                                Enable Signal                                                |                             Set/Reset Signal                             | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_9600x16                                      | SDU_cwyl/nolabel_line57/txd_i_2_n_0                                                                         | SDU_cwyl/nolabel_line57/txd_i_1_n_0                                      |                1 |              1 |         1.00 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line45/sir/cntc[3]_i_1_n_0                                                                 | SDU_cwyl/nolabel_line45/sir/cntc                                         |                1 |              4 |         4.00 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_1_n_0                                                      |                                                                          |                2 |              4 |         2.00 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_1_n_0                                                      | SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[7]_i_1_n_0                   |                1 |              4 |         4.00 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line66/nolabel_line50/cnt[3]_i_1_n_0                                                       | SDU_cwyl/nolabel_line66/nolabel_line50/FSM_onehot_curr_state_reg_n_0_[0] |                2 |              4 |         2.00 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line66/nolabel_line264/FSM_sequential_CS[4]_i_1_n_0                                        | CPU/u_Led/rstn                                                           |                2 |              5 |         2.50 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line66/nolabel_line350/count_DATA                                                          | CPU/u_Led/rstn                                                           |                1 |              5 |         5.00 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line66/nolabel_line67/cnt[4]_i_2__0_n_0                                                    | SDU_cwyl/nolabel_line66/nolabel_line67/cnt[4]_i_1_n_0                    |                2 |              5 |         2.50 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line57/cntb[4]_i_1_n_0                                                                     | SDU_cwyl/nolabel_line57/cntc[5]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line57/cntc[5]_i_2_n_0                                                                     | SDU_cwyl/nolabel_line57/cntc[5]_i_1_n_0                                  |                2 |              6 |         3.00 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line66/nolabel_line50/FSM_onehot_curr_state[5]_i_1_n_0                                     | CPU/u_Led/rstn                                                           |                2 |              6 |         3.00 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line66/nolabel_line50/FSM_onehot_curr_state_reg[1]_0                                       | SDU_cwyl/nolabel_line66/FSM_onehot_curr_state_reg[0]_0                   |                3 |              7 |         2.33 |
|  clk_9600x16                                      |                                                                                                             |                                                                          |                5 |              8 |         1.60 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line66/nolabel_line50/din_rx[31]_i_2_n_0                                                   | SDU_cwyl/nolabel_line66/nolabel_line50/FSM_onehot_curr_state_reg_n_0_[0] |                4 |              8 |         2.00 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line45/sir/E[0]                                                                            | CPU/u_Led/rstn                                                           |                2 |              8 |         4.00 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line57/SOR[8]_i_1_n_0                                                                      |                                                                          |                2 |              9 |         4.50 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line66/nolabel_line369/count_DATA[9]_i_1_n_0                                               | CPU/u_Led/rstn                                                           |                3 |             10 |         3.33 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line66/nolabel_line369/addr_L[9]_i_1_n_0                                                   | CPU/u_Led/rstn                                                           |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                                    |                                                                                                             | CPU/u_Led/rstn                                                           |                3 |             11 |         3.67 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line45/sir/SIR[8]_i_2_n_0                                                                  | SDU_cwyl/nolabel_line45/sir/cntc                                         |                3 |             13 |         4.33 |
|  clk_cpu_BUFG                                     | CPU/u_Ins_Mem/E[0]                                                                                          | CPU/u_Led/rstn                                                           |               10 |             16 |         1.60 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line66/nolabel_line50/din_rx[31]_i_2_n_0                                                   | SDU_cwyl/nolabel_line66/nolabel_line50/din_rx[31]_i_1_n_0                |                9 |             24 |         2.67 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line66/nolabel_line350/cur_addr                                                            | CPU/u_Led/rstn                                                           |               10 |             32 |         3.20 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr                                                            | CPU/u_Led/rstn                                                           |               14 |             32 |         2.29 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line66/nolabel_line369/data_L[31]_i_1_n_0                                                  | CPU/u_Led/rstn                                                           |               16 |             32 |         2.00 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line66/nolabel_line217/last_addr_I                                                         | CPU/u_Led/rstn                                                           |               12 |             32 |         2.67 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line66/nolabel_line217/cur_addr                                                            | CPU/u_Led/rstn                                                           |               13 |             32 |         2.46 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line66/nolabel_line291/reg_B_3                                                             | CPU/u_Led/rstn                                                           |                8 |             32 |         4.00 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line66/nolabel_line291/reg_B_1                                                             | CPU/u_Led/rstn                                                           |               13 |             32 |         2.46 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line66/nolabel_line291/reg_B_2                                                             | CPU/u_Led/rstn                                                           |                9 |             32 |         3.56 |
|  clk_9600x16                                      | SDU_cwyl/nolabel_line66/nolabel_line192/last_addr_D                                                         | CPU/u_Led/rstn                                                           |               14 |             32 |         2.29 |
|  clk_cpu_BUFG                                     |                                                                                                             | CPU/u_Led/rstn                                                           |               16 |             64 |         4.00 |
|  SDU_cwyl/nolabel_line66/nolabel_line369/clk_BUFG | CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0    |                                                                          |               32 |            128 |         4.00 |
|  SDU_cwyl/nolabel_line66/nolabel_line369/clk_BUFG | CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0  |                                                                          |               32 |            128 |         4.00 |
|  SDU_cwyl/nolabel_line66/nolabel_line369/clk_BUFG | CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_0_0_i_1_n_0  |                                                                          |               32 |            128 |         4.00 |
|  SDU_cwyl/nolabel_line66/nolabel_line369/clk_BUFG | CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_0_0_i_1_n_0  |                                                                          |               32 |            128 |         4.00 |
|  SDU_cwyl/nolabel_line66/nolabel_line369/clk_BUFG | CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_0_0_i_1_n_0  |                                                                          |               32 |            128 |         4.00 |
|  SDU_cwyl/nolabel_line66/nolabel_line369/clk_BUFG | CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0_i_1_n_0  |                                                                          |               32 |            128 |         4.00 |
|  SDU_cwyl/nolabel_line66/nolabel_line369/clk_BUFG | CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_0_0_i_1_n_0  |                                                                          |               32 |            128 |         4.00 |
|  SDU_cwyl/nolabel_line66/nolabel_line369/clk_BUFG | CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_0_0_i_1_n_0 |                                                                          |               32 |            128 |         4.00 |
|  SDU_cwyl/nolabel_line66/nolabel_line369/clk_BUFG | CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0     |                                                                          |               32 |            128 |         4.00 |
|  SDU_cwyl/nolabel_line66/nolabel_line369/clk_BUFG | CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0   |                                                                          |               32 |            128 |         4.00 |
|  SDU_cwyl/nolabel_line66/nolabel_line369/clk_BUFG | CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_0_0_i_1_n_0   |                                                                          |               32 |            128 |         4.00 |
|  SDU_cwyl/nolabel_line66/nolabel_line369/clk_BUFG | CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_0_0_i_1_n_0   |                                                                          |               32 |            128 |         4.00 |
|  SDU_cwyl/nolabel_line66/nolabel_line369/clk_BUFG | CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_0_0_i_1_n_0   |                                                                          |               32 |            128 |         4.00 |
|  SDU_cwyl/nolabel_line66/nolabel_line369/clk_BUFG | CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0_i_1_n_0   |                                                                          |               32 |            128 |         4.00 |
|  SDU_cwyl/nolabel_line66/nolabel_line369/clk_BUFG | CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_0_0_i_1_n_0   |                                                                          |               32 |            128 |         4.00 |
|  SDU_cwyl/nolabel_line66/nolabel_line369/clk_BUFG | CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_0_0_i_1_n_0  |                                                                          |               32 |            128 |         4.00 |
|  clk_cpu_BUFG                                     | CPU/u_Ins_Mem/bbstub_spo[5]_3                                                                               |                                                                          |               17 |            132 |         7.76 |
|  clk_9600x16                                      |                                                                                                             | CPU/u_Led/rstn                                                           |               78 |            139 |         1.78 |
+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+--------------+


