BUFFER_32_22.v,verilog,xil_defaultlib,../../../../artyS7.srcs/sources_1/ip/BUFFER_32_22/sim/BUFFER_32_22.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
