#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun May 26 22:10:11 2024
# Process ID: 11516
# Current directory: E:/GitHub Projects/216BProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22576 E:\GitHub Projects\216BProject\ECE216BNew.xpr
# Log file: E:/GitHub Projects/216BProject/vivado.log
# Journal file: E:/GitHub Projects/216BProject\vivado.jou
# Running On: Vicky-089f, OS: Windows, CPU Frequency: 2994 MHz, CPU Physical cores: 12, Host memory: 16495 MB
#-----------------------------------------------------------
start_gui
open_project {E:/GitHub Projects/216BProject/ECE216BNew.xpr}
launch_simulation
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
source tb2.tcl
update_compile_order -fileset sources_1
relaunch_sim
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
delete_bd_objs [get_bd_nets CADA_MEMControl_1_DataOut]
delete_bd_objs [get_bd_nets CADA_MEMControl_1_MEMout]
connect_bd_net [get_bd_pins CADA_MEMControl_1/DataOut] [get_bd_pins mem_to_array_1_0/from_mem]
connect_bd_net [get_bd_pins CADA_MEMControl_1/MEMout] [get_bd_pins blk_mem_gen_1/dina]
save_bd_design
close_sim
regenerate_bd_layout
make_wrapper -files [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -fileset [get_filesets sources_1] -inst_template
make_wrapper -files [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -fileset [get_filesets sources_1] -inst_template
make_wrapper -files [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -top
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
generate_target Simulation [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}]
export_ip_user_files -of_objects [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -directory {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/sim_scripts} -ip_user_files_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files} -ipstatic_source_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/modelsim} {questa=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/questa} {riviera=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/riviera} {activehdl=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
source tb2.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
source tb2.tcl
relaunch_sim
relaunch_sim
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Hw3Hw_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
source tb2.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
source tb2.tcl
relaunch_sim
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
delete_bd_objs [get_bd_nets clk_1]
undo
disconnect_bd_net /clk_1 [get_bd_pins CADA_MEMControl_1/clk]
create_bd_port -dir I clk_data
set_property location {-8 111} [get_bd_ports clk_data]
connect_bd_net [get_bd_ports clk_data] [get_bd_pins CADA_MEMControl_1/clk]
disconnect_bd_net /clk_1 [get_bd_pins blk_mem_gen_1/clka]
connect_bd_net [get_bd_ports clk_data] [get_bd_pins blk_mem_gen_1/clka]
save_bd_design
make_wrapper -files [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -top
make_wrapper -files [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -fileset [get_filesets sources_1] -inst_template
close_sim
generate_target Simulation [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}]
export_ip_user_files -of_objects [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -directory {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/sim_scripts} -ip_user_files_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files} -ipstatic_source_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/modelsim} {questa=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/questa} {riviera=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/riviera} {activehdl=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
source tb2.tcl
relaunch_sim
relaunch_sim
close_sim
update_module_reference MEMDesign_mem_to_array_1_0_2
make_wrapper -files [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -fileset [get_filesets sources_1] -inst_template
generate_target Simulation [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}]
export_ip_user_files -of_objects [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -directory {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/sim_scripts} -ip_user_files_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files} -ipstatic_source_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/modelsim} {questa=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/questa} {riviera=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/riviera} {activehdl=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
source tb2.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
source tb2.tcl
current_wave_config {Hw3Hw_TB_behav.wcfg}
add_wave {{/tb2/clk_data}} 
relaunch_sim
close_sim
close_bd_design [get_bd_designs MEMDesign]
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
make_wrapper -files [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -fileset [get_filesets sources_1] -inst_template
launch_simulation
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
source tb2.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
source tb2.tcl
relaunch_sim
relaunch_sim
close_sim
launch_simulation
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
source tb2.tcl
relaunch_sim
relaunch_sim
close_sim
launch_simulation
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
source tb2.tcl
relaunch_sim
relaunch_sim
relaunch_sim
run 1000 us
close_sim
launch_simulation
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
source tb2.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
source tb2.tcl
close_sim
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
create_bd_design "MEMDesign2"
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs MEMDesign]
current_bd_design [get_bd_designs MEMDesign2]
current_bd_design MEMDesign
set tmpCopyObjs [concat  [get_bd_cells {CADA_MEMControl_1 CADA_MEMControl_0 mem_to_array_1_0 blk_mem_gen_1 CADA_LaneSplit_0 ArrayTop_0 blk_mem_gen_0}] [get_bd_ports {clk_data rst valid_1 writeEn_1 clk valid writeEn ena gControlIn DataIn_1 startAddr_1 strideInterval_1 startLatency_1 endLatency_1 dataIn startAddr strideInterval startLatency endLatency dataOut}] [get_bd_nets {ArrayTop_0_dataOut CADA_LaneSplit_0_dataOut1 CADA_LaneSplit_0_dataOut2 CADA_MEMControl_0_DataOut CADA_MEMControl_0_MEMEn CADA_MEMControl_0_MEMout CADA_MEMControl_0_MWMWen CADA_MEMControl_0_addrOut CADA_MEMControl_1_DataOut CADA_MEMControl_1_MEMEn CADA_MEMControl_1_MEMout CADA_MEMControl_1_MWMWen CADA_MEMControl_1_addrOut DataIn_1_1 blk_mem_gen_0_douta blk_mem_gen_1_douta clk_data_1 clk_1 dataIn_1 endLatency_1 endLatency_1_1 gControlIn_1 mem_to_array_1_0_to_array rst_1 startAddr_1 startAddr_1_1 startLatency_1 startLatency_1_1 strideInterval_1 strideInterval_1_1 valid_1 valid_1_1 writeEn_1 writeEn_1_1}]]
current_bd_design MEMDesign2
copy_bd_objs -from_design MEMDesign / $tmpCopyObjs
regenerate_bd_layout
save_bd_design
copy_bd_objs /  [get_bd_cells {blk_mem_gen_1}]
set_property location {4 1070 158} [get_bd_cells blk_mem_gen_2]
set_property location {3.5 1506 189} [get_bd_cells blk_mem_gen_2]
copy_bd_objs /  [get_bd_cells {CADA_MEMControl_1}]
set_property location {4 1183 120} [get_bd_cells CADA_MEMControl_2]
set_property location {3 1240 181} [get_bd_cells CADA_MEMControl_2]
set_property location {4.5 1573 169} [get_bd_cells blk_mem_gen_2]
connect_bd_net [get_bd_ports rst] [get_bd_pins blk_mem_gen_2/rsta]
connect_bd_net [get_bd_pins blk_mem_gen_2/wea] [get_bd_pins CADA_MEMControl_2/MWMWen]
connect_bd_net [get_bd_pins CADA_MEMControl_2/MEMEn] [get_bd_pins blk_mem_gen_2/ena]
connect_bd_net [get_bd_pins CADA_MEMControl_2/MWMWen] [get_bd_pins blk_mem_gen_2/dina]
undo
connect_bd_net [get_bd_pins CADA_MEMControl_2/MWMWen] [get_bd_pins blk_mem_gen_2/dina]
undo
connect_bd_net [get_bd_pins CADA_MEMControl_2/MEMout] [get_bd_pins blk_mem_gen_2/dina]
connect_bd_net [get_bd_pins CADA_MEMControl_2/addrOut] [get_bd_pins blk_mem_gen_2/addra]
connect_bd_net [get_bd_pins CADA_MEMControl_2/clk] [get_bd_pins blk_mem_gen_2/clka]
undo
connect_bd_net [get_bd_ports clk_data] [get_bd_pins CADA_MEMControl_2/clk]
connect_bd_net [get_bd_ports clk_data] [get_bd_pins blk_mem_gen_2/clka]
connect_bd_net [get_bd_pins CADA_MEMControl_2/MEMin] [get_bd_pins blk_mem_gen_2/douta]
startgroup
set_property -dict [list \
  CONFIG.Load_Init_File {false} \
  CONFIG.Read_Width_A {32} \
  CONFIG.Write_Depth_A {20} \
  CONFIG.Write_Width_A {16} \
] [get_bd_cells blk_mem_gen_2]
endgroup
save_bd_design
launch_simulation
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
source tb2.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
source tb2.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
source tb2.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
source tb2.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
source tb2.tcl
relaunch_sim
startgroup
set_property CONFIG.Read_Width_A {64} [get_bd_cells blk_mem_gen_2]
endgroup
save_bd_design
