# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do RAM_1P_Demo_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:52 on May 18,2020
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RAM_1P_16_8
# -- Compiling architecture Behavioral of RAM_1P_16_8
# End time: 16:28:52 on May 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:50 on May 18,2020
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RAM_1P_16_8_Tb
# -- Compiling architecture Stimulus of RAM_1P_16_8_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity RAM_1P_16_8
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(32): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(35): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(39): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(42): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(46): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(49): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(52): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(55): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(58): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error: C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(63): VHDL Compiler exiting
# End time: 16:29:50 on May 18,2020, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:10 on May 18,2020
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RAM_1P_16_8_Tb
# -- Compiling architecture Stimulus of RAM_1P_16_8_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity RAM_1P_16_8
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(32): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(35): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(39): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(42): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(46): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(49): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(52): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(55): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(58): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error: C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(63): VHDL Compiler exiting
# End time: 16:30:10 on May 18,2020, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:08 on May 18,2020
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RAM_1P_16_8_Tb
# -- Compiling architecture Stimulus of RAM_1P_16_8_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity RAM_1P_16_8
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(32): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(35): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(39): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(42): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(46): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(49): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(52): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(55): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(58): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error: C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(63): VHDL Compiler exiting
# End time: 16:32:08 on May 18,2020, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:09 on May 18,2020
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RAM_1P_16_8_Tb
# -- Compiling architecture Stimulus of RAM_1P_16_8_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity RAM_1P_16_8
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(32): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(35): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(39): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(42): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(46): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(49): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(52): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(55): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(58): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error: C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(63): VHDL Compiler exiting
# End time: 16:32:09 on May 18,2020, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:19 on May 18,2020
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RAM_1P_16_8_Tb
# -- Compiling architecture Stimulus of RAM_1P_16_8_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity RAM_1P_16_8
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(32): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(35): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(39): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(42): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(46): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(49): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(52): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(55): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(58): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error: C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(63): VHDL Compiler exiting
# End time: 16:32:19 on May 18,2020, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:20 on May 18,2020
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RAM_1P_16_8_Tb
# -- Compiling architecture Stimulus of RAM_1P_16_8_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity RAM_1P_16_8
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(32): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(35): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(39): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(42): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(46): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(49): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(52): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(55): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(58): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error: C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(63): VHDL Compiler exiting
# End time: 16:32:20 on May 18,2020, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:21 on May 18,2020
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RAM_1P_16_8_Tb
# -- Compiling architecture Stimulus of RAM_1P_16_8_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity RAM_1P_16_8
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(32): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(35): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(39): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(42): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(46): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(49): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(52): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(55): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(58): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error: C:/Users/User/Desktop/LSD/Aula 10/Parte 2/RAM_1P_16_8_Tb.vhd(63): VHDL Compiler exiting
# End time: 16:32:21 on May 18,2020, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vsim work.ram_1p_16_8_tb
# vsim work.ram_1p_16_8_tb 
# Start time: 16:32:55 on May 18,2020
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/Users/User/Desktop/LSD/Aula 10/Parte 2/simulation/modelsim/rtl_work.ram_1p_16_8_tb' has no architecture.
# Error loading design
# End time: 16:32:55 on May 18,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
