git clone --depth 1 --no-tags https://github.com/guillebrito/proyecto-AYDCI.git f:/verilog_sva_gh_scraper/data/full_repos/719700622
git clone --depth 1 --no-tags https://github.com/s5das/0181.git f:/verilog_sva_gh_scraper/data/full_repos/719107418
git clone --depth 1 --no-tags https://github.com/HoseinBayati/Computer_Architecture_LAB_ARM.git f:/verilog_sva_gh_scraper/data/full_repos/721657203
git clone --depth 1 --no-tags https://github.com/hoangtan2002/conv.git f:/verilog_sva_gh_scraper/data/full_repos/723389151
git clone --depth 1 --no-tags https://github.com/eminakgun/mips-alu.git f:/verilog_sva_gh_scraper/data/full_repos/723800606
git clone --depth 1 --no-tags https://github.com/gtxzsxxk/close-a216.git f:/verilog_sva_gh_scraper/data/full_repos/721657948
git clone --depth 1 --no-tags https://github.com/Alvaroxx1/Digital_Logic_Design.git f:/verilog_sva_gh_scraper/data/full_repos/716451827
git clone --depth 1 --no-tags https://github.com/marcols-esq/multicore-processor.git f:/verilog_sva_gh_scraper/data/full_repos/717106672
git clone --depth 1 --no-tags https://github.com/conquerorcj26/i2C_Protocol_simulation.git f:/verilog_sva_gh_scraper/data/full_repos/717143794
git clone --depth 1 --no-tags https://github.com/KeLiu54/MyTreasure.git f:/verilog_sva_gh_scraper/data/full_repos/717475845
git clone --depth 1 --no-tags https://github.com/TeeWrath/HDL-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/723817382
git clone --depth 1 --no-tags https://github.com/lsy1205/CVSD_Final_QR_Decomposition.git f:/verilog_sva_gh_scraper/data/full_repos/721173902
git clone --depth 1 --no-tags https://github.com/F102M8/UT_CAD.git f:/verilog_sva_gh_scraper/data/full_repos/716353190
git clone --depth 1 --no-tags https://github.com/plxj6666/Verilog_note.git f:/verilog_sva_gh_scraper/data/full_repos/720003437
git clone --depth 1 --no-tags https://github.com/Fourier8089/Active-noise-reduction-based-on-artificial-bee-colony-algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/718019433
git clone --depth 1 --no-tags https://github.com/nehranarendra/7_DIFFERENT_FREQUENCY_CLOCK_FROM_1_CLOCK.git f:/verilog_sva_gh_scraper/data/full_repos/716301746
git clone --depth 1 --no-tags https://github.com/IObundle/caravel_project.git f:/verilog_sva_gh_scraper/data/full_repos/719130885
git clone --depth 1 --no-tags https://github.com/kkuoo7/CSED311.git f:/verilog_sva_gh_scraper/data/full_repos/719307942
git clone --depth 1 --no-tags https://github.com/M11107004/SOC_LAB4-1.git f:/verilog_sva_gh_scraper/data/full_repos/716983683
git clone --depth 1 --no-tags https://github.com/Srivathsa2304/GIT_PRACTICE.git f:/verilog_sva_gh_scraper/data/full_repos/718682813
git clone --depth 1 --no-tags https://github.com/Kingcela/Project_Firefly.git f:/verilog_sva_gh_scraper/data/full_repos/719855710
git clone --depth 1 --no-tags https://github.com/aatmanp4/FPU.git f:/verilog_sva_gh_scraper/data/full_repos/720280519
git clone --depth 1 --no-tags https://github.com/proconlon/ec311_lab4.git f:/verilog_sva_gh_scraper/data/full_repos/717305549
git clone --depth 1 --no-tags https://github.com/IanBoyanZhang/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/719023444
git clone --depth 1 --no-tags https://github.com/taeho0311/my-project.git f:/verilog_sva_gh_scraper/data/full_repos/720628543
git clone --depth 1 --no-tags https://github.com/shrikantpatilvlsi/testing_git.git f:/verilog_sva_gh_scraper/data/full_repos/717889635
git clone --depth 1 --no-tags https://github.com/afasolino28/DAA_project.git f:/verilog_sva_gh_scraper/data/full_repos/719508583
git clone --depth 1 --no-tags https://github.com/afasolino28/ProjectEfabless.git f:/verilog_sva_gh_scraper/data/full_repos/719525094
git clone --depth 1 --no-tags https://github.com/afasolino28/Prova23.11.17.git f:/verilog_sva_gh_scraper/data/full_repos/719960054
git clone --depth 1 --no-tags https://github.com/lowry0502/SOC_LAB4-1.git f:/verilog_sva_gh_scraper/data/full_repos/721193377
git clone --depth 1 --no-tags https://github.com/kaveri307/Single-Port-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/722075505
git clone --depth 1 --no-tags https://github.com/shriyanschavan/HDL_codes.git f:/verilog_sva_gh_scraper/data/full_repos/722098463
git clone --depth 1 --no-tags https://github.com/devaka207/VLSI_minproj.git f:/verilog_sva_gh_scraper/data/full_repos/723005535
git clone --depth 1 --no-tags https://github.com/vachas23/Ring-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/723576782
git clone --depth 1 --no-tags https://github.com/vachas23/LED-SHIFTING.git f:/verilog_sva_gh_scraper/data/full_repos/723574147
git clone --depth 1 --no-tags https://github.com/Pavan2280/pes_binary_to_gray_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/722976112
git clone --depth 1 --no-tags https://github.com/Shubhashree359/jc_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/723691270
git clone --depth 1 --no-tags https://github.com/adamb0403/ELEC473_assignment1.git f:/verilog_sva_gh_scraper/data/full_repos/720074514
git clone --depth 1 --no-tags https://github.com/gafrust/Praktik_Fpga.git f:/verilog_sva_gh_scraper/data/full_repos/722152596
git clone --depth 1 --no-tags https://github.com/Gior-gio/ADC_LogiCompilation-gf180.git f:/verilog_sva_gh_scraper/data/full_repos/720283686
git clone --depth 1 --no-tags https://github.com/asi-f-khan/Cyclic-Round-Robin-Arbiter-for-Resource-Allocation.git f:/verilog_sva_gh_scraper/data/full_repos/722854597
git clone --depth 1 --no-tags https://github.com/sUhAs1011/Carry-Look-Ahead.git f:/verilog_sva_gh_scraper/data/full_repos/721749982
git clone --depth 1 --no-tags https://github.com/ericmaclean/4DigitPasscodelock.git f:/verilog_sva_gh_scraper/data/full_repos/722332924
git clone --depth 1 --no-tags https://github.com/RaymondMeng/encryption_caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/723608744
git clone --depth 1 --no-tags https://github.com/Jthater1/ReRAM_Crossbar_Project.git f:/verilog_sva_gh_scraper/data/full_repos/722335323
git clone --depth 1 --no-tags https://github.com/rebek-007/riscv-based-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/722532706
git clone --depth 1 --no-tags https://github.com/vanphuc1208/FIFO-with-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/716441279
git clone --depth 1 --no-tags https://github.com/hgrover19/ECE241_Home_Simulation_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/721815144
git clone --depth 1 --no-tags https://github.com/FrancoNB/ARQ_ICOMP_2023-TP_FINAL.git f:/verilog_sva_gh_scraper/data/full_repos/718286250
git clone --depth 1 --no-tags https://github.com/LittleBlackCQ/ECE3700J-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/716568376
git clone --depth 1 --no-tags https://github.com/dayadim/178-project.git f:/verilog_sva_gh_scraper/data/full_repos/723831579
git clone --depth 1 --no-tags https://github.com/EricW1118/SimpleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/718311167
git clone --depth 1 --no-tags https://github.com/rogeermv/UABC_PORFA.git f:/verilog_sva_gh_scraper/data/full_repos/717303313
git clone --depth 1 --no-tags https://github.com/shubhamparmar1/Verilog-Basics.git f:/verilog_sva_gh_scraper/data/full_repos/717304250
git clone --depth 1 --no-tags https://github.com/aignacio/pcie_example.git f:/verilog_sva_gh_scraper/data/full_repos/717399440
git clone --depth 1 --no-tags https://github.com/Adrian-Cespedes/arch_lab6.git f:/verilog_sva_gh_scraper/data/full_repos/717464769
git clone --depth 1 --no-tags https://github.com/AnantKamat12/PWM_shiftregister.git f:/verilog_sva_gh_scraper/data/full_repos/717214697
git clone --depth 1 --no-tags https://github.com/rui-fag/game_of_life_ip.git f:/verilog_sva_gh_scraper/data/full_repos/717632565
git clone --depth 1 --no-tags https://github.com/Shion-KR/Verilog_WEEK11.git f:/verilog_sva_gh_scraper/data/full_repos/717847748
git clone --depth 1 --no-tags https://github.com/muhammad-guluzade/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/717774610
git clone --depth 1 --no-tags https://github.com/gli38/Pipelined-Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/717969177
git clone --depth 1 --no-tags https://github.com/Linkspline/Low_Pass_Filter_System_Base_on_Anlu_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/718452415
git clone --depth 1 --no-tags https://github.com/adamrt27/ECE241_Synth.git f:/verilog_sva_gh_scraper/data/full_repos/717899783
git clone --depth 1 --no-tags https://github.com/ChSotiriou/riscv-from-scratch.git f:/verilog_sva_gh_scraper/data/full_repos/717380335
git clone --depth 1 --no-tags https://github.com/LPT0317/Steganography.git f:/verilog_sva_gh_scraper/data/full_repos/715965706
git clone --depth 1 --no-tags https://github.com/visionvlsi/Proj_Bhoj_AES_FPGA_2023.git f:/verilog_sva_gh_scraper/data/full_repos/723251274
git clone --depth 1 --no-tags https://github.com/Ranko1911/emtrega_2_EC.git f:/verilog_sva_gh_scraper/data/full_repos/718161027
git clone --depth 1 --no-tags https://github.com/aliceelenabucur140799/RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/716003020
git clone --depth 1 --no-tags https://github.com/fff1214/SOC-lab4-2.git f:/verilog_sva_gh_scraper/data/full_repos/720718864
git clone --depth 1 --no-tags https://github.com/Kai-Dun/AMBA_AXI.git f:/verilog_sva_gh_scraper/data/full_repos/720741635
git clone --depth 1 --no-tags https://github.com/Rasouli13/SingleCycle_Core.git f:/verilog_sva_gh_scraper/data/full_repos/721269976
git clone --depth 1 --no-tags https://github.com/afasolino28/ProjectProva.git f:/verilog_sva_gh_scraper/data/full_repos/719938966
git clone --depth 1 --no-tags https://github.com/Abdelmohsenn/Verilog_CalculatorProject.git f:/verilog_sva_gh_scraper/data/full_repos/720059735
git clone --depth 1 --no-tags https://github.com/shengnian6/PWM_LED.git f:/verilog_sva_gh_scraper/data/full_repos/719993825
git clone --depth 1 --no-tags https://github.com/AliMomtahen/Risk_V_Multy_C.git f:/verilog_sva_gh_scraper/data/full_repos/721675412
git clone --depth 1 --no-tags https://github.com/Anas2108/Verilog_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/721974704
git clone --depth 1 --no-tags https://github.com/ramdev604/half-adder.git f:/verilog_sva_gh_scraper/data/full_repos/720335625
git clone --depth 1 --no-tags https://github.com/kaveri307/Dual-Port-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/722984422
git clone --depth 1 --no-tags https://github.com/MohamedAKonsowa/Bank-queue-using-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/722542948
git clone --depth 1 --no-tags https://github.com/shreyakotagal/pes_graycode_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/722481692
git clone --depth 1 --no-tags https://github.com/anhnt060901/caravel_uniccas_example.git f:/verilog_sva_gh_scraper/data/full_repos/723030041
git clone --depth 1 --no-tags https://github.com/Akshay1000101/pes_sipo_akshay.git f:/verilog_sva_gh_scraper/data/full_repos/722858359
git clone --depth 1 --no-tags https://github.com/KKiranR/riscv_control_unit_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/719956266
git clone --depth 1 --no-tags https://github.com/Sameersinghere/lowpowercomparision.git f:/verilog_sva_gh_scraper/data/full_repos/722558098
git clone --depth 1 --no-tags https://github.com/StefoKV/test.git f:/verilog_sva_gh_scraper/data/full_repos/722316052
git clone --depth 1 --no-tags https://github.com/Noha-sherif12/I2c.git f:/verilog_sva_gh_scraper/data/full_repos/723190229
git clone --depth 1 --no-tags https://github.com/Srini-web/piso_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/722848242
git clone --depth 1 --no-tags https://github.com/Abhi9108865162/-freq_divider.git f:/verilog_sva_gh_scraper/data/full_repos/723593240
git clone --depth 1 --no-tags https://github.com/Nado15/Tri-State-Buffer-Bus.git f:/verilog_sva_gh_scraper/data/full_repos/720796143
git clone --depth 1 --no-tags https://github.com/dtantalidis2002/vdatp.git f:/verilog_sva_gh_scraper/data/full_repos/723855780
git clone --depth 1 --no-tags https://github.com/MuhammadWamiq003/UART.git f:/verilog_sva_gh_scraper/data/full_repos/718595791
git clone --depth 1 --no-tags https://github.com/henryshy/fpga-exps.git f:/verilog_sva_gh_scraper/data/full_repos/718059260
git clone --depth 1 --no-tags https://github.com/AndrewDoucet/S-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/720899208
git clone --depth 1 --no-tags https://github.com/daveho/icevga2.git f:/verilog_sva_gh_scraper/data/full_repos/723182648
git clone --depth 1 --no-tags https://github.com/jpowell24/learningVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/722625658
git clone --depth 1 --no-tags https://github.com/samuelcwait/ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/716291783
git clone --depth 1 --no-tags https://github.com/zhhangBian/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/722425211
git clone --depth 1 --no-tags https://github.com/Invisiphantom/Verilog-Table.git f:/verilog_sva_gh_scraper/data/full_repos/719901089
git clone --depth 1 --no-tags https://github.com/emaarnolfo/UART_Module.git f:/verilog_sva_gh_scraper/data/full_repos/716809133
git clone --depth 1 --no-tags https://github.com/rogeermv/prueba_777.git f:/verilog_sva_gh_scraper/data/full_repos/717310114
