#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed May 24 20:52:54 2023
# Process ID: 14160
# Current directory: C:/Users/mehme/Documents/Lab9
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16872 C:\Users\mehme\Documents\Lab9\lab_9.xpr
# Log file: C:/Users/mehme/Documents/Lab9/vivado.log
# Journal file: C:/Users/mehme/Documents/Lab9\vivado.jou
# Running On: MG, OS: Windows, CPU Frequency: 3800 MHz, CPU Physical cores: 16, Host memory: 34266 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Users/mehme/Documents/Lab9/lab_9.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/mehgul/LabVivado/Lab9_student' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'lab_9.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
upgrade_project -migrate_output_products
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 20:53:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/mehme/Documents/Lab9/lab_9.runs/synth_1/runme.log
[Wed May 24 20:53:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/mehme/Documents/Lab9/lab_9.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mehme/Documents/Lab9/lab_9.runs/synth_1

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MIPS_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/insmem_h.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/datamem_h.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/reg_half_synthmodel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_half
INFO: [VRFC 10-311] analyzing module reg_half_dist_mem_gen_v4_1_xst_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'DATA' [C:/Users/mehme/Documents/Lab9/MIPS_test.v:64]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'WD3' [C:/Users/mehme/Documents/Lab9/MIPS.v:111]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'aluop' [C:/Users/mehme/Documents/Lab9/MIPS.v:132]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'shamt' [C:/Users/mehme/Documents/Lab9/MIPS.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module unisims_ver.GND
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.reg_half_dist_mem_gen_v4_1_xst_1
Compiling module xil_defaultlib.reg_half
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.MIPS_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_test_behav -key {Behavioral:sim_1:Functional:MIPS_test} -tclbatch {MIPS_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source MIPS_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20us
$stop called at time : 1160 ns : File "C:/Users/mehme/Documents/Lab9/MIPS_test.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2924.383 ; gain = 22.691
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MIPS_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/insmem_h.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/datamem_h.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/reg_half_synthmodel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_half
INFO: [VRFC 10-311] analyzing module reg_half_dist_mem_gen_v4_1_xst_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'DATA' [C:/Users/mehme/Documents/Lab9/MIPS_test.v:64]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'aluop' [C:/Users/mehme/Documents/Lab9/MIPS.v:132]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'shamt' [C:/Users/mehme/Documents/Lab9/MIPS.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'result' [C:/Users/mehme/Documents/Lab9/MIPS.v:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module unisims_ver.GND
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.reg_half_dist_mem_gen_v4_1_xst_1
Compiling module xil_defaultlib.reg_half
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.MIPS_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_test_behav -key {Behavioral:sim_1:Functional:MIPS_test} -tclbatch {MIPS_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source MIPS_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20us
$stop called at time : 1160 ns : File "C:/Users/mehme/Documents/Lab9/MIPS_test.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2956.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MIPS_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/insmem_h.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/datamem_h.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/reg_half_synthmodel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_half
INFO: [VRFC 10-311] analyzing module reg_half_dist_mem_gen_v4_1_xst_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'aluop' [C:/Users/mehme/Documents/Lab9/MIPS.v:132]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'shamt' [C:/Users/mehme/Documents/Lab9/MIPS.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'result' [C:/Users/mehme/Documents/Lab9/MIPS.v:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module unisims_ver.GND
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.reg_half_dist_mem_gen_v4_1_xst_1
Compiling module xil_defaultlib.reg_half
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.MIPS_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_test_behav -key {Behavioral:sim_1:Functional:MIPS_test} -tclbatch {MIPS_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source MIPS_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20us
$stop called at time : 1160 ns : File "C:/Users/mehme/Documents/Lab9/MIPS_test.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2956.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MIPS_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/insmem_h.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/datamem_h.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/reg_half_synthmodel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_half
INFO: [VRFC 10-311] analyzing module reg_half_dist_mem_gen_v4_1_xst_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'aluop' [C:/Users/mehme/Documents/Lab9/MIPS.v:132]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'shamt' [C:/Users/mehme/Documents/Lab9/MIPS.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'result' [C:/Users/mehme/Documents/Lab9/MIPS.v:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module unisims_ver.GND
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.reg_half_dist_mem_gen_v4_1_xst_1
Compiling module xil_defaultlib.reg_half
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.MIPS_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_test_behav -key {Behavioral:sim_1:Functional:MIPS_test} -tclbatch {MIPS_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source MIPS_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20us
$stop called at time : 1160 ns : File "C:/Users/mehme/Documents/Lab9/MIPS_test.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2956.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MIPS_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/insmem_h.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/datamem_h.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/reg_half_synthmodel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_half
INFO: [VRFC 10-311] analyzing module reg_half_dist_mem_gen_v4_1_xst_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'aluop' [C:/Users/mehme/Documents/Lab9/MIPS.v:132]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'shamt' [C:/Users/mehme/Documents/Lab9/MIPS.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'result' [C:/Users/mehme/Documents/Lab9/MIPS.v:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module unisims_ver.GND
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.reg_half_dist_mem_gen_v4_1_xst_1
Compiling module xil_defaultlib.reg_half
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.MIPS_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_test_behav -key {Behavioral:sim_1:Functional:MIPS_test} -tclbatch {MIPS_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source MIPS_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20us
$stop called at time : 1160 ns : File "C:/Users/mehme/Documents/Lab9/MIPS_test.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2956.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MIPS_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/insmem_h.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/datamem_h.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/reg_half_synthmodel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_half
INFO: [VRFC 10-311] analyzing module reg_half_dist_mem_gen_v4_1_xst_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'aluop' [C:/Users/mehme/Documents/Lab9/MIPS.v:132]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'shamt' [C:/Users/mehme/Documents/Lab9/MIPS.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'result' [C:/Users/mehme/Documents/Lab9/MIPS.v:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module unisims_ver.GND
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.reg_half_dist_mem_gen_v4_1_xst_1
Compiling module xil_defaultlib.reg_half
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.MIPS_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_test_behav -key {Behavioral:sim_1:Functional:MIPS_test} -tclbatch {MIPS_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source MIPS_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20us
$stop called at time : 1160 ns : File "C:/Users/mehme/Documents/Lab9/MIPS_test.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3515.250 ; gain = 0.980
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MIPS_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/insmem_h.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/datamem_h.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/reg_half_synthmodel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_half
INFO: [VRFC 10-311] analyzing module reg_half_dist_mem_gen_v4_1_xst_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'aluop' [C:/Users/mehme/Documents/Lab9/MIPS.v:132]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'shamt' [C:/Users/mehme/Documents/Lab9/MIPS.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'result' [C:/Users/mehme/Documents/Lab9/MIPS.v:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module unisims_ver.GND
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.reg_half_dist_mem_gen_v4_1_xst_1
Compiling module xil_defaultlib.reg_half
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.MIPS_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_test_behav -key {Behavioral:sim_1:Functional:MIPS_test} -tclbatch {MIPS_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source MIPS_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20us
$stop called at time : 1160 ns : File "C:/Users/mehme/Documents/Lab9/MIPS_test.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3515.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MIPS_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/insmem_h.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/datamem_h.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/reg_half_synthmodel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_half
INFO: [VRFC 10-311] analyzing module reg_half_dist_mem_gen_v4_1_xst_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'aluop' [C:/Users/mehme/Documents/Lab9/MIPS.v:132]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'shamt' [C:/Users/mehme/Documents/Lab9/MIPS.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module unisims_ver.GND
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.reg_half_dist_mem_gen_v4_1_xst_1
Compiling module xil_defaultlib.reg_half
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.MIPS_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_test_behav -key {Behavioral:sim_1:Functional:MIPS_test} -tclbatch {MIPS_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source MIPS_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20us
$stop called at time : 1160 ns : File "C:/Users/mehme/Documents/Lab9/MIPS_test.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3515.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MIPS_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/insmem_h.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/datamem_h.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/reg_half_synthmodel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_half
INFO: [VRFC 10-311] analyzing module reg_half_dist_mem_gen_v4_1_xst_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'shamt' [C:/Users/mehme/Documents/Lab9/MIPS.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module unisims_ver.GND
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.reg_half_dist_mem_gen_v4_1_xst_1
Compiling module xil_defaultlib.reg_half
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.MIPS_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_test_behav -key {Behavioral:sim_1:Functional:MIPS_test} -tclbatch {MIPS_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source MIPS_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20us
$stop called at time : 1160 ns : File "C:/Users/mehme/Documents/Lab9/MIPS_test.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3515.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MIPS_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/insmem_h.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/datamem_h.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/reg_half_synthmodel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_half
INFO: [VRFC 10-311] analyzing module reg_half_dist_mem_gen_v4_1_xst_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'shamt' [C:/Users/mehme/Documents/Lab9/MIPS.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module unisims_ver.GND
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.reg_half_dist_mem_gen_v4_1_xst_1
Compiling module xil_defaultlib.reg_half
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.MIPS_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_test_behav -key {Behavioral:sim_1:Functional:MIPS_test} -tclbatch {MIPS_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source MIPS_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20us
$stop called at time : 1160 ns : File "C:/Users/mehme/Documents/Lab9/MIPS_test.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3515.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MIPS_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/insmem_h.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/datamem_h.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/reg_half_synthmodel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_half
INFO: [VRFC 10-311] analyzing module reg_half_dist_mem_gen_v4_1_xst_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'shamt' [C:/Users/mehme/Documents/Lab9/MIPS.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module unisims_ver.GND
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.reg_half_dist_mem_gen_v4_1_xst_1
Compiling module xil_defaultlib.reg_half
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.MIPS_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_test_behav -key {Behavioral:sim_1:Functional:MIPS_test} -tclbatch {MIPS_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source MIPS_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20us
$stop called at time : 1160 ns : File "C:/Users/mehme/Documents/Lab9/MIPS_test.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3521.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MIPS_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/insmem_h.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/datamem_h.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/reg_half_synthmodel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_half
INFO: [VRFC 10-311] analyzing module reg_half_dist_mem_gen_v4_1_xst_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'shamt' [C:/Users/mehme/Documents/Lab9/MIPS.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module unisims_ver.GND
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.reg_half_dist_mem_gen_v4_1_xst_1
Compiling module xil_defaultlib.reg_half
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.MIPS_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_test_behav -key {Behavioral:sim_1:Functional:MIPS_test} -tclbatch {MIPS_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source MIPS_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20us
$stop called at time : 1160 ns : File "C:/Users/mehme/Documents/Lab9/MIPS_test.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3521.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MIPS_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/insmem_h.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/datamem_h.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/reg_half_synthmodel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_half
INFO: [VRFC 10-311] analyzing module reg_half_dist_mem_gen_v4_1_xst_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'shamt' [C:/Users/mehme/Documents/Lab9/MIPS.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module unisims_ver.GND
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.reg_half_dist_mem_gen_v4_1_xst_1
Compiling module xil_defaultlib.reg_half
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.MIPS_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_test_behav -key {Behavioral:sim_1:Functional:MIPS_test} -tclbatch {MIPS_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source MIPS_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20us
$stop called at time : 1160 ns : File "C:/Users/mehme/Documents/Lab9/MIPS_test.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3521.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MIPS_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/insmem_h.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/datamem_h.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/reg_half_synthmodel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_half
INFO: [VRFC 10-311] analyzing module reg_half_dist_mem_gen_v4_1_xst_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'shamt' [C:/Users/mehme/Documents/Lab9/MIPS.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module unisims_ver.GND
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.reg_half_dist_mem_gen_v4_1_xst_1
Compiling module xil_defaultlib.reg_half
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.MIPS_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_test_behav -key {Behavioral:sim_1:Functional:MIPS_test} -tclbatch {MIPS_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source MIPS_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20us
$stop called at time : 1160 ns : File "C:/Users/mehme/Documents/Lab9/MIPS_test.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3526.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MIPS_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/insmem_h.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/datamem_h.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/reg_half_synthmodel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_half
INFO: [VRFC 10-311] analyzing module reg_half_dist_mem_gen_v4_1_xst_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'shamt' [C:/Users/mehme/Documents/Lab9/MIPS.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module unisims_ver.GND
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.reg_half_dist_mem_gen_v4_1_xst_1
Compiling module xil_defaultlib.reg_half
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.MIPS_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_test_behav -key {Behavioral:sim_1:Functional:MIPS_test} -tclbatch {MIPS_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source MIPS_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20us
$stop called at time : 1160 ns : File "C:/Users/mehme/Documents/Lab9/MIPS_test.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3526.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MIPS_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/insmem_h.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim/datamem_h.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/reg_half_synthmodel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_half
INFO: [VRFC 10-311] analyzing module reg_half_dist_mem_gen_v4_1_xst_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehme/Documents/Lab9/MIPS_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'shamt' [C:/Users/mehme/Documents/Lab9/MIPS.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module unisims_ver.GND
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.reg_half_dist_mem_gen_v4_1_xst_1
Compiling module xil_defaultlib.reg_half
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.MIPS_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mehme/Documents/Lab9/lab_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_test_behav -key {Behavioral:sim_1:Functional:MIPS_test} -tclbatch {MIPS_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source MIPS_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20us
$stop called at time : 1160 ns : File "C:/Users/mehme/Documents/Lab9/MIPS_test.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3526.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 24 23:33:34 2023...
