$date
	Tue Jan 27 11:30:28 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_overlap $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var reg 2 % next_state [1:0] $end
$var reg 2 & state [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
0$
1#
0"
0!
$end
#5
b0 %
b0 &
1"
#10
0"
#15
1"
#20
b1 %
0"
1$
0#
#25
b1 &
1"
#30
b10 %
0"
0$
#35
b0 %
b10 &
1"
#40
b11 %
0"
1$
#45
1!
b1 %
b11 &
1"
#50
0"
#55
0!
b1 &
1"
#60
b10 %
0"
0$
#65
b0 %
b10 &
1"
#70
b11 %
0"
1$
#75
1!
b1 %
b11 &
1"
#80
0"
#85
0!
b1 &
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
