// Seed: 3172215227
module module_0 (
    output supply1 id_0,
    input wor id_1,
    output wand id_2,
    output wand id_3,
    input wand id_4
);
  wire id_6;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd35,
    parameter id_2  = 32'd8,
    parameter id_8  = 32'd62
) (
    output wor id_0[id_2 : -1],
    input wire id_1,
    input wand _id_2,
    input wand id_3,
    input tri0 id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri id_7,
    output supply1 _id_8,
    input tri1 id_9
    , id_14,
    input supply1 void id_10,
    input wand id_11,
    output wor id_12
);
  logic _id_15;
  logic id_16;
  ;
  logic id_17;
  wire id_18, id_19[id_2 : (  id_8  |  1  +  -1 'b0 )  &  id_15];
  module_0 modCall_1 (
      id_0,
      id_10,
      id_0,
      id_0,
      id_1
  );
endmodule
