{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511208755886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511208755892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 14:12:35 2017 " "Processing started: Mon Nov 20 14:12:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511208755892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511208755892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_task3 -c ring_count_3bit_sys " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_task3 -c ring_count_3bit_sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511208755892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511208761207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511208761208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g:/ece 370/clock divider/divide_by_50_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g:/ece 370/clock divider/divide_by_50_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_by_50_counter-behavior " "Found design unit 1: divide_by_50_counter-behavior" {  } { { "G:/ECE 370/Clock Divider/divide_by_50_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_50_counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511208779736 ""} { "Info" "ISGN_ENTITY_NAME" "1 divide_by_50_counter " "Found entity 1: divide_by_50_counter" {  } { { "G:/ECE 370/Clock Divider/divide_by_50_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_50_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511208779736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511208779736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g:/ece 370/clock divider/divide_by_10_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g:/ece 370/clock divider/divide_by_10_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_by_10_counter-behavior " "Found design unit 1: divide_by_10_counter-behavior" {  } { { "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511208779836 ""} { "Info" "ISGN_ENTITY_NAME" "1 divide_by_10_counter " "Found entity 1: divide_by_10_counter" {  } { { "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511208779836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511208779836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g:/ece 370/clock divider/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g:/ece 370/clock divider/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-behavior " "Found design unit 1: clock_divider-behavior" {  } { { "G:/ECE 370/Clock Divider/clock_divider.vhd" "" { Text "G:/ECE 370/Clock Divider/clock_divider.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511208779939 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "G:/ECE 370/Clock Divider/clock_divider.vhd" "" { Text "G:/ECE 370/Clock Divider/clock_divider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511208779939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511208779939 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" ring_count_nbit.vhd(45) " "VHDL syntax error at ring_count_nbit.vhd(45) near text \"PROCESS\";  expecting \"if\"" {  } { { "../task 2/ring_count_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 8/task 2/ring_count_nbit.vhd" 45 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511208780039 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ARCHITECTURE\";  expecting \"if\" ring_count_nbit.vhd(49) " "VHDL syntax error at ring_count_nbit.vhd(49) near text \"ARCHITECTURE\";  expecting \"if\"" {  } { { "../task 2/ring_count_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 8/task 2/ring_count_nbit.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511208780039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece 370/ece 370 github/lab 8/task 2/ring_count_nbit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /ece 370/ece 370 github/lab 8/task 2/ring_count_nbit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511208780049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_count_3bit_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_count_3bit_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_count_3bit_sys-structure " "Found design unit 1: ring_count_3bit_sys-structure" {  } { { "ring_count_3bit_sys.vhd" "" { Text "H:/ece 370/ece 370 github/lab 8/task 3/ring_count_3bit_sys.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511208780149 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_count_3bit_sys " "Found entity 1: ring_count_3bit_sys" {  } { { "ring_count_3bit_sys.vhd" "" { Text "H:/ece 370/ece 370 github/lab 8/task 3/ring_count_3bit_sys.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511208780149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511208780149 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "641 " "Peak virtual memory: 641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511208780621 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 20 14:13:00 2017 " "Processing ended: Mon Nov 20 14:13:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511208780621 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511208780621 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511208780621 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511208780621 ""}
