EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# 3
#
DEF 3 U 0 40 Y Y 1 F N
F0 "U" -350 -50 60 H V C CNN
F1 "3" -250 -50 60 H V C CNN
F2 "" -50 -50 60 H I C CNN
F3 "" -50 -50 60 H I C CNN
DRAW
X Test 1 100 200 200 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# EZR32HG320F32R55G
#
DEF EZR32HG320F32R55G U 0 40 Y Y 3 L N
F0 "U" 100 -50 60 H V C CNN
F1 "EZR32HG320F32R55G" 500 -150 60 H V C CNN
F2 "" -350 0 60 H I C CNN
F3 "" -350 0 60 H I C CNN
DRAW
T 0 700 750 60 0 1 1 Analog Normal 0 C C
T 0 700 1350 60 0 1 1 Core Normal 0 C C
T 0 700 450 60 0 1 1 IO Normal 0 C C
T 0 700 1000 60 0 1 1 Transceiver Normal 0 C C
T 0 550 250 60 0 1 1 USB Normal 0 C C
S 0 300 1150 200 1 1 0 N
S 0 550 1150 350 1 1 0 N
S 0 850 1150 650 1 1 0 N
S 0 1100 1150 900 1 1 0 N
S 0 1500 1150 1200 1 1 0 N
S 0 1550 1150 0 1 1 0 f
X IOVDD_5 6 -200 400 200 R 50 50 1 1 W
X VDD_DREG 40 -200 1300 200 R 50 50 1 1 W
X AVDD_1 31 -200 700 200 R 50 50 1 1 W
X DCOUPLE 41 -200 1400 200 R 50 50 1 1 W
X RFVDD_2 22 -200 950 200 R 50 50 1 1 W
X RFVDD_1 24 -200 1050 200 R 50 50 1 1 W
X IOVDD_1 34 -200 500 200 R 50 50 1 1 W
X AVDD_0 35 -200 800 200 R 50 50 1 1 W
X USB_VREGI 45 -200 250 200 R 50 50 1 1 W
X USB_VREGO 46 1350 250 200 L 50 50 1 1 w
X VSS PAD -200 100 200 R 50 50 1 1 W
S 0 3400 5450 0 2 1 0 f
X PF0/TIM0_CC0_#5/LEU0_TX_#3_I2C0_SDA_#5/DBG_SWCLK_#0 1 -200 3050 200 R 50 50 2 1 B
X PF1/TIM0_CC1_#5/LEU0_RX_#3/I2C0_SCL_#5/DBG_SWDIO_#0/GPIO_EM4WU3 2 -200 2950 200 R 50 50 2 1 B
X PF2/TIM0_CC2_#5/6_TIM2_CC0_#3/LEU0_TX_#4/CMU_CLK0_#3/PRS_CH0_#3/GPIO_EM4WU4 3 -200 2850 200 R 50 50 2 1 B
X PF3/TIM0_CDTI0_#5/PRS_CH0_#1 4 -200 2750 200 R 50 50 2 1 B
X PF4/TIM0_CDTI1_#5/PRS_CH1_#1 5 -200 2650 200 R 50 50 2 1 B
X PE10/TIM1_CC0_#1/US0_TX_#0/PRS_CH2_#2 7 -200 2450 200 R 50 50 2 1 B
X PE11/TIM1_CC1_#1/US0_RX_#0/PRS_CH3_#2 8 -200 2350 200 R 50 50 2 1 B
X PE12/ADC0_CH0/TIM1_CC2_#1/TIM2_CC1_#3/US0_RX_#3/US0_CLK_#0/6_I2C0_SDA_#6/CMU_CLK1_#2/PRS_CH1_#3 9 -200 2250 200 R 50 50 2 1 B
X PE13/ADC0_CH1/TIM2_CC2_#3/US0_TX_#3/US0_CS_#0/6_I2C0_SCL_#6/PRS_CH2_#3/GPIO_EM4WU5 10 -200 2150 200 R 50 50 2 1 B
X PB11/IDAC0_OUT/TIM1_CC2_#3/PCNT0_S1IN_#4/CMU_CLK1_#3 30 -200 1450 200 R 50 50 2 1 B
X PA0/TIM0_CC1_#6/TIM0_CC0_#0/1/4_PCNT0_S0IN_#4/USB_DMPU_#0/LEU0_RX_#4/I2C0_SDA_#0/PRS_CH0/#0_PRS_CH3/#3_GPIO_EM4WU0 11 -200 1950 200 R 50 50 2 1 B
X PA1/TIM0_CC0_#6/TIM0_CC1_#0/1/I2C0_SCL_#0/CMU_CLK1_#0/PRS_CH1_#0 12 -200 1850 200 R 50 50 2 1 B
X PB13/HFXTAL_P/US0_CLK_#4/5_LEU0_TX_#1 32 -200 1350 200 R 50 50 2 1 B
X PC8/TIM2_CC0_#2/US0_CS_#2 42 -200 550 200 R 50 50 2 1 B
X PB14/HFXTAL_N/US0_CS_#4/5_LEU0_RX_#1 33 -200 1250 200 R 50 50 2 1 B
X PC9/TIM2_CC1_#2/US0_CLK_#2/GPIO_EM4WU2 43 -200 450 200 R 50 50 2 1 B
X PC10/TIM2_CC2_#2/US0_RX_#2 44 -200 350 200 R 50 50 2 1 B
X PD4/ADC0_CH4/LEU0_TX_#0 36 -200 1050 200 R 50 50 2 1 B
X PB7/LFXTAL_P/TIM1_CC0_#3/US0_TX_#4 27 -200 1650 200 R 50 50 2 1 B
X PD5/ADC0_CH5/LEU0_RX_#0 37 -200 950 200 R 50 50 2 1 B
X PC14/TIM0_CDTI1_#1/6_TIM1_CC1_#0_PCNT0_S1IN_#0/US0_CS_#3_LEU0_TX_#5_USB_DM/PRS_CH0_#2 47 -200 250 200 R 50 50 2 1 B
X PB8/LFXTAL_N/TIM1_CC1_#3/US0_RX_#4 28 -200 1550 200 R 50 50 2 1 B
X PD6/ADC0_CH6/TIM1_CC0_#4/PCNT0_S0IN_#3/USRF1_RX_#2/I2C0_SDA_#1/BOOT_RX 38 -200 850 200 R 50 50 2 1 B
X PC15/TIM0_CDTI2_#1/6_TIM1_CC2_#0/US0_CLK_#3_LEU0_RX_#5_USB_DP/PRS_CH1_#2 48 -200 150 200 R 50 50 2 1 B
X ~RESET 29 -200 3250 200 R 50 50 2 1 I
X PD7/ADC0_CH7/TIM1_CC1_#4/PCNT0_S1IN_#3/USRF1_TX_#2/I2C0_SCL_#1/CMU_CLK0_#2/BOOT_TX 39 -200 750 200 R 50 50 2 1 B
S 950 0 0 900 3 1 0 f
X TX_13/16/20 20 1150 750 200 L 50 50 3 1 C
X GND/DualTX_20 21 1150 650 200 L 50 50 3 1 O
X XOUT 13 1150 200 200 L 50 50 3 1 O
X TXRAMP 23 1150 550 200 L 50 50 3 1 O
X XIN 14 1150 100 200 L 50 50 3 1 I
X GPIO2 15 -200 200 200 R 50 50 3 1 B
X GPIO0 25 -200 400 200 R 50 50 3 1 B
X GPIO3 16 -200 100 200 R 50 50 3 1 B
X GPIO1 26 -200 300 200 R 50 50 3 1 B
X RXP 18 -200 750 200 R 50 50 3 1 I
X RXN 19 -200 650 200 R 50 50 3 1 I
ENDDRAW
ENDDEF
#
#End Library
