; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_native_group_norm_relu_12(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %10 = shl i32 %9, 10, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = shl i32 %11, 2, !dbg !12
  %13 = and i32 %12, 508, !dbg !12
  %14 = or disjoint i32 %10, %13, !dbg !13
  %15 = or disjoint i32 %14, 512, !dbg !13
  %16 = sdiv i32 %14, 32768, !dbg !14
  %17 = sdiv i32 %15, 32768, !dbg !14
  %18 = srem i32 %16, 64, !dbg !15
  %19 = srem i32 %17, 64, !dbg !15
  %20 = sext i32 %14 to i64, !dbg !16
  %21 = getelementptr float, ptr addrspace(1) %0, i64 %20, !dbg !16
  %22 = sext i32 %15 to i64, !dbg !16
  %23 = getelementptr float, ptr addrspace(1) %0, i64 %22, !dbg !16
  %24 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %21, i1 true) #3, !dbg !17
  %25 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %23, i1 true) #3, !dbg !17
  %26 = getelementptr float, ptr addrspace(1) %1, i64 %20, !dbg !18
  %27 = getelementptr float, ptr addrspace(1) %1, i64 %22, !dbg !18
  %28 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %26, i1 true) #3, !dbg !19
  %29 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %27, i1 true) #3, !dbg !19
  %30 = sdiv i32 %14, 262144, !dbg !20
  %31 = sdiv i32 %15, 262144, !dbg !20
  %32 = sext i32 %30 to i64, !dbg !21
  %33 = getelementptr float, ptr addrspace(1) %2, i64 %32, !dbg !21
  %34 = sext i32 %31 to i64, !dbg !21
  %35 = getelementptr float, ptr addrspace(1) %2, i64 %34, !dbg !21
  %36 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %33, i1 true) #3, !dbg !22
  %37 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %33, i1 true) #3, !dbg !22
  %38 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %33, i1 true) #3, !dbg !22
  %39 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %33, i1 true) #3, !dbg !22
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 true) #3, !dbg !22
  %41 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 true) #3, !dbg !22
  %42 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 true) #3, !dbg !22
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 true) #3, !dbg !22
  %44 = getelementptr float, ptr addrspace(1) %3, i64 %32, !dbg !23
  %45 = getelementptr float, ptr addrspace(1) %3, i64 %34, !dbg !23
  %46 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %44, i1 true) #3, !dbg !24
  %47 = bitcast i32 %46 to float, !dbg !24
  %48 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %44, i1 true) #3, !dbg !24
  %49 = bitcast i32 %48 to float, !dbg !24
  %50 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %44, i1 true) #3, !dbg !24
  %51 = bitcast i32 %50 to float, !dbg !24
  %52 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %44, i1 true) #3, !dbg !24
  %53 = bitcast i32 %52 to float, !dbg !24
  %54 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %45, i1 true) #3, !dbg !24
  %55 = bitcast i32 %54 to float, !dbg !24
  %56 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %45, i1 true) #3, !dbg !24
  %57 = bitcast i32 %56 to float, !dbg !24
  %58 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %45, i1 true) #3, !dbg !24
  %59 = bitcast i32 %58 to float, !dbg !24
  %60 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %45, i1 true) #3, !dbg !24
  %61 = bitcast i32 %60 to float, !dbg !24
  %62 = sext i32 %18 to i64, !dbg !25
  %63 = getelementptr float, ptr addrspace(1) %4, i64 %62, !dbg !25
  %64 = sext i32 %19 to i64, !dbg !25
  %65 = getelementptr float, ptr addrspace(1) %4, i64 %64, !dbg !25
  %66 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %63, i1 true) #3, !dbg !26
  %67 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %63, i1 true) #3, !dbg !26
  %68 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %63, i1 true) #3, !dbg !26
  %69 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %63, i1 true) #3, !dbg !26
  %70 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %65, i1 true) #3, !dbg !26
  %71 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %65, i1 true) #3, !dbg !26
  %72 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %65, i1 true) #3, !dbg !26
  %73 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %65, i1 true) #3, !dbg !26
  %74 = getelementptr float, ptr addrspace(1) %5, i64 %62, !dbg !27
  %75 = getelementptr float, ptr addrspace(1) %5, i64 %64, !dbg !27
  %76 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %74, i1 true) #3, !dbg !28
  %77 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %74, i1 true) #3, !dbg !28
  %78 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %74, i1 true) #3, !dbg !28
  %79 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %74, i1 true) #3, !dbg !28
  %80 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %75, i1 true) #3, !dbg !28
  %81 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %75, i1 true) #3, !dbg !28
  %82 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %75, i1 true) #3, !dbg !28
  %83 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %75, i1 true) #3, !dbg !28
  %84 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %47, float 2.621440e+05) #3, !dbg !29
  %85 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %49, float 2.621440e+05) #3, !dbg !29
  %86 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %51, float 2.621440e+05) #3, !dbg !29
  %87 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %53, float 2.621440e+05) #3, !dbg !29
  %88 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %55, float 2.621440e+05) #3, !dbg !29
  %89 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %57, float 2.621440e+05) #3, !dbg !29
  %90 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %59, float 2.621440e+05) #3, !dbg !29
  %91 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %61, float 2.621440e+05) #3, !dbg !29
  %92 = fadd float %84, 0x3EE4F8B580000000, !dbg !30
  %93 = fadd float %85, 0x3EE4F8B580000000, !dbg !30
  %94 = fadd float %86, 0x3EE4F8B580000000, !dbg !30
  %95 = fadd float %87, 0x3EE4F8B580000000, !dbg !30
  %96 = fadd float %88, 0x3EE4F8B580000000, !dbg !30
  %97 = fadd float %89, 0x3EE4F8B580000000, !dbg !30
  %98 = fadd float %90, 0x3EE4F8B580000000, !dbg !30
  %99 = fadd float %91, 0x3EE4F8B580000000, !dbg !30
  %100 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !31
  %.not.i = icmp eq i32 %100, 0, !dbg !31
  br i1 %.not.i, label %103, label %101, !dbg !31

101:                                              ; preds = %8
  %102 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %92), !dbg !31
  br label %__nv_rsqrtf.exit, !dbg !31

103:                                              ; preds = %8
  %104 = tail call float @llvm.nvvm.rsqrt.approx.f(float %92), !dbg !31
  br label %__nv_rsqrtf.exit, !dbg !31

__nv_rsqrtf.exit:                                 ; preds = %101, %103
  %.0.i = phi float [ %102, %101 ], [ %104, %103 ], !dbg !31
  %105 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !31
  %.not.i1 = icmp eq i32 %105, 0, !dbg !31
  br i1 %.not.i1, label %108, label %106, !dbg !31

106:                                              ; preds = %__nv_rsqrtf.exit
  %107 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %93), !dbg !31
  br label %__nv_rsqrtf.exit3, !dbg !31

108:                                              ; preds = %__nv_rsqrtf.exit
  %109 = tail call float @llvm.nvvm.rsqrt.approx.f(float %93), !dbg !31
  br label %__nv_rsqrtf.exit3, !dbg !31

__nv_rsqrtf.exit3:                                ; preds = %106, %108
  %.0.i2 = phi float [ %107, %106 ], [ %109, %108 ], !dbg !31
  %110 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !31
  %.not.i4 = icmp eq i32 %110, 0, !dbg !31
  br i1 %.not.i4, label %113, label %111, !dbg !31

111:                                              ; preds = %__nv_rsqrtf.exit3
  %112 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %94), !dbg !31
  br label %__nv_rsqrtf.exit6, !dbg !31

113:                                              ; preds = %__nv_rsqrtf.exit3
  %114 = tail call float @llvm.nvvm.rsqrt.approx.f(float %94), !dbg !31
  br label %__nv_rsqrtf.exit6, !dbg !31

__nv_rsqrtf.exit6:                                ; preds = %111, %113
  %.0.i5 = phi float [ %112, %111 ], [ %114, %113 ], !dbg !31
  %115 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !31
  %.not.i7 = icmp eq i32 %115, 0, !dbg !31
  br i1 %.not.i7, label %118, label %116, !dbg !31

116:                                              ; preds = %__nv_rsqrtf.exit6
  %117 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %95), !dbg !31
  br label %__nv_rsqrtf.exit9, !dbg !31

118:                                              ; preds = %__nv_rsqrtf.exit6
  %119 = tail call float @llvm.nvvm.rsqrt.approx.f(float %95), !dbg !31
  br label %__nv_rsqrtf.exit9, !dbg !31

__nv_rsqrtf.exit9:                                ; preds = %116, %118
  %.0.i8 = phi float [ %117, %116 ], [ %119, %118 ], !dbg !31
  %120 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !31
  %.not.i10 = icmp eq i32 %120, 0, !dbg !31
  br i1 %.not.i10, label %123, label %121, !dbg !31

121:                                              ; preds = %__nv_rsqrtf.exit9
  %122 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %96), !dbg !31
  br label %__nv_rsqrtf.exit12, !dbg !31

123:                                              ; preds = %__nv_rsqrtf.exit9
  %124 = tail call float @llvm.nvvm.rsqrt.approx.f(float %96), !dbg !31
  br label %__nv_rsqrtf.exit12, !dbg !31

__nv_rsqrtf.exit12:                               ; preds = %121, %123
  %.0.i11 = phi float [ %122, %121 ], [ %124, %123 ], !dbg !31
  %125 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !31
  %.not.i13 = icmp eq i32 %125, 0, !dbg !31
  br i1 %.not.i13, label %128, label %126, !dbg !31

126:                                              ; preds = %__nv_rsqrtf.exit12
  %127 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %97), !dbg !31
  br label %__nv_rsqrtf.exit15, !dbg !31

128:                                              ; preds = %__nv_rsqrtf.exit12
  %129 = tail call float @llvm.nvvm.rsqrt.approx.f(float %97), !dbg !31
  br label %__nv_rsqrtf.exit15, !dbg !31

__nv_rsqrtf.exit15:                               ; preds = %126, %128
  %.0.i14 = phi float [ %127, %126 ], [ %129, %128 ], !dbg !31
  %130 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !31
  %.not.i16 = icmp eq i32 %130, 0, !dbg !31
  br i1 %.not.i16, label %133, label %131, !dbg !31

131:                                              ; preds = %__nv_rsqrtf.exit15
  %132 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %98), !dbg !31
  br label %__nv_rsqrtf.exit18, !dbg !31

133:                                              ; preds = %__nv_rsqrtf.exit15
  %134 = tail call float @llvm.nvvm.rsqrt.approx.f(float %98), !dbg !31
  br label %__nv_rsqrtf.exit18, !dbg !31

__nv_rsqrtf.exit18:                               ; preds = %131, %133
  %.0.i17 = phi float [ %132, %131 ], [ %134, %133 ], !dbg !31
  %135 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !31
  %.not.i19 = icmp eq i32 %135, 0, !dbg !31
  br i1 %.not.i19, label %138, label %136, !dbg !31

136:                                              ; preds = %__nv_rsqrtf.exit18
  %137 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %99), !dbg !31
  br label %__nv_rsqrtf.exit21, !dbg !31

138:                                              ; preds = %__nv_rsqrtf.exit18
  %139 = tail call float @llvm.nvvm.rsqrt.approx.f(float %99), !dbg !31
  br label %__nv_rsqrtf.exit21, !dbg !31

__nv_rsqrtf.exit21:                               ; preds = %136, %138
  %.0.i20 = phi float [ %137, %136 ], [ %139, %138 ], !dbg !31
  %140 = extractvalue { i32, i32, i32, i32 } %25, 3, !dbg !17
  %141 = extractvalue { i32, i32, i32, i32 } %29, 3, !dbg !19
  %142 = insertelement <8 x i32> poison, i32 %43, i64 0, !dbg !22
  %143 = insertelement <8 x i32> %142, i32 %42, i64 1, !dbg !22
  %144 = insertelement <8 x i32> %143, i32 %41, i64 2, !dbg !22
  %145 = insertelement <8 x i32> %144, i32 %40, i64 3, !dbg !22
  %146 = insertelement <8 x i32> %145, i32 %39, i64 4, !dbg !22
  %147 = insertelement <8 x i32> %146, i32 %38, i64 5, !dbg !22
  %148 = insertelement <8 x i32> %147, i32 %37, i64 6, !dbg !22
  %149 = insertelement <8 x i32> %148, i32 %36, i64 7, !dbg !22
  %150 = bitcast <8 x i32> %149 to <8 x float>, !dbg !22
  %151 = extractvalue { i32, i32, i32, i32 } %25, 2, !dbg !17
  %152 = extractvalue { i32, i32, i32, i32 } %29, 2, !dbg !19
  %153 = extractvalue { i32, i32, i32, i32 } %25, 1, !dbg !17
  %154 = extractvalue { i32, i32, i32, i32 } %29, 1, !dbg !19
  %155 = extractvalue { i32, i32, i32, i32 } %25, 0, !dbg !17
  %156 = extractvalue { i32, i32, i32, i32 } %29, 0, !dbg !19
  %157 = extractvalue { i32, i32, i32, i32 } %24, 3, !dbg !17
  %158 = extractvalue { i32, i32, i32, i32 } %28, 3, !dbg !19
  %159 = extractvalue { i32, i32, i32, i32 } %24, 2, !dbg !17
  %160 = extractvalue { i32, i32, i32, i32 } %28, 2, !dbg !19
  %161 = extractvalue { i32, i32, i32, i32 } %24, 1, !dbg !17
  %162 = extractvalue { i32, i32, i32, i32 } %28, 1, !dbg !19
  %163 = extractvalue { i32, i32, i32, i32 } %24, 0, !dbg !17
  %164 = extractvalue { i32, i32, i32, i32 } %28, 0, !dbg !19
  %165 = insertelement <8 x i32> poison, i32 %83, i64 0, !dbg !28
  %166 = insertelement <8 x i32> %165, i32 %82, i64 1, !dbg !28
  %167 = insertelement <8 x i32> %166, i32 %81, i64 2, !dbg !28
  %168 = insertelement <8 x i32> %167, i32 %80, i64 3, !dbg !28
  %169 = insertelement <8 x i32> %168, i32 %79, i64 4, !dbg !28
  %170 = insertelement <8 x i32> %169, i32 %78, i64 5, !dbg !28
  %171 = insertelement <8 x i32> %170, i32 %77, i64 6, !dbg !28
  %172 = insertelement <8 x i32> %171, i32 %76, i64 7, !dbg !28
  %173 = bitcast <8 x i32> %172 to <8 x float>, !dbg !28
  %174 = insertelement <8 x i32> poison, i32 %73, i64 0, !dbg !26
  %175 = insertelement <8 x i32> %174, i32 %72, i64 1, !dbg !26
  %176 = insertelement <8 x i32> %175, i32 %71, i64 2, !dbg !26
  %177 = insertelement <8 x i32> %176, i32 %70, i64 3, !dbg !26
  %178 = insertelement <8 x i32> %177, i32 %69, i64 4, !dbg !26
  %179 = insertelement <8 x i32> %178, i32 %68, i64 5, !dbg !26
  %180 = insertelement <8 x i32> %179, i32 %67, i64 6, !dbg !26
  %181 = insertelement <8 x i32> %180, i32 %66, i64 7, !dbg !26
  %182 = bitcast <8 x i32> %181 to <8 x float>, !dbg !26
  %183 = insertelement <8 x i32> poison, i32 %140, i64 0, !dbg !17
  %184 = insertelement <8 x i32> %183, i32 %151, i64 1, !dbg !17
  %185 = insertelement <8 x i32> %184, i32 %153, i64 2, !dbg !17
  %186 = insertelement <8 x i32> %185, i32 %155, i64 3, !dbg !17
  %187 = insertelement <8 x i32> %186, i32 %157, i64 4, !dbg !17
  %188 = insertelement <8 x i32> %187, i32 %159, i64 5, !dbg !17
  %189 = insertelement <8 x i32> %188, i32 %161, i64 6, !dbg !17
  %190 = insertelement <8 x i32> %189, i32 %163, i64 7, !dbg !17
  %191 = bitcast <8 x i32> %190 to <8 x float>, !dbg !17
  %192 = insertelement <8 x i32> poison, i32 %141, i64 0, !dbg !19
  %193 = insertelement <8 x i32> %192, i32 %152, i64 1, !dbg !19
  %194 = insertelement <8 x i32> %193, i32 %154, i64 2, !dbg !19
  %195 = insertelement <8 x i32> %194, i32 %156, i64 3, !dbg !19
  %196 = insertelement <8 x i32> %195, i32 %158, i64 4, !dbg !19
  %197 = insertelement <8 x i32> %196, i32 %160, i64 5, !dbg !19
  %198 = insertelement <8 x i32> %197, i32 %162, i64 6, !dbg !19
  %199 = insertelement <8 x i32> %198, i32 %164, i64 7, !dbg !19
  %200 = bitcast <8 x i32> %199 to <8 x float>, !dbg !19
  %201 = fadd <8 x float> %191, %200, !dbg !32
  %202 = fsub <8 x float> %201, %150, !dbg !33
  %203 = insertelement <8 x float> poison, float %.0.i20, i64 0, !dbg !34
  %204 = insertelement <8 x float> %203, float %.0.i17, i64 1, !dbg !34
  %205 = insertelement <8 x float> %204, float %.0.i14, i64 2, !dbg !34
  %206 = insertelement <8 x float> %205, float %.0.i11, i64 3, !dbg !34
  %207 = insertelement <8 x float> %206, float %.0.i8, i64 4, !dbg !34
  %208 = insertelement <8 x float> %207, float %.0.i5, i64 5, !dbg !34
  %209 = insertelement <8 x float> %208, float %.0.i2, i64 6, !dbg !34
  %210 = insertelement <8 x float> %209, float %.0.i, i64 7, !dbg !34
  %211 = fmul <8 x float> %202, %210, !dbg !34
  %212 = fmul <8 x float> %211, %182, !dbg !35
  %213 = fadd <8 x float> %212, %173, !dbg !36
  %214 = fcmp olt <8 x float> %213, zeroinitializer, !dbg !37
  %215 = extractelement <8 x i1> %214, i64 7, !dbg !41
  %216 = extractelement <8 x i1> %214, i64 6, !dbg !41
  %217 = extractelement <8 x i1> %214, i64 5, !dbg !41
  %218 = extractelement <8 x i1> %214, i64 4, !dbg !41
  %219 = extractelement <8 x i1> %214, i64 3, !dbg !41
  %220 = extractelement <8 x i1> %214, i64 2, !dbg !41
  %221 = extractelement <8 x i1> %214, i64 1, !dbg !41
  %222 = extractelement <8 x i1> %214, i64 0, !dbg !41
  %223 = getelementptr float, ptr addrspace(1) %6, i64 %20, !dbg !42
  %224 = getelementptr float, ptr addrspace(1) %6, i64 %22, !dbg !42
  %bc = bitcast <8 x float> %213 to <8 x i32>, !dbg !43
  %225 = extractelement <8 x i32> %bc, i64 7, !dbg !43
  %226 = select i1 %215, i32 0, i32 %225, !dbg !41
  %bc22 = bitcast <8 x float> %213 to <8 x i32>, !dbg !43
  %227 = extractelement <8 x i32> %bc22, i64 6, !dbg !43
  %228 = select i1 %216, i32 0, i32 %227, !dbg !41
  %bc23 = bitcast <8 x float> %213 to <8 x i32>, !dbg !43
  %229 = extractelement <8 x i32> %bc23, i64 5, !dbg !43
  %230 = select i1 %217, i32 0, i32 %229, !dbg !41
  %bc24 = bitcast <8 x float> %213 to <8 x i32>, !dbg !43
  %231 = extractelement <8 x i32> %bc24, i64 4, !dbg !43
  %232 = select i1 %218, i32 0, i32 %231, !dbg !41
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %226, i32 %228, i32 %230, i32 %232, ptr addrspace(1) %223, i1 true) #3, !dbg !43
  %bc25 = bitcast <8 x float> %213 to <8 x i32>, !dbg !43
  %233 = extractelement <8 x i32> %bc25, i64 3, !dbg !43
  %234 = select i1 %219, i32 0, i32 %233, !dbg !41
  %bc26 = bitcast <8 x float> %213 to <8 x i32>, !dbg !43
  %235 = extractelement <8 x i32> %bc26, i64 2, !dbg !43
  %236 = select i1 %220, i32 0, i32 %235, !dbg !41
  %bc27 = bitcast <8 x float> %213 to <8 x i32>, !dbg !43
  %237 = extractelement <8 x i32> %bc27, i64 1, !dbg !43
  %238 = select i1 %221, i32 0, i32 %237, !dbg !41
  %bc28 = bitcast <8 x float> %213 to <8 x i32>, !dbg !43
  %239 = extractelement <8 x i32> %bc28, i64 0, !dbg !43
  %240 = select i1 %222, i32 0, i32 %239, !dbg !41
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %234, i32 %236, i32 %238, i32 %240, ptr addrspace(1) %224, i1 true) #3, !dbg !43
  ret void, !dbg !44
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cpvspospspn4dt4snjgfysgxya6pkznbmrc7hhid5zqerakgm4wt.py", directory: "inductor_cache/pv")
!4 = !{ptr @triton_poi_fused_native_group_norm_relu_12, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_native_group_norm_relu_12, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_native_group_norm_relu_12", linkageName: "triton_poi_fused_native_group_norm_relu_12", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 19, scope: !7)
!15 = !DILocation(line: 26, column: 30, scope: !7)
!16 = !DILocation(line: 27, column: 30, scope: !7)
!17 = !DILocation(line: 27, column: 35, scope: !7)
!18 = !DILocation(line: 28, column: 30, scope: !7)
!19 = !DILocation(line: 28, column: 35, scope: !7)
!20 = !DILocation(line: 29, column: 36, scope: !7)
!21 = !DILocation(line: 29, column: 30, scope: !7)
!22 = !DILocation(line: 29, column: 40, scope: !7)
!23 = !DILocation(line: 30, column: 30, scope: !7)
!24 = !DILocation(line: 30, column: 40, scope: !7)
!25 = !DILocation(line: 31, column: 31, scope: !7)
!26 = !DILocation(line: 31, column: 36, scope: !7)
!27 = !DILocation(line: 32, column: 31, scope: !7)
!28 = !DILocation(line: 32, column: 36, scope: !7)
!29 = !DILocation(line: 36, column: 18, scope: !7)
!30 = !DILocation(line: 38, column: 18, scope: !7)
!31 = !DILocation(line: 39, column: 28, scope: !7)
!32 = !DILocation(line: 33, column: 18, scope: !7)
!33 = !DILocation(line: 34, column: 18, scope: !7)
!34 = !DILocation(line: 40, column: 19, scope: !7)
!35 = !DILocation(line: 41, column: 20, scope: !7)
!36 = !DILocation(line: 42, column: 20, scope: !7)
!37 = !DILocation(line: 118, column: 15, scope: !38, inlinedAt: !40)
!38 = distinct !DILexicalBlockFile(scope: !7, file: !39, discriminator: 0)
!39 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!40 = !DILocation(line: 44, column: 42, scope: !7)
!41 = !DILocation(line: 121, column: 29, scope: !38, inlinedAt: !40)
!42 = !DILocation(line: 45, column: 25, scope: !7)
!43 = !DILocation(line: 45, column: 37, scope: !7)
!44 = !DILocation(line: 45, column: 4, scope: !7)
