|neural_network_top
CLOCK_50 => clk.IN1
KEY1 => start.IN1
LEDR[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|neural_network_top|neural_network:nn
clk => clk.IN15
start => start_mm1.DATAB
start => Mux3.IN11
done <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
current_state[0] <= current_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state[1] <= current_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state[2] <= current_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state[3] <= current_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_state[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
next_state[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
next_state[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
next_state[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
argmax_output[0] <= argmax:argmax_op.max_index
argmax_output[1] <= argmax:argmax_op.max_index
argmax_output[2] <= argmax:argmax_op.max_index
argmax_output[3] <= argmax:argmax_op.max_index


|neural_network_top|neural_network:nn|image_memory:input_mem
address[0] => memory.RADDR
address[1] => memory.RADDR1
address[2] => memory.RADDR2
address[3] => memory.RADDR3
address[4] => memory.RADDR4
address[5] => memory.RADDR5
address[6] => memory.RADDR6
address[7] => memory.RADDR7
address[8] => memory.RADDR8
address[9] => memory.RADDR9
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
data_out[0] <= memory.DATAOUT
data_out[1] <= memory.DATAOUT1
data_out[2] <= memory.DATAOUT2
data_out[3] <= memory.DATAOUT3
data_out[4] <= memory.DATAOUT4
data_out[5] <= memory.DATAOUT5
data_out[6] <= memory.DATAOUT6
data_out[7] <= memory.DATAOUT7
data_out[8] <= memory.DATAOUT8
data_out[9] <= memory.DATAOUT9
data_out[10] <= memory.DATAOUT10
data_out[11] <= memory.DATAOUT11
data_out[12] <= memory.DATAOUT12
data_out[13] <= memory.DATAOUT13
data_out[14] <= memory.DATAOUT14
data_out[15] <= memory.DATAOUT15
data_out[16] <= memory.DATAOUT16
data_out[17] <= memory.DATAOUT17
data_out[18] <= memory.DATAOUT18
data_out[19] <= memory.DATAOUT19
data_out[20] <= memory.DATAOUT20
data_out[21] <= memory.DATAOUT21
data_out[22] <= memory.DATAOUT22
data_out[23] <= memory.DATAOUT23
data_out[24] <= memory.DATAOUT24
data_out[25] <= memory.DATAOUT25
data_out[26] <= memory.DATAOUT26
data_out[27] <= memory.DATAOUT27
data_out[28] <= memory.DATAOUT28
data_out[29] <= memory.DATAOUT29
data_out[30] <= memory.DATAOUT30
data_out[31] <= memory.DATAOUT31


|neural_network_top|neural_network:nn|matrix1:weight_mem1
address[0] => memory.RADDR
address[1] => memory.RADDR1
address[2] => memory.RADDR2
address[3] => memory.RADDR3
address[4] => memory.RADDR4
address[5] => memory.RADDR5
address[6] => memory.RADDR6
address[7] => memory.RADDR7
address[8] => memory.RADDR8
address[9] => memory.RADDR9
address[10] => memory.RADDR10
address[11] => memory.RADDR11
address[12] => memory.RADDR12
address[13] => memory.RADDR13
address[14] => memory.RADDR14
address[15] => memory.RADDR15
data_out[0] <= memory.DATAOUT
data_out[1] <= memory.DATAOUT1
data_out[2] <= memory.DATAOUT2
data_out[3] <= memory.DATAOUT3
data_out[4] <= memory.DATAOUT4
data_out[5] <= memory.DATAOUT5
data_out[6] <= memory.DATAOUT6
data_out[7] <= memory.DATAOUT7
data_out[8] <= memory.DATAOUT8
data_out[9] <= memory.DATAOUT9
data_out[10] <= memory.DATAOUT10
data_out[11] <= memory.DATAOUT11
data_out[12] <= memory.DATAOUT12
data_out[13] <= memory.DATAOUT13
data_out[14] <= memory.DATAOUT14
data_out[15] <= memory.DATAOUT15
data_out[16] <= memory.DATAOUT16
data_out[17] <= memory.DATAOUT17
data_out[18] <= memory.DATAOUT18
data_out[19] <= memory.DATAOUT19
data_out[20] <= memory.DATAOUT20
data_out[21] <= memory.DATAOUT21
data_out[22] <= memory.DATAOUT22
data_out[23] <= memory.DATAOUT23
data_out[24] <= memory.DATAOUT24
data_out[25] <= memory.DATAOUT25
data_out[26] <= memory.DATAOUT26
data_out[27] <= memory.DATAOUT27
data_out[28] <= memory.DATAOUT28
data_out[29] <= memory.DATAOUT29
data_out[30] <= memory.DATAOUT30
data_out[31] <= memory.DATAOUT31


|neural_network_top|neural_network:nn|matrix2:weight_mem2
address[0] => memory.RADDR
address[1] => memory.RADDR1
address[2] => memory.RADDR2
address[3] => memory.RADDR3
address[4] => memory.RADDR4
address[5] => memory.RADDR5
address[6] => memory.RADDR6
address[7] => memory.RADDR7
address[8] => memory.RADDR8
address[9] => memory.RADDR9
address[10] => memory.RADDR10
address[11] => memory.RADDR11
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
data_out[0] <= memory.DATAOUT
data_out[1] <= memory.DATAOUT1
data_out[2] <= memory.DATAOUT2
data_out[3] <= memory.DATAOUT3
data_out[4] <= memory.DATAOUT4
data_out[5] <= memory.DATAOUT5
data_out[6] <= memory.DATAOUT6
data_out[7] <= memory.DATAOUT7
data_out[8] <= memory.DATAOUT8
data_out[9] <= memory.DATAOUT9
data_out[10] <= memory.DATAOUT10
data_out[11] <= memory.DATAOUT11
data_out[12] <= memory.DATAOUT12
data_out[13] <= memory.DATAOUT13
data_out[14] <= memory.DATAOUT14
data_out[15] <= memory.DATAOUT15
data_out[16] <= memory.DATAOUT16
data_out[17] <= memory.DATAOUT17
data_out[18] <= memory.DATAOUT18
data_out[19] <= memory.DATAOUT19
data_out[20] <= memory.DATAOUT20
data_out[21] <= memory.DATAOUT21
data_out[22] <= memory.DATAOUT22
data_out[23] <= memory.DATAOUT23
data_out[24] <= memory.DATAOUT24
data_out[25] <= memory.DATAOUT25
data_out[26] <= memory.DATAOUT26
data_out[27] <= memory.DATAOUT27
data_out[28] <= memory.DATAOUT28
data_out[29] <= memory.DATAOUT29
data_out[30] <= memory.DATAOUT30
data_out[31] <= memory.DATAOUT31


|neural_network_top|neural_network:nn|matrix3:weight_mem3
address[0] => memory.RADDR
address[1] => memory.RADDR1
address[2] => memory.RADDR2
address[3] => memory.RADDR3
address[4] => memory.RADDR4
address[5] => memory.RADDR5
address[6] => memory.RADDR6
address[7] => memory.RADDR7
address[8] => memory.RADDR8
address[9] => memory.RADDR9
address[10] => memory.RADDR10
address[11] => memory.RADDR11
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
data_out[0] <= memory.DATAOUT
data_out[1] <= memory.DATAOUT1
data_out[2] <= memory.DATAOUT2
data_out[3] <= memory.DATAOUT3
data_out[4] <= memory.DATAOUT4
data_out[5] <= memory.DATAOUT5
data_out[6] <= memory.DATAOUT6
data_out[7] <= memory.DATAOUT7
data_out[8] <= memory.DATAOUT8
data_out[9] <= memory.DATAOUT9
data_out[10] <= memory.DATAOUT10
data_out[11] <= memory.DATAOUT11
data_out[12] <= memory.DATAOUT12
data_out[13] <= memory.DATAOUT13
data_out[14] <= memory.DATAOUT14
data_out[15] <= memory.DATAOUT15
data_out[16] <= memory.DATAOUT16
data_out[17] <= memory.DATAOUT17
data_out[18] <= memory.DATAOUT18
data_out[19] <= memory.DATAOUT19
data_out[20] <= memory.DATAOUT20
data_out[21] <= memory.DATAOUT21
data_out[22] <= memory.DATAOUT22
data_out[23] <= memory.DATAOUT23
data_out[24] <= memory.DATAOUT24
data_out[25] <= memory.DATAOUT25
data_out[26] <= memory.DATAOUT26
data_out[27] <= memory.DATAOUT27
data_out[28] <= memory.DATAOUT28
data_out[29] <= memory.DATAOUT29
data_out[30] <= memory.DATAOUT30
data_out[31] <= memory.DATAOUT31


|neural_network_top|neural_network:nn|matrix4:weight_mem4
address[0] => memory.RADDR
address[1] => memory.RADDR1
address[2] => memory.RADDR2
address[3] => memory.RADDR3
address[4] => memory.RADDR4
address[5] => memory.RADDR5
address[6] => memory.RADDR6
address[7] => memory.RADDR7
address[8] => memory.RADDR8
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
data_out[0] <= memory.DATAOUT
data_out[1] <= memory.DATAOUT1
data_out[2] <= memory.DATAOUT2
data_out[3] <= memory.DATAOUT3
data_out[4] <= memory.DATAOUT4
data_out[5] <= memory.DATAOUT5
data_out[6] <= memory.DATAOUT6
data_out[7] <= memory.DATAOUT7
data_out[8] <= memory.DATAOUT8
data_out[9] <= memory.DATAOUT9
data_out[10] <= memory.DATAOUT10
data_out[11] <= memory.DATAOUT11
data_out[12] <= memory.DATAOUT12
data_out[13] <= memory.DATAOUT13
data_out[14] <= memory.DATAOUT14
data_out[15] <= memory.DATAOUT15
data_out[16] <= memory.DATAOUT16
data_out[17] <= memory.DATAOUT17
data_out[18] <= memory.DATAOUT18
data_out[19] <= memory.DATAOUT19
data_out[20] <= memory.DATAOUT20
data_out[21] <= memory.DATAOUT21
data_out[22] <= memory.DATAOUT22
data_out[23] <= memory.DATAOUT23
data_out[24] <= memory.DATAOUT24
data_out[25] <= memory.DATAOUT25
data_out[26] <= memory.DATAOUT26
data_out[27] <= memory.DATAOUT27
data_out[28] <= memory.DATAOUT28
data_out[29] <= memory.DATAOUT29
data_out[30] <= memory.DATAOUT30
data_out[31] <= memory.DATAOUT31


|neural_network_top|neural_network:nn|mm1_memory:mm1_mem
clk => memory.we_a.CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[31].CLK
clk => memory.data_a[30].CLK
clk => memory.data_a[29].CLK
clk => memory.data_a[28].CLK
clk => memory.data_a[27].CLK
clk => memory.data_a[26].CLK
clk => memory.data_a[25].CLK
clk => memory.data_a[24].CLK
clk => memory.data_a[23].CLK
clk => memory.data_a[22].CLK
clk => memory.data_a[21].CLK
clk => memory.data_a[20].CLK
clk => memory.data_a[19].CLK
clk => memory.data_a[18].CLK
clk => memory.data_a[17].CLK
clk => memory.data_a[16].CLK
clk => memory.data_a[15].CLK
clk => memory.data_a[14].CLK
clk => memory.data_a[13].CLK
clk => memory.data_a[12].CLK
clk => memory.data_a[11].CLK
clk => memory.data_a[10].CLK
clk => memory.data_a[9].CLK
clk => memory.data_a[8].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_addr[0] => memory.waddr_a[0].DATAIN
write_addr[0] => memory.WADDR
write_addr[1] => memory.waddr_a[1].DATAIN
write_addr[1] => memory.WADDR1
write_addr[2] => memory.waddr_a[2].DATAIN
write_addr[2] => memory.WADDR2
write_addr[3] => memory.waddr_a[3].DATAIN
write_addr[3] => memory.WADDR3
write_addr[4] => memory.waddr_a[4].DATAIN
write_addr[4] => memory.WADDR4
write_addr[5] => memory.waddr_a[5].DATAIN
write_addr[5] => memory.WADDR5
write_addr[6] => ~NO_FANOUT~
write_addr[7] => ~NO_FANOUT~
write_addr[8] => ~NO_FANOUT~
write_addr[9] => ~NO_FANOUT~
write_addr[10] => ~NO_FANOUT~
write_addr[11] => ~NO_FANOUT~
write_addr[12] => ~NO_FANOUT~
write_addr[13] => ~NO_FANOUT~
write_addr[14] => ~NO_FANOUT~
write_addr[15] => ~NO_FANOUT~
read_addr[0] => memory.RADDR
read_addr[1] => memory.RADDR1
read_addr[2] => memory.RADDR2
read_addr[3] => memory.RADDR3
read_addr[4] => memory.RADDR4
read_addr[5] => memory.RADDR5
read_addr[6] => ~NO_FANOUT~
read_addr[7] => ~NO_FANOUT~
read_addr[8] => ~NO_FANOUT~
read_addr[9] => ~NO_FANOUT~
read_addr[10] => ~NO_FANOUT~
read_addr[11] => ~NO_FANOUT~
read_addr[12] => ~NO_FANOUT~
read_addr[13] => ~NO_FANOUT~
read_addr[14] => ~NO_FANOUT~
read_addr[15] => ~NO_FANOUT~
data_in[0] => memory.data_a[0].DATAIN
data_in[0] => memory.DATAIN
data_in[1] => memory.data_a[1].DATAIN
data_in[1] => memory.DATAIN1
data_in[2] => memory.data_a[2].DATAIN
data_in[2] => memory.DATAIN2
data_in[3] => memory.data_a[3].DATAIN
data_in[3] => memory.DATAIN3
data_in[4] => memory.data_a[4].DATAIN
data_in[4] => memory.DATAIN4
data_in[5] => memory.data_a[5].DATAIN
data_in[5] => memory.DATAIN5
data_in[6] => memory.data_a[6].DATAIN
data_in[6] => memory.DATAIN6
data_in[7] => memory.data_a[7].DATAIN
data_in[7] => memory.DATAIN7
data_in[8] => memory.data_a[8].DATAIN
data_in[8] => memory.DATAIN8
data_in[9] => memory.data_a[9].DATAIN
data_in[9] => memory.DATAIN9
data_in[10] => memory.data_a[10].DATAIN
data_in[10] => memory.DATAIN10
data_in[11] => memory.data_a[11].DATAIN
data_in[11] => memory.DATAIN11
data_in[12] => memory.data_a[12].DATAIN
data_in[12] => memory.DATAIN12
data_in[13] => memory.data_a[13].DATAIN
data_in[13] => memory.DATAIN13
data_in[14] => memory.data_a[14].DATAIN
data_in[14] => memory.DATAIN14
data_in[15] => memory.data_a[15].DATAIN
data_in[15] => memory.DATAIN15
data_in[16] => memory.data_a[16].DATAIN
data_in[16] => memory.DATAIN16
data_in[17] => memory.data_a[17].DATAIN
data_in[17] => memory.DATAIN17
data_in[18] => memory.data_a[18].DATAIN
data_in[18] => memory.DATAIN18
data_in[19] => memory.data_a[19].DATAIN
data_in[19] => memory.DATAIN19
data_in[20] => memory.data_a[20].DATAIN
data_in[20] => memory.DATAIN20
data_in[21] => memory.data_a[21].DATAIN
data_in[21] => memory.DATAIN21
data_in[22] => memory.data_a[22].DATAIN
data_in[22] => memory.DATAIN22
data_in[23] => memory.data_a[23].DATAIN
data_in[23] => memory.DATAIN23
data_in[24] => memory.data_a[24].DATAIN
data_in[24] => memory.DATAIN24
data_in[25] => memory.data_a[25].DATAIN
data_in[25] => memory.DATAIN25
data_in[26] => memory.data_a[26].DATAIN
data_in[26] => memory.DATAIN26
data_in[27] => memory.data_a[27].DATAIN
data_in[27] => memory.DATAIN27
data_in[28] => memory.data_a[28].DATAIN
data_in[28] => memory.DATAIN28
data_in[29] => memory.data_a[29].DATAIN
data_in[29] => memory.DATAIN29
data_in[30] => memory.data_a[30].DATAIN
data_in[30] => memory.DATAIN30
data_in[31] => memory.data_a[31].DATAIN
data_in[31] => memory.DATAIN31
write_enable => memory.we_a.DATAIN
write_enable => memory.WE
data_out[0] <= memory.DATAOUT
data_out[1] <= memory.DATAOUT1
data_out[2] <= memory.DATAOUT2
data_out[3] <= memory.DATAOUT3
data_out[4] <= memory.DATAOUT4
data_out[5] <= memory.DATAOUT5
data_out[6] <= memory.DATAOUT6
data_out[7] <= memory.DATAOUT7
data_out[8] <= memory.DATAOUT8
data_out[9] <= memory.DATAOUT9
data_out[10] <= memory.DATAOUT10
data_out[11] <= memory.DATAOUT11
data_out[12] <= memory.DATAOUT12
data_out[13] <= memory.DATAOUT13
data_out[14] <= memory.DATAOUT14
data_out[15] <= memory.DATAOUT15
data_out[16] <= memory.DATAOUT16
data_out[17] <= memory.DATAOUT17
data_out[18] <= memory.DATAOUT18
data_out[19] <= memory.DATAOUT19
data_out[20] <= memory.DATAOUT20
data_out[21] <= memory.DATAOUT21
data_out[22] <= memory.DATAOUT22
data_out[23] <= memory.DATAOUT23
data_out[24] <= memory.DATAOUT24
data_out[25] <= memory.DATAOUT25
data_out[26] <= memory.DATAOUT26
data_out[27] <= memory.DATAOUT27
data_out[28] <= memory.DATAOUT28
data_out[29] <= memory.DATAOUT29
data_out[30] <= memory.DATAOUT30
data_out[31] <= memory.DATAOUT31


|neural_network_top|neural_network:nn|relu1_memory:relu1_mem
clk => memory.we_a.CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[31].CLK
clk => memory.data_a[30].CLK
clk => memory.data_a[29].CLK
clk => memory.data_a[28].CLK
clk => memory.data_a[27].CLK
clk => memory.data_a[26].CLK
clk => memory.data_a[25].CLK
clk => memory.data_a[24].CLK
clk => memory.data_a[23].CLK
clk => memory.data_a[22].CLK
clk => memory.data_a[21].CLK
clk => memory.data_a[20].CLK
clk => memory.data_a[19].CLK
clk => memory.data_a[18].CLK
clk => memory.data_a[17].CLK
clk => memory.data_a[16].CLK
clk => memory.data_a[15].CLK
clk => memory.data_a[14].CLK
clk => memory.data_a[13].CLK
clk => memory.data_a[12].CLK
clk => memory.data_a[11].CLK
clk => memory.data_a[10].CLK
clk => memory.data_a[9].CLK
clk => memory.data_a[8].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_addr[0] => LessThan0.IN32
write_addr[0] => memory.waddr_a[0].DATAIN
write_addr[0] => memory.WADDR
write_addr[1] => LessThan0.IN31
write_addr[1] => memory.waddr_a[1].DATAIN
write_addr[1] => memory.WADDR1
write_addr[2] => LessThan0.IN30
write_addr[2] => memory.waddr_a[2].DATAIN
write_addr[2] => memory.WADDR2
write_addr[3] => LessThan0.IN29
write_addr[3] => memory.waddr_a[3].DATAIN
write_addr[3] => memory.WADDR3
write_addr[4] => LessThan0.IN28
write_addr[4] => memory.waddr_a[4].DATAIN
write_addr[4] => memory.WADDR4
write_addr[5] => LessThan0.IN27
write_addr[5] => memory.waddr_a[5].DATAIN
write_addr[5] => memory.WADDR5
write_addr[6] => LessThan0.IN26
write_addr[7] => LessThan0.IN25
write_addr[8] => LessThan0.IN24
write_addr[9] => LessThan0.IN23
write_addr[10] => LessThan0.IN22
write_addr[11] => LessThan0.IN21
write_addr[12] => LessThan0.IN20
write_addr[13] => LessThan0.IN19
write_addr[14] => LessThan0.IN18
write_addr[15] => LessThan0.IN17
read_addr[0] => memory.RADDR
read_addr[1] => memory.RADDR1
read_addr[2] => memory.RADDR2
read_addr[3] => memory.RADDR3
read_addr[4] => memory.RADDR4
read_addr[5] => memory.RADDR5
read_addr[6] => ~NO_FANOUT~
read_addr[7] => ~NO_FANOUT~
read_addr[8] => ~NO_FANOUT~
read_addr[9] => ~NO_FANOUT~
read_addr[10] => ~NO_FANOUT~
read_addr[11] => ~NO_FANOUT~
read_addr[12] => ~NO_FANOUT~
read_addr[13] => ~NO_FANOUT~
read_addr[14] => ~NO_FANOUT~
read_addr[15] => ~NO_FANOUT~
data_in[0] => memory.data_a[0].DATAIN
data_in[0] => memory.DATAIN
data_in[1] => memory.data_a[1].DATAIN
data_in[1] => memory.DATAIN1
data_in[2] => memory.data_a[2].DATAIN
data_in[2] => memory.DATAIN2
data_in[3] => memory.data_a[3].DATAIN
data_in[3] => memory.DATAIN3
data_in[4] => memory.data_a[4].DATAIN
data_in[4] => memory.DATAIN4
data_in[5] => memory.data_a[5].DATAIN
data_in[5] => memory.DATAIN5
data_in[6] => memory.data_a[6].DATAIN
data_in[6] => memory.DATAIN6
data_in[7] => memory.data_a[7].DATAIN
data_in[7] => memory.DATAIN7
data_in[8] => memory.data_a[8].DATAIN
data_in[8] => memory.DATAIN8
data_in[9] => memory.data_a[9].DATAIN
data_in[9] => memory.DATAIN9
data_in[10] => memory.data_a[10].DATAIN
data_in[10] => memory.DATAIN10
data_in[11] => memory.data_a[11].DATAIN
data_in[11] => memory.DATAIN11
data_in[12] => memory.data_a[12].DATAIN
data_in[12] => memory.DATAIN12
data_in[13] => memory.data_a[13].DATAIN
data_in[13] => memory.DATAIN13
data_in[14] => memory.data_a[14].DATAIN
data_in[14] => memory.DATAIN14
data_in[15] => memory.data_a[15].DATAIN
data_in[15] => memory.DATAIN15
data_in[16] => memory.data_a[16].DATAIN
data_in[16] => memory.DATAIN16
data_in[17] => memory.data_a[17].DATAIN
data_in[17] => memory.DATAIN17
data_in[18] => memory.data_a[18].DATAIN
data_in[18] => memory.DATAIN18
data_in[19] => memory.data_a[19].DATAIN
data_in[19] => memory.DATAIN19
data_in[20] => memory.data_a[20].DATAIN
data_in[20] => memory.DATAIN20
data_in[21] => memory.data_a[21].DATAIN
data_in[21] => memory.DATAIN21
data_in[22] => memory.data_a[22].DATAIN
data_in[22] => memory.DATAIN22
data_in[23] => memory.data_a[23].DATAIN
data_in[23] => memory.DATAIN23
data_in[24] => memory.data_a[24].DATAIN
data_in[24] => memory.DATAIN24
data_in[25] => memory.data_a[25].DATAIN
data_in[25] => memory.DATAIN25
data_in[26] => memory.data_a[26].DATAIN
data_in[26] => memory.DATAIN26
data_in[27] => memory.data_a[27].DATAIN
data_in[27] => memory.DATAIN27
data_in[28] => memory.data_a[28].DATAIN
data_in[28] => memory.DATAIN28
data_in[29] => memory.data_a[29].DATAIN
data_in[29] => memory.DATAIN29
data_in[30] => memory.data_a[30].DATAIN
data_in[30] => memory.DATAIN30
data_in[31] => memory.data_a[31].DATAIN
data_in[31] => memory.DATAIN31
write_enable => always1.IN1
data_out[0] <= memory.DATAOUT
data_out[1] <= memory.DATAOUT1
data_out[2] <= memory.DATAOUT2
data_out[3] <= memory.DATAOUT3
data_out[4] <= memory.DATAOUT4
data_out[5] <= memory.DATAOUT5
data_out[6] <= memory.DATAOUT6
data_out[7] <= memory.DATAOUT7
data_out[8] <= memory.DATAOUT8
data_out[9] <= memory.DATAOUT9
data_out[10] <= memory.DATAOUT10
data_out[11] <= memory.DATAOUT11
data_out[12] <= memory.DATAOUT12
data_out[13] <= memory.DATAOUT13
data_out[14] <= memory.DATAOUT14
data_out[15] <= memory.DATAOUT15
data_out[16] <= memory.DATAOUT16
data_out[17] <= memory.DATAOUT17
data_out[18] <= memory.DATAOUT18
data_out[19] <= memory.DATAOUT19
data_out[20] <= memory.DATAOUT20
data_out[21] <= memory.DATAOUT21
data_out[22] <= memory.DATAOUT22
data_out[23] <= memory.DATAOUT23
data_out[24] <= memory.DATAOUT24
data_out[25] <= memory.DATAOUT25
data_out[26] <= memory.DATAOUT26
data_out[27] <= memory.DATAOUT27
data_out[28] <= memory.DATAOUT28
data_out[29] <= memory.DATAOUT29
data_out[30] <= memory.DATAOUT30
data_out[31] <= memory.DATAOUT31


|neural_network_top|neural_network:nn|mm2_memory:mm2_mem
clk => memory.we_a.CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[31].CLK
clk => memory.data_a[30].CLK
clk => memory.data_a[29].CLK
clk => memory.data_a[28].CLK
clk => memory.data_a[27].CLK
clk => memory.data_a[26].CLK
clk => memory.data_a[25].CLK
clk => memory.data_a[24].CLK
clk => memory.data_a[23].CLK
clk => memory.data_a[22].CLK
clk => memory.data_a[21].CLK
clk => memory.data_a[20].CLK
clk => memory.data_a[19].CLK
clk => memory.data_a[18].CLK
clk => memory.data_a[17].CLK
clk => memory.data_a[16].CLK
clk => memory.data_a[15].CLK
clk => memory.data_a[14].CLK
clk => memory.data_a[13].CLK
clk => memory.data_a[12].CLK
clk => memory.data_a[11].CLK
clk => memory.data_a[10].CLK
clk => memory.data_a[9].CLK
clk => memory.data_a[8].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_addr[0] => LessThan0.IN32
write_addr[0] => memory.waddr_a[0].DATAIN
write_addr[0] => memory.WADDR
write_addr[1] => LessThan0.IN31
write_addr[1] => memory.waddr_a[1].DATAIN
write_addr[1] => memory.WADDR1
write_addr[2] => LessThan0.IN30
write_addr[2] => memory.waddr_a[2].DATAIN
write_addr[2] => memory.WADDR2
write_addr[3] => LessThan0.IN29
write_addr[3] => memory.waddr_a[3].DATAIN
write_addr[3] => memory.WADDR3
write_addr[4] => LessThan0.IN28
write_addr[4] => memory.waddr_a[4].DATAIN
write_addr[4] => memory.WADDR4
write_addr[5] => LessThan0.IN27
write_addr[5] => memory.waddr_a[5].DATAIN
write_addr[5] => memory.WADDR5
write_addr[6] => LessThan0.IN26
write_addr[7] => LessThan0.IN25
write_addr[8] => LessThan0.IN24
write_addr[9] => LessThan0.IN23
write_addr[10] => LessThan0.IN22
write_addr[11] => LessThan0.IN21
write_addr[12] => LessThan0.IN20
write_addr[13] => LessThan0.IN19
write_addr[14] => LessThan0.IN18
write_addr[15] => LessThan0.IN17
read_addr[0] => memory.RADDR
read_addr[1] => memory.RADDR1
read_addr[2] => memory.RADDR2
read_addr[3] => memory.RADDR3
read_addr[4] => memory.RADDR4
read_addr[5] => memory.RADDR5
read_addr[6] => ~NO_FANOUT~
read_addr[7] => ~NO_FANOUT~
read_addr[8] => ~NO_FANOUT~
read_addr[9] => ~NO_FANOUT~
read_addr[10] => ~NO_FANOUT~
read_addr[11] => ~NO_FANOUT~
read_addr[12] => ~NO_FANOUT~
read_addr[13] => ~NO_FANOUT~
read_addr[14] => ~NO_FANOUT~
read_addr[15] => ~NO_FANOUT~
data_in[0] => memory.data_a[0].DATAIN
data_in[0] => memory.DATAIN
data_in[1] => memory.data_a[1].DATAIN
data_in[1] => memory.DATAIN1
data_in[2] => memory.data_a[2].DATAIN
data_in[2] => memory.DATAIN2
data_in[3] => memory.data_a[3].DATAIN
data_in[3] => memory.DATAIN3
data_in[4] => memory.data_a[4].DATAIN
data_in[4] => memory.DATAIN4
data_in[5] => memory.data_a[5].DATAIN
data_in[5] => memory.DATAIN5
data_in[6] => memory.data_a[6].DATAIN
data_in[6] => memory.DATAIN6
data_in[7] => memory.data_a[7].DATAIN
data_in[7] => memory.DATAIN7
data_in[8] => memory.data_a[8].DATAIN
data_in[8] => memory.DATAIN8
data_in[9] => memory.data_a[9].DATAIN
data_in[9] => memory.DATAIN9
data_in[10] => memory.data_a[10].DATAIN
data_in[10] => memory.DATAIN10
data_in[11] => memory.data_a[11].DATAIN
data_in[11] => memory.DATAIN11
data_in[12] => memory.data_a[12].DATAIN
data_in[12] => memory.DATAIN12
data_in[13] => memory.data_a[13].DATAIN
data_in[13] => memory.DATAIN13
data_in[14] => memory.data_a[14].DATAIN
data_in[14] => memory.DATAIN14
data_in[15] => memory.data_a[15].DATAIN
data_in[15] => memory.DATAIN15
data_in[16] => memory.data_a[16].DATAIN
data_in[16] => memory.DATAIN16
data_in[17] => memory.data_a[17].DATAIN
data_in[17] => memory.DATAIN17
data_in[18] => memory.data_a[18].DATAIN
data_in[18] => memory.DATAIN18
data_in[19] => memory.data_a[19].DATAIN
data_in[19] => memory.DATAIN19
data_in[20] => memory.data_a[20].DATAIN
data_in[20] => memory.DATAIN20
data_in[21] => memory.data_a[21].DATAIN
data_in[21] => memory.DATAIN21
data_in[22] => memory.data_a[22].DATAIN
data_in[22] => memory.DATAIN22
data_in[23] => memory.data_a[23].DATAIN
data_in[23] => memory.DATAIN23
data_in[24] => memory.data_a[24].DATAIN
data_in[24] => memory.DATAIN24
data_in[25] => memory.data_a[25].DATAIN
data_in[25] => memory.DATAIN25
data_in[26] => memory.data_a[26].DATAIN
data_in[26] => memory.DATAIN26
data_in[27] => memory.data_a[27].DATAIN
data_in[27] => memory.DATAIN27
data_in[28] => memory.data_a[28].DATAIN
data_in[28] => memory.DATAIN28
data_in[29] => memory.data_a[29].DATAIN
data_in[29] => memory.DATAIN29
data_in[30] => memory.data_a[30].DATAIN
data_in[30] => memory.DATAIN30
data_in[31] => memory.data_a[31].DATAIN
data_in[31] => memory.DATAIN31
write_enable => always1.IN1
data_out[0] <= memory.DATAOUT
data_out[1] <= memory.DATAOUT1
data_out[2] <= memory.DATAOUT2
data_out[3] <= memory.DATAOUT3
data_out[4] <= memory.DATAOUT4
data_out[5] <= memory.DATAOUT5
data_out[6] <= memory.DATAOUT6
data_out[7] <= memory.DATAOUT7
data_out[8] <= memory.DATAOUT8
data_out[9] <= memory.DATAOUT9
data_out[10] <= memory.DATAOUT10
data_out[11] <= memory.DATAOUT11
data_out[12] <= memory.DATAOUT12
data_out[13] <= memory.DATAOUT13
data_out[14] <= memory.DATAOUT14
data_out[15] <= memory.DATAOUT15
data_out[16] <= memory.DATAOUT16
data_out[17] <= memory.DATAOUT17
data_out[18] <= memory.DATAOUT18
data_out[19] <= memory.DATAOUT19
data_out[20] <= memory.DATAOUT20
data_out[21] <= memory.DATAOUT21
data_out[22] <= memory.DATAOUT22
data_out[23] <= memory.DATAOUT23
data_out[24] <= memory.DATAOUT24
data_out[25] <= memory.DATAOUT25
data_out[26] <= memory.DATAOUT26
data_out[27] <= memory.DATAOUT27
data_out[28] <= memory.DATAOUT28
data_out[29] <= memory.DATAOUT29
data_out[30] <= memory.DATAOUT30
data_out[31] <= memory.DATAOUT31


|neural_network_top|neural_network:nn|relu2_memory:relu2_mem
clk => memory.we_a.CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[31].CLK
clk => memory.data_a[30].CLK
clk => memory.data_a[29].CLK
clk => memory.data_a[28].CLK
clk => memory.data_a[27].CLK
clk => memory.data_a[26].CLK
clk => memory.data_a[25].CLK
clk => memory.data_a[24].CLK
clk => memory.data_a[23].CLK
clk => memory.data_a[22].CLK
clk => memory.data_a[21].CLK
clk => memory.data_a[20].CLK
clk => memory.data_a[19].CLK
clk => memory.data_a[18].CLK
clk => memory.data_a[17].CLK
clk => memory.data_a[16].CLK
clk => memory.data_a[15].CLK
clk => memory.data_a[14].CLK
clk => memory.data_a[13].CLK
clk => memory.data_a[12].CLK
clk => memory.data_a[11].CLK
clk => memory.data_a[10].CLK
clk => memory.data_a[9].CLK
clk => memory.data_a[8].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_addr[0] => LessThan0.IN32
write_addr[0] => memory.waddr_a[0].DATAIN
write_addr[0] => memory.WADDR
write_addr[1] => LessThan0.IN31
write_addr[1] => memory.waddr_a[1].DATAIN
write_addr[1] => memory.WADDR1
write_addr[2] => LessThan0.IN30
write_addr[2] => memory.waddr_a[2].DATAIN
write_addr[2] => memory.WADDR2
write_addr[3] => LessThan0.IN29
write_addr[3] => memory.waddr_a[3].DATAIN
write_addr[3] => memory.WADDR3
write_addr[4] => LessThan0.IN28
write_addr[4] => memory.waddr_a[4].DATAIN
write_addr[4] => memory.WADDR4
write_addr[5] => LessThan0.IN27
write_addr[5] => memory.waddr_a[5].DATAIN
write_addr[5] => memory.WADDR5
write_addr[6] => LessThan0.IN26
write_addr[7] => LessThan0.IN25
write_addr[8] => LessThan0.IN24
write_addr[9] => LessThan0.IN23
write_addr[10] => LessThan0.IN22
write_addr[11] => LessThan0.IN21
write_addr[12] => LessThan0.IN20
write_addr[13] => LessThan0.IN19
write_addr[14] => LessThan0.IN18
write_addr[15] => LessThan0.IN17
read_addr[0] => memory.RADDR
read_addr[1] => memory.RADDR1
read_addr[2] => memory.RADDR2
read_addr[3] => memory.RADDR3
read_addr[4] => memory.RADDR4
read_addr[5] => memory.RADDR5
read_addr[6] => ~NO_FANOUT~
read_addr[7] => ~NO_FANOUT~
read_addr[8] => ~NO_FANOUT~
read_addr[9] => ~NO_FANOUT~
read_addr[10] => ~NO_FANOUT~
read_addr[11] => ~NO_FANOUT~
read_addr[12] => ~NO_FANOUT~
read_addr[13] => ~NO_FANOUT~
read_addr[14] => ~NO_FANOUT~
read_addr[15] => ~NO_FANOUT~
data_in[0] => memory.data_a[0].DATAIN
data_in[0] => memory.DATAIN
data_in[1] => memory.data_a[1].DATAIN
data_in[1] => memory.DATAIN1
data_in[2] => memory.data_a[2].DATAIN
data_in[2] => memory.DATAIN2
data_in[3] => memory.data_a[3].DATAIN
data_in[3] => memory.DATAIN3
data_in[4] => memory.data_a[4].DATAIN
data_in[4] => memory.DATAIN4
data_in[5] => memory.data_a[5].DATAIN
data_in[5] => memory.DATAIN5
data_in[6] => memory.data_a[6].DATAIN
data_in[6] => memory.DATAIN6
data_in[7] => memory.data_a[7].DATAIN
data_in[7] => memory.DATAIN7
data_in[8] => memory.data_a[8].DATAIN
data_in[8] => memory.DATAIN8
data_in[9] => memory.data_a[9].DATAIN
data_in[9] => memory.DATAIN9
data_in[10] => memory.data_a[10].DATAIN
data_in[10] => memory.DATAIN10
data_in[11] => memory.data_a[11].DATAIN
data_in[11] => memory.DATAIN11
data_in[12] => memory.data_a[12].DATAIN
data_in[12] => memory.DATAIN12
data_in[13] => memory.data_a[13].DATAIN
data_in[13] => memory.DATAIN13
data_in[14] => memory.data_a[14].DATAIN
data_in[14] => memory.DATAIN14
data_in[15] => memory.data_a[15].DATAIN
data_in[15] => memory.DATAIN15
data_in[16] => memory.data_a[16].DATAIN
data_in[16] => memory.DATAIN16
data_in[17] => memory.data_a[17].DATAIN
data_in[17] => memory.DATAIN17
data_in[18] => memory.data_a[18].DATAIN
data_in[18] => memory.DATAIN18
data_in[19] => memory.data_a[19].DATAIN
data_in[19] => memory.DATAIN19
data_in[20] => memory.data_a[20].DATAIN
data_in[20] => memory.DATAIN20
data_in[21] => memory.data_a[21].DATAIN
data_in[21] => memory.DATAIN21
data_in[22] => memory.data_a[22].DATAIN
data_in[22] => memory.DATAIN22
data_in[23] => memory.data_a[23].DATAIN
data_in[23] => memory.DATAIN23
data_in[24] => memory.data_a[24].DATAIN
data_in[24] => memory.DATAIN24
data_in[25] => memory.data_a[25].DATAIN
data_in[25] => memory.DATAIN25
data_in[26] => memory.data_a[26].DATAIN
data_in[26] => memory.DATAIN26
data_in[27] => memory.data_a[27].DATAIN
data_in[27] => memory.DATAIN27
data_in[28] => memory.data_a[28].DATAIN
data_in[28] => memory.DATAIN28
data_in[29] => memory.data_a[29].DATAIN
data_in[29] => memory.DATAIN29
data_in[30] => memory.data_a[30].DATAIN
data_in[30] => memory.DATAIN30
data_in[31] => memory.data_a[31].DATAIN
data_in[31] => memory.DATAIN31
write_enable => always1.IN1
data_out[0] <= memory.DATAOUT
data_out[1] <= memory.DATAOUT1
data_out[2] <= memory.DATAOUT2
data_out[3] <= memory.DATAOUT3
data_out[4] <= memory.DATAOUT4
data_out[5] <= memory.DATAOUT5
data_out[6] <= memory.DATAOUT6
data_out[7] <= memory.DATAOUT7
data_out[8] <= memory.DATAOUT8
data_out[9] <= memory.DATAOUT9
data_out[10] <= memory.DATAOUT10
data_out[11] <= memory.DATAOUT11
data_out[12] <= memory.DATAOUT12
data_out[13] <= memory.DATAOUT13
data_out[14] <= memory.DATAOUT14
data_out[15] <= memory.DATAOUT15
data_out[16] <= memory.DATAOUT16
data_out[17] <= memory.DATAOUT17
data_out[18] <= memory.DATAOUT18
data_out[19] <= memory.DATAOUT19
data_out[20] <= memory.DATAOUT20
data_out[21] <= memory.DATAOUT21
data_out[22] <= memory.DATAOUT22
data_out[23] <= memory.DATAOUT23
data_out[24] <= memory.DATAOUT24
data_out[25] <= memory.DATAOUT25
data_out[26] <= memory.DATAOUT26
data_out[27] <= memory.DATAOUT27
data_out[28] <= memory.DATAOUT28
data_out[29] <= memory.DATAOUT29
data_out[30] <= memory.DATAOUT30
data_out[31] <= memory.DATAOUT31


|neural_network_top|neural_network:nn|mm3_memory:mm3_mem
clk => memory.we_a.CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[31].CLK
clk => memory.data_a[30].CLK
clk => memory.data_a[29].CLK
clk => memory.data_a[28].CLK
clk => memory.data_a[27].CLK
clk => memory.data_a[26].CLK
clk => memory.data_a[25].CLK
clk => memory.data_a[24].CLK
clk => memory.data_a[23].CLK
clk => memory.data_a[22].CLK
clk => memory.data_a[21].CLK
clk => memory.data_a[20].CLK
clk => memory.data_a[19].CLK
clk => memory.data_a[18].CLK
clk => memory.data_a[17].CLK
clk => memory.data_a[16].CLK
clk => memory.data_a[15].CLK
clk => memory.data_a[14].CLK
clk => memory.data_a[13].CLK
clk => memory.data_a[12].CLK
clk => memory.data_a[11].CLK
clk => memory.data_a[10].CLK
clk => memory.data_a[9].CLK
clk => memory.data_a[8].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_addr[0] => LessThan0.IN32
write_addr[0] => memory.waddr_a[0].DATAIN
write_addr[0] => memory.WADDR
write_addr[1] => LessThan0.IN31
write_addr[1] => memory.waddr_a[1].DATAIN
write_addr[1] => memory.WADDR1
write_addr[2] => LessThan0.IN30
write_addr[2] => memory.waddr_a[2].DATAIN
write_addr[2] => memory.WADDR2
write_addr[3] => LessThan0.IN29
write_addr[3] => memory.waddr_a[3].DATAIN
write_addr[3] => memory.WADDR3
write_addr[4] => LessThan0.IN28
write_addr[4] => memory.waddr_a[4].DATAIN
write_addr[4] => memory.WADDR4
write_addr[5] => LessThan0.IN27
write_addr[6] => LessThan0.IN26
write_addr[7] => LessThan0.IN25
write_addr[8] => LessThan0.IN24
write_addr[9] => LessThan0.IN23
write_addr[10] => LessThan0.IN22
write_addr[11] => LessThan0.IN21
write_addr[12] => LessThan0.IN20
write_addr[13] => LessThan0.IN19
write_addr[14] => LessThan0.IN18
write_addr[15] => LessThan0.IN17
read_addr[0] => memory.RADDR
read_addr[1] => memory.RADDR1
read_addr[2] => memory.RADDR2
read_addr[3] => memory.RADDR3
read_addr[4] => memory.RADDR4
read_addr[5] => ~NO_FANOUT~
read_addr[6] => ~NO_FANOUT~
read_addr[7] => ~NO_FANOUT~
read_addr[8] => ~NO_FANOUT~
read_addr[9] => ~NO_FANOUT~
read_addr[10] => ~NO_FANOUT~
read_addr[11] => ~NO_FANOUT~
read_addr[12] => ~NO_FANOUT~
read_addr[13] => ~NO_FANOUT~
read_addr[14] => ~NO_FANOUT~
read_addr[15] => ~NO_FANOUT~
data_in[0] => memory.data_a[0].DATAIN
data_in[0] => memory.DATAIN
data_in[1] => memory.data_a[1].DATAIN
data_in[1] => memory.DATAIN1
data_in[2] => memory.data_a[2].DATAIN
data_in[2] => memory.DATAIN2
data_in[3] => memory.data_a[3].DATAIN
data_in[3] => memory.DATAIN3
data_in[4] => memory.data_a[4].DATAIN
data_in[4] => memory.DATAIN4
data_in[5] => memory.data_a[5].DATAIN
data_in[5] => memory.DATAIN5
data_in[6] => memory.data_a[6].DATAIN
data_in[6] => memory.DATAIN6
data_in[7] => memory.data_a[7].DATAIN
data_in[7] => memory.DATAIN7
data_in[8] => memory.data_a[8].DATAIN
data_in[8] => memory.DATAIN8
data_in[9] => memory.data_a[9].DATAIN
data_in[9] => memory.DATAIN9
data_in[10] => memory.data_a[10].DATAIN
data_in[10] => memory.DATAIN10
data_in[11] => memory.data_a[11].DATAIN
data_in[11] => memory.DATAIN11
data_in[12] => memory.data_a[12].DATAIN
data_in[12] => memory.DATAIN12
data_in[13] => memory.data_a[13].DATAIN
data_in[13] => memory.DATAIN13
data_in[14] => memory.data_a[14].DATAIN
data_in[14] => memory.DATAIN14
data_in[15] => memory.data_a[15].DATAIN
data_in[15] => memory.DATAIN15
data_in[16] => memory.data_a[16].DATAIN
data_in[16] => memory.DATAIN16
data_in[17] => memory.data_a[17].DATAIN
data_in[17] => memory.DATAIN17
data_in[18] => memory.data_a[18].DATAIN
data_in[18] => memory.DATAIN18
data_in[19] => memory.data_a[19].DATAIN
data_in[19] => memory.DATAIN19
data_in[20] => memory.data_a[20].DATAIN
data_in[20] => memory.DATAIN20
data_in[21] => memory.data_a[21].DATAIN
data_in[21] => memory.DATAIN21
data_in[22] => memory.data_a[22].DATAIN
data_in[22] => memory.DATAIN22
data_in[23] => memory.data_a[23].DATAIN
data_in[23] => memory.DATAIN23
data_in[24] => memory.data_a[24].DATAIN
data_in[24] => memory.DATAIN24
data_in[25] => memory.data_a[25].DATAIN
data_in[25] => memory.DATAIN25
data_in[26] => memory.data_a[26].DATAIN
data_in[26] => memory.DATAIN26
data_in[27] => memory.data_a[27].DATAIN
data_in[27] => memory.DATAIN27
data_in[28] => memory.data_a[28].DATAIN
data_in[28] => memory.DATAIN28
data_in[29] => memory.data_a[29].DATAIN
data_in[29] => memory.DATAIN29
data_in[30] => memory.data_a[30].DATAIN
data_in[30] => memory.DATAIN30
data_in[31] => memory.data_a[31].DATAIN
data_in[31] => memory.DATAIN31
write_enable => always1.IN1
data_out[0] <= memory.DATAOUT
data_out[1] <= memory.DATAOUT1
data_out[2] <= memory.DATAOUT2
data_out[3] <= memory.DATAOUT3
data_out[4] <= memory.DATAOUT4
data_out[5] <= memory.DATAOUT5
data_out[6] <= memory.DATAOUT6
data_out[7] <= memory.DATAOUT7
data_out[8] <= memory.DATAOUT8
data_out[9] <= memory.DATAOUT9
data_out[10] <= memory.DATAOUT10
data_out[11] <= memory.DATAOUT11
data_out[12] <= memory.DATAOUT12
data_out[13] <= memory.DATAOUT13
data_out[14] <= memory.DATAOUT14
data_out[15] <= memory.DATAOUT15
data_out[16] <= memory.DATAOUT16
data_out[17] <= memory.DATAOUT17
data_out[18] <= memory.DATAOUT18
data_out[19] <= memory.DATAOUT19
data_out[20] <= memory.DATAOUT20
data_out[21] <= memory.DATAOUT21
data_out[22] <= memory.DATAOUT22
data_out[23] <= memory.DATAOUT23
data_out[24] <= memory.DATAOUT24
data_out[25] <= memory.DATAOUT25
data_out[26] <= memory.DATAOUT26
data_out[27] <= memory.DATAOUT27
data_out[28] <= memory.DATAOUT28
data_out[29] <= memory.DATAOUT29
data_out[30] <= memory.DATAOUT30
data_out[31] <= memory.DATAOUT31


|neural_network_top|neural_network:nn|relu3_memory:relu3_mem
clk => memory.we_a.CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[31].CLK
clk => memory.data_a[30].CLK
clk => memory.data_a[29].CLK
clk => memory.data_a[28].CLK
clk => memory.data_a[27].CLK
clk => memory.data_a[26].CLK
clk => memory.data_a[25].CLK
clk => memory.data_a[24].CLK
clk => memory.data_a[23].CLK
clk => memory.data_a[22].CLK
clk => memory.data_a[21].CLK
clk => memory.data_a[20].CLK
clk => memory.data_a[19].CLK
clk => memory.data_a[18].CLK
clk => memory.data_a[17].CLK
clk => memory.data_a[16].CLK
clk => memory.data_a[15].CLK
clk => memory.data_a[14].CLK
clk => memory.data_a[13].CLK
clk => memory.data_a[12].CLK
clk => memory.data_a[11].CLK
clk => memory.data_a[10].CLK
clk => memory.data_a[9].CLK
clk => memory.data_a[8].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_addr[0] => LessThan0.IN32
write_addr[0] => memory.waddr_a[0].DATAIN
write_addr[0] => memory.WADDR
write_addr[1] => LessThan0.IN31
write_addr[1] => memory.waddr_a[1].DATAIN
write_addr[1] => memory.WADDR1
write_addr[2] => LessThan0.IN30
write_addr[2] => memory.waddr_a[2].DATAIN
write_addr[2] => memory.WADDR2
write_addr[3] => LessThan0.IN29
write_addr[3] => memory.waddr_a[3].DATAIN
write_addr[3] => memory.WADDR3
write_addr[4] => LessThan0.IN28
write_addr[4] => memory.waddr_a[4].DATAIN
write_addr[4] => memory.WADDR4
write_addr[5] => LessThan0.IN27
write_addr[5] => memory.waddr_a[5].DATAIN
write_addr[5] => memory.WADDR5
write_addr[6] => LessThan0.IN26
write_addr[7] => LessThan0.IN25
write_addr[8] => LessThan0.IN24
write_addr[9] => LessThan0.IN23
write_addr[10] => LessThan0.IN22
write_addr[11] => LessThan0.IN21
write_addr[12] => LessThan0.IN20
write_addr[13] => LessThan0.IN19
write_addr[14] => LessThan0.IN18
write_addr[15] => LessThan0.IN17
read_addr[0] => memory.RADDR
read_addr[1] => memory.RADDR1
read_addr[2] => memory.RADDR2
read_addr[3] => memory.RADDR3
read_addr[4] => memory.RADDR4
read_addr[5] => memory.RADDR5
read_addr[6] => ~NO_FANOUT~
read_addr[7] => ~NO_FANOUT~
read_addr[8] => ~NO_FANOUT~
read_addr[9] => ~NO_FANOUT~
read_addr[10] => ~NO_FANOUT~
read_addr[11] => ~NO_FANOUT~
read_addr[12] => ~NO_FANOUT~
read_addr[13] => ~NO_FANOUT~
read_addr[14] => ~NO_FANOUT~
read_addr[15] => ~NO_FANOUT~
data_in[0] => memory.data_a[0].DATAIN
data_in[0] => memory.DATAIN
data_in[1] => memory.data_a[1].DATAIN
data_in[1] => memory.DATAIN1
data_in[2] => memory.data_a[2].DATAIN
data_in[2] => memory.DATAIN2
data_in[3] => memory.data_a[3].DATAIN
data_in[3] => memory.DATAIN3
data_in[4] => memory.data_a[4].DATAIN
data_in[4] => memory.DATAIN4
data_in[5] => memory.data_a[5].DATAIN
data_in[5] => memory.DATAIN5
data_in[6] => memory.data_a[6].DATAIN
data_in[6] => memory.DATAIN6
data_in[7] => memory.data_a[7].DATAIN
data_in[7] => memory.DATAIN7
data_in[8] => memory.data_a[8].DATAIN
data_in[8] => memory.DATAIN8
data_in[9] => memory.data_a[9].DATAIN
data_in[9] => memory.DATAIN9
data_in[10] => memory.data_a[10].DATAIN
data_in[10] => memory.DATAIN10
data_in[11] => memory.data_a[11].DATAIN
data_in[11] => memory.DATAIN11
data_in[12] => memory.data_a[12].DATAIN
data_in[12] => memory.DATAIN12
data_in[13] => memory.data_a[13].DATAIN
data_in[13] => memory.DATAIN13
data_in[14] => memory.data_a[14].DATAIN
data_in[14] => memory.DATAIN14
data_in[15] => memory.data_a[15].DATAIN
data_in[15] => memory.DATAIN15
data_in[16] => memory.data_a[16].DATAIN
data_in[16] => memory.DATAIN16
data_in[17] => memory.data_a[17].DATAIN
data_in[17] => memory.DATAIN17
data_in[18] => memory.data_a[18].DATAIN
data_in[18] => memory.DATAIN18
data_in[19] => memory.data_a[19].DATAIN
data_in[19] => memory.DATAIN19
data_in[20] => memory.data_a[20].DATAIN
data_in[20] => memory.DATAIN20
data_in[21] => memory.data_a[21].DATAIN
data_in[21] => memory.DATAIN21
data_in[22] => memory.data_a[22].DATAIN
data_in[22] => memory.DATAIN22
data_in[23] => memory.data_a[23].DATAIN
data_in[23] => memory.DATAIN23
data_in[24] => memory.data_a[24].DATAIN
data_in[24] => memory.DATAIN24
data_in[25] => memory.data_a[25].DATAIN
data_in[25] => memory.DATAIN25
data_in[26] => memory.data_a[26].DATAIN
data_in[26] => memory.DATAIN26
data_in[27] => memory.data_a[27].DATAIN
data_in[27] => memory.DATAIN27
data_in[28] => memory.data_a[28].DATAIN
data_in[28] => memory.DATAIN28
data_in[29] => memory.data_a[29].DATAIN
data_in[29] => memory.DATAIN29
data_in[30] => memory.data_a[30].DATAIN
data_in[30] => memory.DATAIN30
data_in[31] => memory.data_a[31].DATAIN
data_in[31] => memory.DATAIN31
write_enable => always1.IN1
data_out[0] <= memory.DATAOUT
data_out[1] <= memory.DATAOUT1
data_out[2] <= memory.DATAOUT2
data_out[3] <= memory.DATAOUT3
data_out[4] <= memory.DATAOUT4
data_out[5] <= memory.DATAOUT5
data_out[6] <= memory.DATAOUT6
data_out[7] <= memory.DATAOUT7
data_out[8] <= memory.DATAOUT8
data_out[9] <= memory.DATAOUT9
data_out[10] <= memory.DATAOUT10
data_out[11] <= memory.DATAOUT11
data_out[12] <= memory.DATAOUT12
data_out[13] <= memory.DATAOUT13
data_out[14] <= memory.DATAOUT14
data_out[15] <= memory.DATAOUT15
data_out[16] <= memory.DATAOUT16
data_out[17] <= memory.DATAOUT17
data_out[18] <= memory.DATAOUT18
data_out[19] <= memory.DATAOUT19
data_out[20] <= memory.DATAOUT20
data_out[21] <= memory.DATAOUT21
data_out[22] <= memory.DATAOUT22
data_out[23] <= memory.DATAOUT23
data_out[24] <= memory.DATAOUT24
data_out[25] <= memory.DATAOUT25
data_out[26] <= memory.DATAOUT26
data_out[27] <= memory.DATAOUT27
data_out[28] <= memory.DATAOUT28
data_out[29] <= memory.DATAOUT29
data_out[30] <= memory.DATAOUT30
data_out[31] <= memory.DATAOUT31


|neural_network_top|neural_network:nn|mm4_memory:mm4_mem
clk => memory.we_a.CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[31].CLK
clk => memory.data_a[30].CLK
clk => memory.data_a[29].CLK
clk => memory.data_a[28].CLK
clk => memory.data_a[27].CLK
clk => memory.data_a[26].CLK
clk => memory.data_a[25].CLK
clk => memory.data_a[24].CLK
clk => memory.data_a[23].CLK
clk => memory.data_a[22].CLK
clk => memory.data_a[21].CLK
clk => memory.data_a[20].CLK
clk => memory.data_a[19].CLK
clk => memory.data_a[18].CLK
clk => memory.data_a[17].CLK
clk => memory.data_a[16].CLK
clk => memory.data_a[15].CLK
clk => memory.data_a[14].CLK
clk => memory.data_a[13].CLK
clk => memory.data_a[12].CLK
clk => memory.data_a[11].CLK
clk => memory.data_a[10].CLK
clk => memory.data_a[9].CLK
clk => memory.data_a[8].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_addr[0] => LessThan0.IN32
write_addr[0] => memory.waddr_a[0].DATAIN
write_addr[0] => memory.WADDR
write_addr[1] => LessThan0.IN31
write_addr[1] => memory.waddr_a[1].DATAIN
write_addr[1] => memory.WADDR1
write_addr[2] => LessThan0.IN30
write_addr[2] => memory.waddr_a[2].DATAIN
write_addr[2] => memory.WADDR2
write_addr[3] => LessThan0.IN29
write_addr[3] => memory.waddr_a[3].DATAIN
write_addr[3] => memory.WADDR3
write_addr[4] => LessThan0.IN28
write_addr[5] => LessThan0.IN27
write_addr[6] => LessThan0.IN26
write_addr[7] => LessThan0.IN25
write_addr[8] => LessThan0.IN24
write_addr[9] => LessThan0.IN23
write_addr[10] => LessThan0.IN22
write_addr[11] => LessThan0.IN21
write_addr[12] => LessThan0.IN20
write_addr[13] => LessThan0.IN19
write_addr[14] => LessThan0.IN18
write_addr[15] => LessThan0.IN17
read_addr[0] => memory.RADDR
read_addr[1] => memory.RADDR1
read_addr[2] => memory.RADDR2
read_addr[3] => memory.RADDR3
read_addr[4] => ~NO_FANOUT~
read_addr[5] => ~NO_FANOUT~
read_addr[6] => ~NO_FANOUT~
read_addr[7] => ~NO_FANOUT~
read_addr[8] => ~NO_FANOUT~
read_addr[9] => ~NO_FANOUT~
read_addr[10] => ~NO_FANOUT~
read_addr[11] => ~NO_FANOUT~
read_addr[12] => ~NO_FANOUT~
read_addr[13] => ~NO_FANOUT~
read_addr[14] => ~NO_FANOUT~
read_addr[15] => ~NO_FANOUT~
data_in[0] => memory.data_a[0].DATAIN
data_in[0] => memory.DATAIN
data_in[1] => memory.data_a[1].DATAIN
data_in[1] => memory.DATAIN1
data_in[2] => memory.data_a[2].DATAIN
data_in[2] => memory.DATAIN2
data_in[3] => memory.data_a[3].DATAIN
data_in[3] => memory.DATAIN3
data_in[4] => memory.data_a[4].DATAIN
data_in[4] => memory.DATAIN4
data_in[5] => memory.data_a[5].DATAIN
data_in[5] => memory.DATAIN5
data_in[6] => memory.data_a[6].DATAIN
data_in[6] => memory.DATAIN6
data_in[7] => memory.data_a[7].DATAIN
data_in[7] => memory.DATAIN7
data_in[8] => memory.data_a[8].DATAIN
data_in[8] => memory.DATAIN8
data_in[9] => memory.data_a[9].DATAIN
data_in[9] => memory.DATAIN9
data_in[10] => memory.data_a[10].DATAIN
data_in[10] => memory.DATAIN10
data_in[11] => memory.data_a[11].DATAIN
data_in[11] => memory.DATAIN11
data_in[12] => memory.data_a[12].DATAIN
data_in[12] => memory.DATAIN12
data_in[13] => memory.data_a[13].DATAIN
data_in[13] => memory.DATAIN13
data_in[14] => memory.data_a[14].DATAIN
data_in[14] => memory.DATAIN14
data_in[15] => memory.data_a[15].DATAIN
data_in[15] => memory.DATAIN15
data_in[16] => memory.data_a[16].DATAIN
data_in[16] => memory.DATAIN16
data_in[17] => memory.data_a[17].DATAIN
data_in[17] => memory.DATAIN17
data_in[18] => memory.data_a[18].DATAIN
data_in[18] => memory.DATAIN18
data_in[19] => memory.data_a[19].DATAIN
data_in[19] => memory.DATAIN19
data_in[20] => memory.data_a[20].DATAIN
data_in[20] => memory.DATAIN20
data_in[21] => memory.data_a[21].DATAIN
data_in[21] => memory.DATAIN21
data_in[22] => memory.data_a[22].DATAIN
data_in[22] => memory.DATAIN22
data_in[23] => memory.data_a[23].DATAIN
data_in[23] => memory.DATAIN23
data_in[24] => memory.data_a[24].DATAIN
data_in[24] => memory.DATAIN24
data_in[25] => memory.data_a[25].DATAIN
data_in[25] => memory.DATAIN25
data_in[26] => memory.data_a[26].DATAIN
data_in[26] => memory.DATAIN26
data_in[27] => memory.data_a[27].DATAIN
data_in[27] => memory.DATAIN27
data_in[28] => memory.data_a[28].DATAIN
data_in[28] => memory.DATAIN28
data_in[29] => memory.data_a[29].DATAIN
data_in[29] => memory.DATAIN29
data_in[30] => memory.data_a[30].DATAIN
data_in[30] => memory.DATAIN30
data_in[31] => memory.data_a[31].DATAIN
data_in[31] => memory.DATAIN31
write_enable => always1.IN1
data_out[0] <= memory.DATAOUT
data_out[1] <= memory.DATAOUT1
data_out[2] <= memory.DATAOUT2
data_out[3] <= memory.DATAOUT3
data_out[4] <= memory.DATAOUT4
data_out[5] <= memory.DATAOUT5
data_out[6] <= memory.DATAOUT6
data_out[7] <= memory.DATAOUT7
data_out[8] <= memory.DATAOUT8
data_out[9] <= memory.DATAOUT9
data_out[10] <= memory.DATAOUT10
data_out[11] <= memory.DATAOUT11
data_out[12] <= memory.DATAOUT12
data_out[13] <= memory.DATAOUT13
data_out[14] <= memory.DATAOUT14
data_out[15] <= memory.DATAOUT15
data_out[16] <= memory.DATAOUT16
data_out[17] <= memory.DATAOUT17
data_out[18] <= memory.DATAOUT18
data_out[19] <= memory.DATAOUT19
data_out[20] <= memory.DATAOUT20
data_out[21] <= memory.DATAOUT21
data_out[22] <= memory.DATAOUT22
data_out[23] <= memory.DATAOUT23
data_out[24] <= memory.DATAOUT24
data_out[25] <= memory.DATAOUT25
data_out[26] <= memory.DATAOUT26
data_out[27] <= memory.DATAOUT27
data_out[28] <= memory.DATAOUT28
data_out[29] <= memory.DATAOUT29
data_out[30] <= memory.DATAOUT30
data_out[31] <= memory.DATAOUT31


|neural_network_top|neural_network:nn|matrix_multiply:mm1
clk => output_data[0]~reg0.CLK
clk => output_data[1]~reg0.CLK
clk => output_data[2]~reg0.CLK
clk => output_data[3]~reg0.CLK
clk => output_data[4]~reg0.CLK
clk => output_data[5]~reg0.CLK
clk => output_data[6]~reg0.CLK
clk => output_data[7]~reg0.CLK
clk => output_data[8]~reg0.CLK
clk => output_data[9]~reg0.CLK
clk => output_data[10]~reg0.CLK
clk => output_data[11]~reg0.CLK
clk => output_data[12]~reg0.CLK
clk => output_data[13]~reg0.CLK
clk => output_data[14]~reg0.CLK
clk => output_data[15]~reg0.CLK
clk => output_data[16]~reg0.CLK
clk => output_data[17]~reg0.CLK
clk => output_data[18]~reg0.CLK
clk => output_data[19]~reg0.CLK
clk => output_data[20]~reg0.CLK
clk => output_data[21]~reg0.CLK
clk => output_data[22]~reg0.CLK
clk => output_data[23]~reg0.CLK
clk => output_data[24]~reg0.CLK
clk => output_data[25]~reg0.CLK
clk => output_data[26]~reg0.CLK
clk => output_data[27]~reg0.CLK
clk => output_data[28]~reg0.CLK
clk => output_data[29]~reg0.CLK
clk => output_data[30]~reg0.CLK
clk => output_data[31]~reg0.CLK
clk => output_addr[0]~reg0.CLK
clk => output_addr[1]~reg0.CLK
clk => output_addr[2]~reg0.CLK
clk => output_addr[3]~reg0.CLK
clk => output_addr[4]~reg0.CLK
clk => output_addr[5]~reg0.CLK
clk => output_addr[6]~reg0.CLK
clk => output_addr[7]~reg0.CLK
clk => output_addr[8]~reg0.CLK
clk => output_addr[9]~reg0.CLK
clk => output_addr[10]~reg0.CLK
clk => output_addr[11]~reg0.CLK
clk => output_addr[12]~reg0.CLK
clk => output_addr[13]~reg0.CLK
clk => output_addr[14]~reg0.CLK
clk => output_addr[15]~reg0.CLK
clk => weight_addr[0]~reg0.CLK
clk => weight_addr[1]~reg0.CLK
clk => weight_addr[2]~reg0.CLK
clk => weight_addr[3]~reg0.CLK
clk => weight_addr[4]~reg0.CLK
clk => weight_addr[5]~reg0.CLK
clk => weight_addr[6]~reg0.CLK
clk => weight_addr[7]~reg0.CLK
clk => weight_addr[8]~reg0.CLK
clk => weight_addr[9]~reg0.CLK
clk => weight_addr[10]~reg0.CLK
clk => weight_addr[11]~reg0.CLK
clk => weight_addr[12]~reg0.CLK
clk => weight_addr[13]~reg0.CLK
clk => weight_addr[14]~reg0.CLK
clk => weight_addr[15]~reg0.CLK
clk => input_addr[0]~reg0.CLK
clk => input_addr[1]~reg0.CLK
clk => input_addr[2]~reg0.CLK
clk => input_addr[3]~reg0.CLK
clk => input_addr[4]~reg0.CLK
clk => input_addr[5]~reg0.CLK
clk => input_addr[6]~reg0.CLK
clk => input_addr[7]~reg0.CLK
clk => input_addr[8]~reg0.CLK
clk => input_addr[9]~reg0.CLK
clk => input_addr[10]~reg0.CLK
clk => input_addr[11]~reg0.CLK
clk => input_addr[12]~reg0.CLK
clk => input_addr[13]~reg0.CLK
clk => input_addr[14]~reg0.CLK
clk => input_addr[15]~reg0.CLK
clk => first_mult.CLK
clk => wait_cycle.CLK
clk => write_enable~reg0.CLK
clk => last_calc_done.CLK
clk => final_store_done.CLK
clk => done~reg0.CLK
clk => temp_sum[0].CLK
clk => temp_sum[1].CLK
clk => temp_sum[2].CLK
clk => temp_sum[3].CLK
clk => temp_sum[4].CLK
clk => temp_sum[5].CLK
clk => temp_sum[6].CLK
clk => temp_sum[7].CLK
clk => temp_sum[8].CLK
clk => temp_sum[9].CLK
clk => temp_sum[10].CLK
clk => temp_sum[11].CLK
clk => temp_sum[12].CLK
clk => temp_sum[13].CLK
clk => temp_sum[14].CLK
clk => temp_sum[15].CLK
clk => temp_sum[16].CLK
clk => temp_sum[17].CLK
clk => temp_sum[18].CLK
clk => temp_sum[19].CLK
clk => temp_sum[20].CLK
clk => temp_sum[21].CLK
clk => temp_sum[22].CLK
clk => temp_sum[23].CLK
clk => temp_sum[24].CLK
clk => temp_sum[25].CLK
clk => temp_sum[26].CLK
clk => temp_sum[27].CLK
clk => temp_sum[28].CLK
clk => temp_sum[29].CLK
clk => temp_sum[30].CLK
clk => temp_sum[31].CLK
clk => p[0].CLK
clk => p[1].CLK
clk => p[2].CLK
clk => p[3].CLK
clk => p[4].CLK
clk => p[5].CLK
clk => p[6].CLK
clk => p[7].CLK
clk => p[8].CLK
clk => p[9].CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => j[8].CLK
clk => j[9].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => i[8].CLK
clk => i[9].CLK
clk => current_state~1.DATAIN
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => done.OUTPUTSELECT
start => final_store_done.OUTPUTSELECT
start => last_calc_done.OUTPUTSELECT
start => write_enable.OUTPUTSELECT
start => wait_cycle.OUTPUTSELECT
start => first_mult.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => Selector1.IN2
start => Selector0.IN2
m[0] => Add3.IN20
m[1] => Add3.IN19
m[2] => Add3.IN18
m[3] => Add3.IN17
m[4] => Add3.IN16
m[5] => Add3.IN15
m[6] => Add3.IN14
m[7] => Add3.IN13
m[8] => Add3.IN12
m[9] => Add3.IN11
n[0] => Mult0.IN9
n[0] => Add4.IN20
n[0] => Mult4.IN20
n[1] => Mult0.IN8
n[1] => Add4.IN19
n[1] => Mult4.IN19
n[2] => Mult0.IN7
n[2] => Add4.IN18
n[2] => Mult4.IN18
n[3] => Mult0.IN6
n[3] => Add4.IN17
n[3] => Mult4.IN17
n[4] => Mult0.IN5
n[4] => Add4.IN16
n[4] => Mult4.IN16
n[5] => Mult0.IN4
n[5] => Add4.IN15
n[5] => Mult4.IN15
n[6] => Mult0.IN3
n[6] => Add4.IN14
n[6] => Mult4.IN14
n[7] => Mult0.IN2
n[7] => Add4.IN13
n[7] => Mult4.IN13
n[8] => Mult0.IN1
n[8] => Add4.IN12
n[8] => Mult4.IN12
n[9] => Mult0.IN0
n[9] => Add4.IN11
n[9] => Mult4.IN11
k[0] => Add0.IN20
k[0] => Mult2.IN20
k[0] => Mult3.IN9
k[1] => Add0.IN19
k[1] => Mult2.IN19
k[1] => Mult3.IN8
k[2] => Add0.IN18
k[2] => Mult2.IN18
k[2] => Mult3.IN7
k[3] => Add0.IN17
k[3] => Mult2.IN17
k[3] => Mult3.IN6
k[4] => Add0.IN16
k[4] => Mult2.IN16
k[4] => Mult3.IN5
k[5] => Add0.IN15
k[5] => Mult2.IN15
k[5] => Mult3.IN4
k[6] => Add0.IN14
k[6] => Mult2.IN14
k[6] => Mult3.IN3
k[7] => Add0.IN13
k[7] => Mult2.IN13
k[7] => Mult3.IN2
k[8] => Add0.IN12
k[8] => Mult2.IN12
k[8] => Mult3.IN1
k[9] => Add0.IN11
k[9] => Mult2.IN11
k[9] => Mult3.IN0
input_addr[0] <= input_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[1] <= input_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[2] <= input_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[3] <= input_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[4] <= input_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[5] <= input_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[6] <= input_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[7] <= input_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[8] <= input_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[9] <= input_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[10] <= input_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[11] <= input_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[12] <= input_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[13] <= input_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[14] <= input_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[15] <= input_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_data[0] => Mult1.IN31
input_data[1] => Mult1.IN30
input_data[2] => Mult1.IN29
input_data[3] => Mult1.IN28
input_data[4] => Mult1.IN27
input_data[5] => Mult1.IN26
input_data[6] => Mult1.IN25
input_data[7] => Mult1.IN24
input_data[8] => Mult1.IN23
input_data[9] => Mult1.IN22
input_data[10] => Mult1.IN21
input_data[11] => Mult1.IN20
input_data[12] => Mult1.IN19
input_data[13] => Mult1.IN18
input_data[14] => Mult1.IN17
input_data[15] => Mult1.IN16
input_data[16] => Mult1.IN15
input_data[17] => Mult1.IN14
input_data[18] => Mult1.IN13
input_data[19] => Mult1.IN12
input_data[20] => Mult1.IN11
input_data[21] => Mult1.IN10
input_data[22] => Mult1.IN9
input_data[23] => Mult1.IN8
input_data[24] => Mult1.IN7
input_data[25] => Mult1.IN6
input_data[26] => Mult1.IN5
input_data[27] => Mult1.IN4
input_data[28] => Mult1.IN3
input_data[29] => Mult1.IN2
input_data[30] => Mult1.IN1
input_data[31] => Mult1.IN0
weight_addr[0] <= weight_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[1] <= weight_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[2] <= weight_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[3] <= weight_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[4] <= weight_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[5] <= weight_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[6] <= weight_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[7] <= weight_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[8] <= weight_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[9] <= weight_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[10] <= weight_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[11] <= weight_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[12] <= weight_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[13] <= weight_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[14] <= weight_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[15] <= weight_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_data[0] => Mult1.IN63
weight_data[1] => Mult1.IN62
weight_data[2] => Mult1.IN61
weight_data[3] => Mult1.IN60
weight_data[4] => Mult1.IN59
weight_data[5] => Mult1.IN58
weight_data[6] => Mult1.IN57
weight_data[7] => Mult1.IN56
weight_data[8] => Mult1.IN55
weight_data[9] => Mult1.IN54
weight_data[10] => Mult1.IN53
weight_data[11] => Mult1.IN52
weight_data[12] => Mult1.IN51
weight_data[13] => Mult1.IN50
weight_data[14] => Mult1.IN49
weight_data[15] => Mult1.IN48
weight_data[16] => Mult1.IN47
weight_data[17] => Mult1.IN46
weight_data[18] => Mult1.IN45
weight_data[19] => Mult1.IN44
weight_data[20] => Mult1.IN43
weight_data[21] => Mult1.IN42
weight_data[22] => Mult1.IN41
weight_data[23] => Mult1.IN40
weight_data[24] => Mult1.IN39
weight_data[25] => Mult1.IN38
weight_data[26] => Mult1.IN37
weight_data[27] => Mult1.IN36
weight_data[28] => Mult1.IN35
weight_data[29] => Mult1.IN34
weight_data[30] => Mult1.IN33
weight_data[31] => Mult1.IN32
output_addr[0] <= output_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[1] <= output_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[2] <= output_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[3] <= output_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[4] <= output_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[5] <= output_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[6] <= output_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[7] <= output_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[8] <= output_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[9] <= output_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[10] <= output_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[11] <= output_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[12] <= output_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[13] <= output_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[14] <= output_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[15] <= output_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[0] <= output_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[16] <= output_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[17] <= output_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[18] <= output_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[19] <= output_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[20] <= output_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[21] <= output_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[22] <= output_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[23] <= output_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[24] <= output_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[25] <= output_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[26] <= output_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[27] <= output_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[28] <= output_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[29] <= output_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[30] <= output_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[31] <= output_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_enable <= write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|neural_network_top|neural_network:nn|relu:relu1
clk => output_data[0]~reg0.CLK
clk => output_data[1]~reg0.CLK
clk => output_data[2]~reg0.CLK
clk => output_data[3]~reg0.CLK
clk => output_data[4]~reg0.CLK
clk => output_data[5]~reg0.CLK
clk => output_data[6]~reg0.CLK
clk => output_data[7]~reg0.CLK
clk => output_data[8]~reg0.CLK
clk => output_data[9]~reg0.CLK
clk => output_data[10]~reg0.CLK
clk => output_data[11]~reg0.CLK
clk => output_data[12]~reg0.CLK
clk => output_data[13]~reg0.CLK
clk => output_data[14]~reg0.CLK
clk => output_data[15]~reg0.CLK
clk => output_data[16]~reg0.CLK
clk => output_data[17]~reg0.CLK
clk => output_data[18]~reg0.CLK
clk => output_data[19]~reg0.CLK
clk => output_data[20]~reg0.CLK
clk => output_data[21]~reg0.CLK
clk => output_data[22]~reg0.CLK
clk => output_data[23]~reg0.CLK
clk => output_data[24]~reg0.CLK
clk => output_data[25]~reg0.CLK
clk => output_data[26]~reg0.CLK
clk => output_data[27]~reg0.CLK
clk => output_data[28]~reg0.CLK
clk => output_data[29]~reg0.CLK
clk => output_data[30]~reg0.CLK
clk => output_data[31]~reg0.CLK
clk => output_addr[0]~reg0.CLK
clk => output_addr[1]~reg0.CLK
clk => output_addr[2]~reg0.CLK
clk => output_addr[3]~reg0.CLK
clk => output_addr[4]~reg0.CLK
clk => output_addr[5]~reg0.CLK
clk => output_addr[6]~reg0.CLK
clk => output_addr[7]~reg0.CLK
clk => output_addr[8]~reg0.CLK
clk => output_addr[9]~reg0.CLK
clk => output_addr[10]~reg0.CLK
clk => output_addr[11]~reg0.CLK
clk => output_addr[12]~reg0.CLK
clk => output_addr[13]~reg0.CLK
clk => output_addr[14]~reg0.CLK
clk => output_addr[15]~reg0.CLK
clk => input_addr[0]~reg0.CLK
clk => input_addr[1]~reg0.CLK
clk => input_addr[2]~reg0.CLK
clk => input_addr[3]~reg0.CLK
clk => input_addr[4]~reg0.CLK
clk => input_addr[5]~reg0.CLK
clk => input_addr[6]~reg0.CLK
clk => input_addr[7]~reg0.CLK
clk => input_addr[8]~reg0.CLK
clk => input_addr[9]~reg0.CLK
clk => input_addr[10]~reg0.CLK
clk => input_addr[11]~reg0.CLK
clk => input_addr[12]~reg0.CLK
clk => input_addr[13]~reg0.CLK
clk => input_addr[14]~reg0.CLK
clk => input_addr[15]~reg0.CLK
clk => wait_cycle.CLK
clk => write_enable~reg0.CLK
clk => final_store_done.CLK
clk => done~reg0.CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => i[8].CLK
clk => i[9].CLK
clk => current_state~1.DATAIN
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => done.OUTPUTSELECT
start => final_store_done.OUTPUTSELECT
start => write_enable.OUTPUTSELECT
start => wait_cycle.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => Selector1.IN2
start => Selector0.IN2
d[0] => Add0.IN20
d[1] => Add0.IN19
d[2] => Add0.IN18
d[3] => Add0.IN17
d[4] => Add0.IN16
d[5] => Add0.IN15
d[6] => Add0.IN14
d[7] => Add0.IN13
d[8] => Add0.IN12
d[9] => Add0.IN11
input_addr[0] <= input_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[1] <= input_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[2] <= input_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[3] <= input_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[4] <= input_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[5] <= input_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[6] <= input_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[7] <= input_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[8] <= input_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[9] <= input_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[10] <= input_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[11] <= input_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[12] <= input_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[13] <= input_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[14] <= input_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[15] <= input_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_data[0] => output_data.DATAA
input_data[1] => output_data.DATAA
input_data[2] => output_data.DATAA
input_data[3] => output_data.DATAA
input_data[4] => output_data.DATAA
input_data[5] => output_data.DATAA
input_data[6] => output_data.DATAA
input_data[7] => output_data.DATAA
input_data[8] => output_data.DATAA
input_data[9] => output_data.DATAA
input_data[10] => output_data.DATAA
input_data[11] => output_data.DATAA
input_data[12] => output_data.DATAA
input_data[13] => output_data.DATAA
input_data[14] => output_data.DATAA
input_data[15] => output_data.DATAA
input_data[16] => output_data.DATAA
input_data[17] => output_data.DATAA
input_data[18] => output_data.DATAA
input_data[19] => output_data.DATAA
input_data[20] => output_data.DATAA
input_data[21] => output_data.DATAA
input_data[22] => output_data.DATAA
input_data[23] => output_data.DATAA
input_data[24] => output_data.DATAA
input_data[25] => output_data.DATAA
input_data[26] => output_data.DATAA
input_data[27] => output_data.DATAA
input_data[28] => output_data.DATAA
input_data[29] => output_data.DATAA
input_data[30] => output_data.DATAA
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
output_addr[0] <= output_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[1] <= output_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[2] <= output_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[3] <= output_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[4] <= output_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[5] <= output_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[6] <= output_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[7] <= output_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[8] <= output_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[9] <= output_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[10] <= output_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[11] <= output_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[12] <= output_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[13] <= output_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[14] <= output_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[15] <= output_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[0] <= output_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[16] <= output_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[17] <= output_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[18] <= output_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[19] <= output_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[20] <= output_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[21] <= output_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[22] <= output_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[23] <= output_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[24] <= output_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[25] <= output_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[26] <= output_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[27] <= output_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[28] <= output_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[29] <= output_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[30] <= output_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[31] <= output_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_enable <= write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|neural_network_top|neural_network:nn|matrix_multiply:mm2
clk => output_data[0]~reg0.CLK
clk => output_data[1]~reg0.CLK
clk => output_data[2]~reg0.CLK
clk => output_data[3]~reg0.CLK
clk => output_data[4]~reg0.CLK
clk => output_data[5]~reg0.CLK
clk => output_data[6]~reg0.CLK
clk => output_data[7]~reg0.CLK
clk => output_data[8]~reg0.CLK
clk => output_data[9]~reg0.CLK
clk => output_data[10]~reg0.CLK
clk => output_data[11]~reg0.CLK
clk => output_data[12]~reg0.CLK
clk => output_data[13]~reg0.CLK
clk => output_data[14]~reg0.CLK
clk => output_data[15]~reg0.CLK
clk => output_data[16]~reg0.CLK
clk => output_data[17]~reg0.CLK
clk => output_data[18]~reg0.CLK
clk => output_data[19]~reg0.CLK
clk => output_data[20]~reg0.CLK
clk => output_data[21]~reg0.CLK
clk => output_data[22]~reg0.CLK
clk => output_data[23]~reg0.CLK
clk => output_data[24]~reg0.CLK
clk => output_data[25]~reg0.CLK
clk => output_data[26]~reg0.CLK
clk => output_data[27]~reg0.CLK
clk => output_data[28]~reg0.CLK
clk => output_data[29]~reg0.CLK
clk => output_data[30]~reg0.CLK
clk => output_data[31]~reg0.CLK
clk => output_addr[0]~reg0.CLK
clk => output_addr[1]~reg0.CLK
clk => output_addr[2]~reg0.CLK
clk => output_addr[3]~reg0.CLK
clk => output_addr[4]~reg0.CLK
clk => output_addr[5]~reg0.CLK
clk => output_addr[6]~reg0.CLK
clk => output_addr[7]~reg0.CLK
clk => output_addr[8]~reg0.CLK
clk => output_addr[9]~reg0.CLK
clk => output_addr[10]~reg0.CLK
clk => output_addr[11]~reg0.CLK
clk => output_addr[12]~reg0.CLK
clk => output_addr[13]~reg0.CLK
clk => output_addr[14]~reg0.CLK
clk => output_addr[15]~reg0.CLK
clk => weight_addr[0]~reg0.CLK
clk => weight_addr[1]~reg0.CLK
clk => weight_addr[2]~reg0.CLK
clk => weight_addr[3]~reg0.CLK
clk => weight_addr[4]~reg0.CLK
clk => weight_addr[5]~reg0.CLK
clk => weight_addr[6]~reg0.CLK
clk => weight_addr[7]~reg0.CLK
clk => weight_addr[8]~reg0.CLK
clk => weight_addr[9]~reg0.CLK
clk => weight_addr[10]~reg0.CLK
clk => weight_addr[11]~reg0.CLK
clk => weight_addr[12]~reg0.CLK
clk => weight_addr[13]~reg0.CLK
clk => weight_addr[14]~reg0.CLK
clk => weight_addr[15]~reg0.CLK
clk => input_addr[0]~reg0.CLK
clk => input_addr[1]~reg0.CLK
clk => input_addr[2]~reg0.CLK
clk => input_addr[3]~reg0.CLK
clk => input_addr[4]~reg0.CLK
clk => input_addr[5]~reg0.CLK
clk => input_addr[6]~reg0.CLK
clk => input_addr[7]~reg0.CLK
clk => input_addr[8]~reg0.CLK
clk => input_addr[9]~reg0.CLK
clk => input_addr[10]~reg0.CLK
clk => input_addr[11]~reg0.CLK
clk => input_addr[12]~reg0.CLK
clk => input_addr[13]~reg0.CLK
clk => input_addr[14]~reg0.CLK
clk => input_addr[15]~reg0.CLK
clk => first_mult.CLK
clk => wait_cycle.CLK
clk => write_enable~reg0.CLK
clk => last_calc_done.CLK
clk => final_store_done.CLK
clk => done~reg0.CLK
clk => temp_sum[0].CLK
clk => temp_sum[1].CLK
clk => temp_sum[2].CLK
clk => temp_sum[3].CLK
clk => temp_sum[4].CLK
clk => temp_sum[5].CLK
clk => temp_sum[6].CLK
clk => temp_sum[7].CLK
clk => temp_sum[8].CLK
clk => temp_sum[9].CLK
clk => temp_sum[10].CLK
clk => temp_sum[11].CLK
clk => temp_sum[12].CLK
clk => temp_sum[13].CLK
clk => temp_sum[14].CLK
clk => temp_sum[15].CLK
clk => temp_sum[16].CLK
clk => temp_sum[17].CLK
clk => temp_sum[18].CLK
clk => temp_sum[19].CLK
clk => temp_sum[20].CLK
clk => temp_sum[21].CLK
clk => temp_sum[22].CLK
clk => temp_sum[23].CLK
clk => temp_sum[24].CLK
clk => temp_sum[25].CLK
clk => temp_sum[26].CLK
clk => temp_sum[27].CLK
clk => temp_sum[28].CLK
clk => temp_sum[29].CLK
clk => temp_sum[30].CLK
clk => temp_sum[31].CLK
clk => p[0].CLK
clk => p[1].CLK
clk => p[2].CLK
clk => p[3].CLK
clk => p[4].CLK
clk => p[5].CLK
clk => p[6].CLK
clk => p[7].CLK
clk => p[8].CLK
clk => p[9].CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => j[8].CLK
clk => j[9].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => i[8].CLK
clk => i[9].CLK
clk => current_state~1.DATAIN
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => done.OUTPUTSELECT
start => final_store_done.OUTPUTSELECT
start => last_calc_done.OUTPUTSELECT
start => write_enable.OUTPUTSELECT
start => wait_cycle.OUTPUTSELECT
start => first_mult.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => Selector1.IN2
start => Selector0.IN2
m[0] => Add3.IN20
m[1] => Add3.IN19
m[2] => Add3.IN18
m[3] => Add3.IN17
m[4] => Add3.IN16
m[5] => Add3.IN15
m[6] => Add3.IN14
m[7] => Add3.IN13
m[8] => Add3.IN12
m[9] => Add3.IN11
n[0] => Mult0.IN9
n[0] => Add4.IN20
n[0] => Mult4.IN20
n[1] => Mult0.IN8
n[1] => Add4.IN19
n[1] => Mult4.IN19
n[2] => Mult0.IN7
n[2] => Add4.IN18
n[2] => Mult4.IN18
n[3] => Mult0.IN6
n[3] => Add4.IN17
n[3] => Mult4.IN17
n[4] => Mult0.IN5
n[4] => Add4.IN16
n[4] => Mult4.IN16
n[5] => Mult0.IN4
n[5] => Add4.IN15
n[5] => Mult4.IN15
n[6] => Mult0.IN3
n[6] => Add4.IN14
n[6] => Mult4.IN14
n[7] => Mult0.IN2
n[7] => Add4.IN13
n[7] => Mult4.IN13
n[8] => Mult0.IN1
n[8] => Add4.IN12
n[8] => Mult4.IN12
n[9] => Mult0.IN0
n[9] => Add4.IN11
n[9] => Mult4.IN11
k[0] => Add0.IN20
k[0] => Mult2.IN20
k[0] => Mult3.IN9
k[1] => Add0.IN19
k[1] => Mult2.IN19
k[1] => Mult3.IN8
k[2] => Add0.IN18
k[2] => Mult2.IN18
k[2] => Mult3.IN7
k[3] => Add0.IN17
k[3] => Mult2.IN17
k[3] => Mult3.IN6
k[4] => Add0.IN16
k[4] => Mult2.IN16
k[4] => Mult3.IN5
k[5] => Add0.IN15
k[5] => Mult2.IN15
k[5] => Mult3.IN4
k[6] => Add0.IN14
k[6] => Mult2.IN14
k[6] => Mult3.IN3
k[7] => Add0.IN13
k[7] => Mult2.IN13
k[7] => Mult3.IN2
k[8] => Add0.IN12
k[8] => Mult2.IN12
k[8] => Mult3.IN1
k[9] => Add0.IN11
k[9] => Mult2.IN11
k[9] => Mult3.IN0
input_addr[0] <= input_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[1] <= input_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[2] <= input_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[3] <= input_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[4] <= input_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[5] <= input_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[6] <= input_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[7] <= input_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[8] <= input_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[9] <= input_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[10] <= input_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[11] <= input_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[12] <= input_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[13] <= input_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[14] <= input_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[15] <= input_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_data[0] => Mult1.IN31
input_data[1] => Mult1.IN30
input_data[2] => Mult1.IN29
input_data[3] => Mult1.IN28
input_data[4] => Mult1.IN27
input_data[5] => Mult1.IN26
input_data[6] => Mult1.IN25
input_data[7] => Mult1.IN24
input_data[8] => Mult1.IN23
input_data[9] => Mult1.IN22
input_data[10] => Mult1.IN21
input_data[11] => Mult1.IN20
input_data[12] => Mult1.IN19
input_data[13] => Mult1.IN18
input_data[14] => Mult1.IN17
input_data[15] => Mult1.IN16
input_data[16] => Mult1.IN15
input_data[17] => Mult1.IN14
input_data[18] => Mult1.IN13
input_data[19] => Mult1.IN12
input_data[20] => Mult1.IN11
input_data[21] => Mult1.IN10
input_data[22] => Mult1.IN9
input_data[23] => Mult1.IN8
input_data[24] => Mult1.IN7
input_data[25] => Mult1.IN6
input_data[26] => Mult1.IN5
input_data[27] => Mult1.IN4
input_data[28] => Mult1.IN3
input_data[29] => Mult1.IN2
input_data[30] => Mult1.IN1
input_data[31] => Mult1.IN0
weight_addr[0] <= weight_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[1] <= weight_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[2] <= weight_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[3] <= weight_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[4] <= weight_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[5] <= weight_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[6] <= weight_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[7] <= weight_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[8] <= weight_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[9] <= weight_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[10] <= weight_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[11] <= weight_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[12] <= weight_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[13] <= weight_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[14] <= weight_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[15] <= weight_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_data[0] => Mult1.IN63
weight_data[1] => Mult1.IN62
weight_data[2] => Mult1.IN61
weight_data[3] => Mult1.IN60
weight_data[4] => Mult1.IN59
weight_data[5] => Mult1.IN58
weight_data[6] => Mult1.IN57
weight_data[7] => Mult1.IN56
weight_data[8] => Mult1.IN55
weight_data[9] => Mult1.IN54
weight_data[10] => Mult1.IN53
weight_data[11] => Mult1.IN52
weight_data[12] => Mult1.IN51
weight_data[13] => Mult1.IN50
weight_data[14] => Mult1.IN49
weight_data[15] => Mult1.IN48
weight_data[16] => Mult1.IN47
weight_data[17] => Mult1.IN46
weight_data[18] => Mult1.IN45
weight_data[19] => Mult1.IN44
weight_data[20] => Mult1.IN43
weight_data[21] => Mult1.IN42
weight_data[22] => Mult1.IN41
weight_data[23] => Mult1.IN40
weight_data[24] => Mult1.IN39
weight_data[25] => Mult1.IN38
weight_data[26] => Mult1.IN37
weight_data[27] => Mult1.IN36
weight_data[28] => Mult1.IN35
weight_data[29] => Mult1.IN34
weight_data[30] => Mult1.IN33
weight_data[31] => Mult1.IN32
output_addr[0] <= output_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[1] <= output_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[2] <= output_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[3] <= output_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[4] <= output_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[5] <= output_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[6] <= output_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[7] <= output_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[8] <= output_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[9] <= output_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[10] <= output_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[11] <= output_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[12] <= output_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[13] <= output_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[14] <= output_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[15] <= output_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[0] <= output_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[16] <= output_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[17] <= output_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[18] <= output_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[19] <= output_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[20] <= output_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[21] <= output_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[22] <= output_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[23] <= output_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[24] <= output_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[25] <= output_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[26] <= output_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[27] <= output_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[28] <= output_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[29] <= output_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[30] <= output_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[31] <= output_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_enable <= write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|neural_network_top|neural_network:nn|relu:relu2
clk => output_data[0]~reg0.CLK
clk => output_data[1]~reg0.CLK
clk => output_data[2]~reg0.CLK
clk => output_data[3]~reg0.CLK
clk => output_data[4]~reg0.CLK
clk => output_data[5]~reg0.CLK
clk => output_data[6]~reg0.CLK
clk => output_data[7]~reg0.CLK
clk => output_data[8]~reg0.CLK
clk => output_data[9]~reg0.CLK
clk => output_data[10]~reg0.CLK
clk => output_data[11]~reg0.CLK
clk => output_data[12]~reg0.CLK
clk => output_data[13]~reg0.CLK
clk => output_data[14]~reg0.CLK
clk => output_data[15]~reg0.CLK
clk => output_data[16]~reg0.CLK
clk => output_data[17]~reg0.CLK
clk => output_data[18]~reg0.CLK
clk => output_data[19]~reg0.CLK
clk => output_data[20]~reg0.CLK
clk => output_data[21]~reg0.CLK
clk => output_data[22]~reg0.CLK
clk => output_data[23]~reg0.CLK
clk => output_data[24]~reg0.CLK
clk => output_data[25]~reg0.CLK
clk => output_data[26]~reg0.CLK
clk => output_data[27]~reg0.CLK
clk => output_data[28]~reg0.CLK
clk => output_data[29]~reg0.CLK
clk => output_data[30]~reg0.CLK
clk => output_data[31]~reg0.CLK
clk => output_addr[0]~reg0.CLK
clk => output_addr[1]~reg0.CLK
clk => output_addr[2]~reg0.CLK
clk => output_addr[3]~reg0.CLK
clk => output_addr[4]~reg0.CLK
clk => output_addr[5]~reg0.CLK
clk => output_addr[6]~reg0.CLK
clk => output_addr[7]~reg0.CLK
clk => output_addr[8]~reg0.CLK
clk => output_addr[9]~reg0.CLK
clk => output_addr[10]~reg0.CLK
clk => output_addr[11]~reg0.CLK
clk => output_addr[12]~reg0.CLK
clk => output_addr[13]~reg0.CLK
clk => output_addr[14]~reg0.CLK
clk => output_addr[15]~reg0.CLK
clk => input_addr[0]~reg0.CLK
clk => input_addr[1]~reg0.CLK
clk => input_addr[2]~reg0.CLK
clk => input_addr[3]~reg0.CLK
clk => input_addr[4]~reg0.CLK
clk => input_addr[5]~reg0.CLK
clk => input_addr[6]~reg0.CLK
clk => input_addr[7]~reg0.CLK
clk => input_addr[8]~reg0.CLK
clk => input_addr[9]~reg0.CLK
clk => input_addr[10]~reg0.CLK
clk => input_addr[11]~reg0.CLK
clk => input_addr[12]~reg0.CLK
clk => input_addr[13]~reg0.CLK
clk => input_addr[14]~reg0.CLK
clk => input_addr[15]~reg0.CLK
clk => wait_cycle.CLK
clk => write_enable~reg0.CLK
clk => final_store_done.CLK
clk => done~reg0.CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => i[8].CLK
clk => i[9].CLK
clk => current_state~1.DATAIN
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => done.OUTPUTSELECT
start => final_store_done.OUTPUTSELECT
start => write_enable.OUTPUTSELECT
start => wait_cycle.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => Selector1.IN2
start => Selector0.IN2
d[0] => Add0.IN20
d[1] => Add0.IN19
d[2] => Add0.IN18
d[3] => Add0.IN17
d[4] => Add0.IN16
d[5] => Add0.IN15
d[6] => Add0.IN14
d[7] => Add0.IN13
d[8] => Add0.IN12
d[9] => Add0.IN11
input_addr[0] <= input_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[1] <= input_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[2] <= input_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[3] <= input_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[4] <= input_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[5] <= input_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[6] <= input_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[7] <= input_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[8] <= input_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[9] <= input_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[10] <= input_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[11] <= input_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[12] <= input_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[13] <= input_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[14] <= input_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[15] <= input_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_data[0] => output_data.DATAA
input_data[1] => output_data.DATAA
input_data[2] => output_data.DATAA
input_data[3] => output_data.DATAA
input_data[4] => output_data.DATAA
input_data[5] => output_data.DATAA
input_data[6] => output_data.DATAA
input_data[7] => output_data.DATAA
input_data[8] => output_data.DATAA
input_data[9] => output_data.DATAA
input_data[10] => output_data.DATAA
input_data[11] => output_data.DATAA
input_data[12] => output_data.DATAA
input_data[13] => output_data.DATAA
input_data[14] => output_data.DATAA
input_data[15] => output_data.DATAA
input_data[16] => output_data.DATAA
input_data[17] => output_data.DATAA
input_data[18] => output_data.DATAA
input_data[19] => output_data.DATAA
input_data[20] => output_data.DATAA
input_data[21] => output_data.DATAA
input_data[22] => output_data.DATAA
input_data[23] => output_data.DATAA
input_data[24] => output_data.DATAA
input_data[25] => output_data.DATAA
input_data[26] => output_data.DATAA
input_data[27] => output_data.DATAA
input_data[28] => output_data.DATAA
input_data[29] => output_data.DATAA
input_data[30] => output_data.DATAA
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
output_addr[0] <= output_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[1] <= output_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[2] <= output_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[3] <= output_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[4] <= output_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[5] <= output_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[6] <= output_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[7] <= output_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[8] <= output_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[9] <= output_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[10] <= output_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[11] <= output_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[12] <= output_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[13] <= output_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[14] <= output_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[15] <= output_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[0] <= output_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[16] <= output_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[17] <= output_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[18] <= output_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[19] <= output_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[20] <= output_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[21] <= output_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[22] <= output_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[23] <= output_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[24] <= output_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[25] <= output_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[26] <= output_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[27] <= output_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[28] <= output_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[29] <= output_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[30] <= output_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[31] <= output_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_enable <= write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|neural_network_top|neural_network:nn|matrix_multiply:mm3
clk => output_data[0]~reg0.CLK
clk => output_data[1]~reg0.CLK
clk => output_data[2]~reg0.CLK
clk => output_data[3]~reg0.CLK
clk => output_data[4]~reg0.CLK
clk => output_data[5]~reg0.CLK
clk => output_data[6]~reg0.CLK
clk => output_data[7]~reg0.CLK
clk => output_data[8]~reg0.CLK
clk => output_data[9]~reg0.CLK
clk => output_data[10]~reg0.CLK
clk => output_data[11]~reg0.CLK
clk => output_data[12]~reg0.CLK
clk => output_data[13]~reg0.CLK
clk => output_data[14]~reg0.CLK
clk => output_data[15]~reg0.CLK
clk => output_data[16]~reg0.CLK
clk => output_data[17]~reg0.CLK
clk => output_data[18]~reg0.CLK
clk => output_data[19]~reg0.CLK
clk => output_data[20]~reg0.CLK
clk => output_data[21]~reg0.CLK
clk => output_data[22]~reg0.CLK
clk => output_data[23]~reg0.CLK
clk => output_data[24]~reg0.CLK
clk => output_data[25]~reg0.CLK
clk => output_data[26]~reg0.CLK
clk => output_data[27]~reg0.CLK
clk => output_data[28]~reg0.CLK
clk => output_data[29]~reg0.CLK
clk => output_data[30]~reg0.CLK
clk => output_data[31]~reg0.CLK
clk => output_addr[0]~reg0.CLK
clk => output_addr[1]~reg0.CLK
clk => output_addr[2]~reg0.CLK
clk => output_addr[3]~reg0.CLK
clk => output_addr[4]~reg0.CLK
clk => output_addr[5]~reg0.CLK
clk => output_addr[6]~reg0.CLK
clk => output_addr[7]~reg0.CLK
clk => output_addr[8]~reg0.CLK
clk => output_addr[9]~reg0.CLK
clk => output_addr[10]~reg0.CLK
clk => output_addr[11]~reg0.CLK
clk => output_addr[12]~reg0.CLK
clk => output_addr[13]~reg0.CLK
clk => output_addr[14]~reg0.CLK
clk => output_addr[15]~reg0.CLK
clk => weight_addr[0]~reg0.CLK
clk => weight_addr[1]~reg0.CLK
clk => weight_addr[2]~reg0.CLK
clk => weight_addr[3]~reg0.CLK
clk => weight_addr[4]~reg0.CLK
clk => weight_addr[5]~reg0.CLK
clk => weight_addr[6]~reg0.CLK
clk => weight_addr[7]~reg0.CLK
clk => weight_addr[8]~reg0.CLK
clk => weight_addr[9]~reg0.CLK
clk => weight_addr[10]~reg0.CLK
clk => weight_addr[11]~reg0.CLK
clk => weight_addr[12]~reg0.CLK
clk => weight_addr[13]~reg0.CLK
clk => weight_addr[14]~reg0.CLK
clk => weight_addr[15]~reg0.CLK
clk => input_addr[0]~reg0.CLK
clk => input_addr[1]~reg0.CLK
clk => input_addr[2]~reg0.CLK
clk => input_addr[3]~reg0.CLK
clk => input_addr[4]~reg0.CLK
clk => input_addr[5]~reg0.CLK
clk => input_addr[6]~reg0.CLK
clk => input_addr[7]~reg0.CLK
clk => input_addr[8]~reg0.CLK
clk => input_addr[9]~reg0.CLK
clk => input_addr[10]~reg0.CLK
clk => input_addr[11]~reg0.CLK
clk => input_addr[12]~reg0.CLK
clk => input_addr[13]~reg0.CLK
clk => input_addr[14]~reg0.CLK
clk => input_addr[15]~reg0.CLK
clk => first_mult.CLK
clk => wait_cycle.CLK
clk => write_enable~reg0.CLK
clk => last_calc_done.CLK
clk => final_store_done.CLK
clk => done~reg0.CLK
clk => temp_sum[0].CLK
clk => temp_sum[1].CLK
clk => temp_sum[2].CLK
clk => temp_sum[3].CLK
clk => temp_sum[4].CLK
clk => temp_sum[5].CLK
clk => temp_sum[6].CLK
clk => temp_sum[7].CLK
clk => temp_sum[8].CLK
clk => temp_sum[9].CLK
clk => temp_sum[10].CLK
clk => temp_sum[11].CLK
clk => temp_sum[12].CLK
clk => temp_sum[13].CLK
clk => temp_sum[14].CLK
clk => temp_sum[15].CLK
clk => temp_sum[16].CLK
clk => temp_sum[17].CLK
clk => temp_sum[18].CLK
clk => temp_sum[19].CLK
clk => temp_sum[20].CLK
clk => temp_sum[21].CLK
clk => temp_sum[22].CLK
clk => temp_sum[23].CLK
clk => temp_sum[24].CLK
clk => temp_sum[25].CLK
clk => temp_sum[26].CLK
clk => temp_sum[27].CLK
clk => temp_sum[28].CLK
clk => temp_sum[29].CLK
clk => temp_sum[30].CLK
clk => temp_sum[31].CLK
clk => p[0].CLK
clk => p[1].CLK
clk => p[2].CLK
clk => p[3].CLK
clk => p[4].CLK
clk => p[5].CLK
clk => p[6].CLK
clk => p[7].CLK
clk => p[8].CLK
clk => p[9].CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => j[8].CLK
clk => j[9].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => i[8].CLK
clk => i[9].CLK
clk => current_state~1.DATAIN
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => done.OUTPUTSELECT
start => final_store_done.OUTPUTSELECT
start => last_calc_done.OUTPUTSELECT
start => write_enable.OUTPUTSELECT
start => wait_cycle.OUTPUTSELECT
start => first_mult.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => Selector1.IN2
start => Selector0.IN2
m[0] => Add3.IN20
m[1] => Add3.IN19
m[2] => Add3.IN18
m[3] => Add3.IN17
m[4] => Add3.IN16
m[5] => Add3.IN15
m[6] => Add3.IN14
m[7] => Add3.IN13
m[8] => Add3.IN12
m[9] => Add3.IN11
n[0] => Mult0.IN9
n[0] => Add4.IN20
n[0] => Mult4.IN20
n[1] => Mult0.IN8
n[1] => Add4.IN19
n[1] => Mult4.IN19
n[2] => Mult0.IN7
n[2] => Add4.IN18
n[2] => Mult4.IN18
n[3] => Mult0.IN6
n[3] => Add4.IN17
n[3] => Mult4.IN17
n[4] => Mult0.IN5
n[4] => Add4.IN16
n[4] => Mult4.IN16
n[5] => Mult0.IN4
n[5] => Add4.IN15
n[5] => Mult4.IN15
n[6] => Mult0.IN3
n[6] => Add4.IN14
n[6] => Mult4.IN14
n[7] => Mult0.IN2
n[7] => Add4.IN13
n[7] => Mult4.IN13
n[8] => Mult0.IN1
n[8] => Add4.IN12
n[8] => Mult4.IN12
n[9] => Mult0.IN0
n[9] => Add4.IN11
n[9] => Mult4.IN11
k[0] => Add0.IN20
k[0] => Mult2.IN20
k[0] => Mult3.IN9
k[1] => Add0.IN19
k[1] => Mult2.IN19
k[1] => Mult3.IN8
k[2] => Add0.IN18
k[2] => Mult2.IN18
k[2] => Mult3.IN7
k[3] => Add0.IN17
k[3] => Mult2.IN17
k[3] => Mult3.IN6
k[4] => Add0.IN16
k[4] => Mult2.IN16
k[4] => Mult3.IN5
k[5] => Add0.IN15
k[5] => Mult2.IN15
k[5] => Mult3.IN4
k[6] => Add0.IN14
k[6] => Mult2.IN14
k[6] => Mult3.IN3
k[7] => Add0.IN13
k[7] => Mult2.IN13
k[7] => Mult3.IN2
k[8] => Add0.IN12
k[8] => Mult2.IN12
k[8] => Mult3.IN1
k[9] => Add0.IN11
k[9] => Mult2.IN11
k[9] => Mult3.IN0
input_addr[0] <= input_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[1] <= input_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[2] <= input_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[3] <= input_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[4] <= input_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[5] <= input_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[6] <= input_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[7] <= input_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[8] <= input_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[9] <= input_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[10] <= input_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[11] <= input_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[12] <= input_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[13] <= input_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[14] <= input_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[15] <= input_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_data[0] => Mult1.IN31
input_data[1] => Mult1.IN30
input_data[2] => Mult1.IN29
input_data[3] => Mult1.IN28
input_data[4] => Mult1.IN27
input_data[5] => Mult1.IN26
input_data[6] => Mult1.IN25
input_data[7] => Mult1.IN24
input_data[8] => Mult1.IN23
input_data[9] => Mult1.IN22
input_data[10] => Mult1.IN21
input_data[11] => Mult1.IN20
input_data[12] => Mult1.IN19
input_data[13] => Mult1.IN18
input_data[14] => Mult1.IN17
input_data[15] => Mult1.IN16
input_data[16] => Mult1.IN15
input_data[17] => Mult1.IN14
input_data[18] => Mult1.IN13
input_data[19] => Mult1.IN12
input_data[20] => Mult1.IN11
input_data[21] => Mult1.IN10
input_data[22] => Mult1.IN9
input_data[23] => Mult1.IN8
input_data[24] => Mult1.IN7
input_data[25] => Mult1.IN6
input_data[26] => Mult1.IN5
input_data[27] => Mult1.IN4
input_data[28] => Mult1.IN3
input_data[29] => Mult1.IN2
input_data[30] => Mult1.IN1
input_data[31] => Mult1.IN0
weight_addr[0] <= weight_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[1] <= weight_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[2] <= weight_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[3] <= weight_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[4] <= weight_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[5] <= weight_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[6] <= weight_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[7] <= weight_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[8] <= weight_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[9] <= weight_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[10] <= weight_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[11] <= weight_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[12] <= weight_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[13] <= weight_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[14] <= weight_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[15] <= weight_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_data[0] => Mult1.IN63
weight_data[1] => Mult1.IN62
weight_data[2] => Mult1.IN61
weight_data[3] => Mult1.IN60
weight_data[4] => Mult1.IN59
weight_data[5] => Mult1.IN58
weight_data[6] => Mult1.IN57
weight_data[7] => Mult1.IN56
weight_data[8] => Mult1.IN55
weight_data[9] => Mult1.IN54
weight_data[10] => Mult1.IN53
weight_data[11] => Mult1.IN52
weight_data[12] => Mult1.IN51
weight_data[13] => Mult1.IN50
weight_data[14] => Mult1.IN49
weight_data[15] => Mult1.IN48
weight_data[16] => Mult1.IN47
weight_data[17] => Mult1.IN46
weight_data[18] => Mult1.IN45
weight_data[19] => Mult1.IN44
weight_data[20] => Mult1.IN43
weight_data[21] => Mult1.IN42
weight_data[22] => Mult1.IN41
weight_data[23] => Mult1.IN40
weight_data[24] => Mult1.IN39
weight_data[25] => Mult1.IN38
weight_data[26] => Mult1.IN37
weight_data[27] => Mult1.IN36
weight_data[28] => Mult1.IN35
weight_data[29] => Mult1.IN34
weight_data[30] => Mult1.IN33
weight_data[31] => Mult1.IN32
output_addr[0] <= output_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[1] <= output_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[2] <= output_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[3] <= output_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[4] <= output_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[5] <= output_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[6] <= output_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[7] <= output_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[8] <= output_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[9] <= output_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[10] <= output_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[11] <= output_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[12] <= output_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[13] <= output_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[14] <= output_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[15] <= output_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[0] <= output_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[16] <= output_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[17] <= output_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[18] <= output_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[19] <= output_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[20] <= output_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[21] <= output_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[22] <= output_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[23] <= output_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[24] <= output_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[25] <= output_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[26] <= output_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[27] <= output_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[28] <= output_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[29] <= output_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[30] <= output_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[31] <= output_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_enable <= write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|neural_network_top|neural_network:nn|relu:relu3
clk => output_data[0]~reg0.CLK
clk => output_data[1]~reg0.CLK
clk => output_data[2]~reg0.CLK
clk => output_data[3]~reg0.CLK
clk => output_data[4]~reg0.CLK
clk => output_data[5]~reg0.CLK
clk => output_data[6]~reg0.CLK
clk => output_data[7]~reg0.CLK
clk => output_data[8]~reg0.CLK
clk => output_data[9]~reg0.CLK
clk => output_data[10]~reg0.CLK
clk => output_data[11]~reg0.CLK
clk => output_data[12]~reg0.CLK
clk => output_data[13]~reg0.CLK
clk => output_data[14]~reg0.CLK
clk => output_data[15]~reg0.CLK
clk => output_data[16]~reg0.CLK
clk => output_data[17]~reg0.CLK
clk => output_data[18]~reg0.CLK
clk => output_data[19]~reg0.CLK
clk => output_data[20]~reg0.CLK
clk => output_data[21]~reg0.CLK
clk => output_data[22]~reg0.CLK
clk => output_data[23]~reg0.CLK
clk => output_data[24]~reg0.CLK
clk => output_data[25]~reg0.CLK
clk => output_data[26]~reg0.CLK
clk => output_data[27]~reg0.CLK
clk => output_data[28]~reg0.CLK
clk => output_data[29]~reg0.CLK
clk => output_data[30]~reg0.CLK
clk => output_data[31]~reg0.CLK
clk => output_addr[0]~reg0.CLK
clk => output_addr[1]~reg0.CLK
clk => output_addr[2]~reg0.CLK
clk => output_addr[3]~reg0.CLK
clk => output_addr[4]~reg0.CLK
clk => output_addr[5]~reg0.CLK
clk => output_addr[6]~reg0.CLK
clk => output_addr[7]~reg0.CLK
clk => output_addr[8]~reg0.CLK
clk => output_addr[9]~reg0.CLK
clk => output_addr[10]~reg0.CLK
clk => output_addr[11]~reg0.CLK
clk => output_addr[12]~reg0.CLK
clk => output_addr[13]~reg0.CLK
clk => output_addr[14]~reg0.CLK
clk => output_addr[15]~reg0.CLK
clk => input_addr[0]~reg0.CLK
clk => input_addr[1]~reg0.CLK
clk => input_addr[2]~reg0.CLK
clk => input_addr[3]~reg0.CLK
clk => input_addr[4]~reg0.CLK
clk => input_addr[5]~reg0.CLK
clk => input_addr[6]~reg0.CLK
clk => input_addr[7]~reg0.CLK
clk => input_addr[8]~reg0.CLK
clk => input_addr[9]~reg0.CLK
clk => input_addr[10]~reg0.CLK
clk => input_addr[11]~reg0.CLK
clk => input_addr[12]~reg0.CLK
clk => input_addr[13]~reg0.CLK
clk => input_addr[14]~reg0.CLK
clk => input_addr[15]~reg0.CLK
clk => wait_cycle.CLK
clk => write_enable~reg0.CLK
clk => final_store_done.CLK
clk => done~reg0.CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => i[8].CLK
clk => i[9].CLK
clk => current_state~1.DATAIN
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => done.OUTPUTSELECT
start => final_store_done.OUTPUTSELECT
start => write_enable.OUTPUTSELECT
start => wait_cycle.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => output_addr.OUTPUTSELECT
start => Selector1.IN2
start => Selector0.IN2
d[0] => Add0.IN20
d[1] => Add0.IN19
d[2] => Add0.IN18
d[3] => Add0.IN17
d[4] => Add0.IN16
d[5] => Add0.IN15
d[6] => Add0.IN14
d[7] => Add0.IN13
d[8] => Add0.IN12
d[9] => Add0.IN11
input_addr[0] <= input_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[1] <= input_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[2] <= input_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[3] <= input_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[4] <= input_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[5] <= input_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[6] <= input_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[7] <= input_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[8] <= input_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[9] <= input_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[10] <= input_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[11] <= input_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[12] <= input_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[13] <= input_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[14] <= input_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[15] <= input_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_data[0] => output_data.DATAA
input_data[1] => output_data.DATAA
input_data[2] => output_data.DATAA
input_data[3] => output_data.DATAA
input_data[4] => output_data.DATAA
input_data[5] => output_data.DATAA
input_data[6] => output_data.DATAA
input_data[7] => output_data.DATAA
input_data[8] => output_data.DATAA
input_data[9] => output_data.DATAA
input_data[10] => output_data.DATAA
input_data[11] => output_data.DATAA
input_data[12] => output_data.DATAA
input_data[13] => output_data.DATAA
input_data[14] => output_data.DATAA
input_data[15] => output_data.DATAA
input_data[16] => output_data.DATAA
input_data[17] => output_data.DATAA
input_data[18] => output_data.DATAA
input_data[19] => output_data.DATAA
input_data[20] => output_data.DATAA
input_data[21] => output_data.DATAA
input_data[22] => output_data.DATAA
input_data[23] => output_data.DATAA
input_data[24] => output_data.DATAA
input_data[25] => output_data.DATAA
input_data[26] => output_data.DATAA
input_data[27] => output_data.DATAA
input_data[28] => output_data.DATAA
input_data[29] => output_data.DATAA
input_data[30] => output_data.DATAA
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
input_data[31] => output_data.OUTPUTSELECT
output_addr[0] <= output_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[1] <= output_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[2] <= output_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[3] <= output_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[4] <= output_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[5] <= output_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[6] <= output_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[7] <= output_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[8] <= output_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[9] <= output_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[10] <= output_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[11] <= output_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[12] <= output_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[13] <= output_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[14] <= output_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[15] <= output_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[0] <= output_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[16] <= output_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[17] <= output_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[18] <= output_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[19] <= output_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[20] <= output_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[21] <= output_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[22] <= output_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[23] <= output_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[24] <= output_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[25] <= output_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[26] <= output_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[27] <= output_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[28] <= output_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[29] <= output_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[30] <= output_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[31] <= output_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_enable <= write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|neural_network_top|neural_network:nn|matrix_multiply:mm4
clk => output_data[0]~reg0.CLK
clk => output_data[1]~reg0.CLK
clk => output_data[2]~reg0.CLK
clk => output_data[3]~reg0.CLK
clk => output_data[4]~reg0.CLK
clk => output_data[5]~reg0.CLK
clk => output_data[6]~reg0.CLK
clk => output_data[7]~reg0.CLK
clk => output_data[8]~reg0.CLK
clk => output_data[9]~reg0.CLK
clk => output_data[10]~reg0.CLK
clk => output_data[11]~reg0.CLK
clk => output_data[12]~reg0.CLK
clk => output_data[13]~reg0.CLK
clk => output_data[14]~reg0.CLK
clk => output_data[15]~reg0.CLK
clk => output_data[16]~reg0.CLK
clk => output_data[17]~reg0.CLK
clk => output_data[18]~reg0.CLK
clk => output_data[19]~reg0.CLK
clk => output_data[20]~reg0.CLK
clk => output_data[21]~reg0.CLK
clk => output_data[22]~reg0.CLK
clk => output_data[23]~reg0.CLK
clk => output_data[24]~reg0.CLK
clk => output_data[25]~reg0.CLK
clk => output_data[26]~reg0.CLK
clk => output_data[27]~reg0.CLK
clk => output_data[28]~reg0.CLK
clk => output_data[29]~reg0.CLK
clk => output_data[30]~reg0.CLK
clk => output_data[31]~reg0.CLK
clk => output_addr[0]~reg0.CLK
clk => output_addr[1]~reg0.CLK
clk => output_addr[2]~reg0.CLK
clk => output_addr[3]~reg0.CLK
clk => output_addr[4]~reg0.CLK
clk => output_addr[5]~reg0.CLK
clk => output_addr[6]~reg0.CLK
clk => output_addr[7]~reg0.CLK
clk => output_addr[8]~reg0.CLK
clk => output_addr[9]~reg0.CLK
clk => output_addr[10]~reg0.CLK
clk => output_addr[11]~reg0.CLK
clk => output_addr[12]~reg0.CLK
clk => output_addr[13]~reg0.CLK
clk => output_addr[14]~reg0.CLK
clk => output_addr[15]~reg0.CLK
clk => weight_addr[0]~reg0.CLK
clk => weight_addr[1]~reg0.CLK
clk => weight_addr[2]~reg0.CLK
clk => weight_addr[3]~reg0.CLK
clk => weight_addr[4]~reg0.CLK
clk => weight_addr[5]~reg0.CLK
clk => weight_addr[6]~reg0.CLK
clk => weight_addr[7]~reg0.CLK
clk => weight_addr[8]~reg0.CLK
clk => weight_addr[9]~reg0.CLK
clk => weight_addr[10]~reg0.CLK
clk => weight_addr[11]~reg0.CLK
clk => weight_addr[12]~reg0.CLK
clk => weight_addr[13]~reg0.CLK
clk => weight_addr[14]~reg0.CLK
clk => weight_addr[15]~reg0.CLK
clk => input_addr[0]~reg0.CLK
clk => input_addr[1]~reg0.CLK
clk => input_addr[2]~reg0.CLK
clk => input_addr[3]~reg0.CLK
clk => input_addr[4]~reg0.CLK
clk => input_addr[5]~reg0.CLK
clk => input_addr[6]~reg0.CLK
clk => input_addr[7]~reg0.CLK
clk => input_addr[8]~reg0.CLK
clk => input_addr[9]~reg0.CLK
clk => input_addr[10]~reg0.CLK
clk => input_addr[11]~reg0.CLK
clk => input_addr[12]~reg0.CLK
clk => input_addr[13]~reg0.CLK
clk => input_addr[14]~reg0.CLK
clk => input_addr[15]~reg0.CLK
clk => first_mult.CLK
clk => wait_cycle.CLK
clk => write_enable~reg0.CLK
clk => last_calc_done.CLK
clk => final_store_done.CLK
clk => done~reg0.CLK
clk => temp_sum[0].CLK
clk => temp_sum[1].CLK
clk => temp_sum[2].CLK
clk => temp_sum[3].CLK
clk => temp_sum[4].CLK
clk => temp_sum[5].CLK
clk => temp_sum[6].CLK
clk => temp_sum[7].CLK
clk => temp_sum[8].CLK
clk => temp_sum[9].CLK
clk => temp_sum[10].CLK
clk => temp_sum[11].CLK
clk => temp_sum[12].CLK
clk => temp_sum[13].CLK
clk => temp_sum[14].CLK
clk => temp_sum[15].CLK
clk => temp_sum[16].CLK
clk => temp_sum[17].CLK
clk => temp_sum[18].CLK
clk => temp_sum[19].CLK
clk => temp_sum[20].CLK
clk => temp_sum[21].CLK
clk => temp_sum[22].CLK
clk => temp_sum[23].CLK
clk => temp_sum[24].CLK
clk => temp_sum[25].CLK
clk => temp_sum[26].CLK
clk => temp_sum[27].CLK
clk => temp_sum[28].CLK
clk => temp_sum[29].CLK
clk => temp_sum[30].CLK
clk => temp_sum[31].CLK
clk => p[0].CLK
clk => p[1].CLK
clk => p[2].CLK
clk => p[3].CLK
clk => p[4].CLK
clk => p[5].CLK
clk => p[6].CLK
clk => p[7].CLK
clk => p[8].CLK
clk => p[9].CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => j[8].CLK
clk => j[9].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => i[8].CLK
clk => i[9].CLK
clk => current_state~1.DATAIN
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => i.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => j.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => p.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => temp_sum.OUTPUTSELECT
start => done.OUTPUTSELECT
start => final_store_done.OUTPUTSELECT
start => last_calc_done.OUTPUTSELECT
start => write_enable.OUTPUTSELECT
start => wait_cycle.OUTPUTSELECT
start => first_mult.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => input_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => weight_addr.OUTPUTSELECT
start => Selector1.IN2
start => Selector0.IN2
m[0] => Add3.IN20
m[1] => Add3.IN19
m[2] => Add3.IN18
m[3] => Add3.IN17
m[4] => Add3.IN16
m[5] => Add3.IN15
m[6] => Add3.IN14
m[7] => Add3.IN13
m[8] => Add3.IN12
m[9] => Add3.IN11
n[0] => Mult0.IN9
n[0] => Add4.IN20
n[0] => Mult4.IN20
n[1] => Mult0.IN8
n[1] => Add4.IN19
n[1] => Mult4.IN19
n[2] => Mult0.IN7
n[2] => Add4.IN18
n[2] => Mult4.IN18
n[3] => Mult0.IN6
n[3] => Add4.IN17
n[3] => Mult4.IN17
n[4] => Mult0.IN5
n[4] => Add4.IN16
n[4] => Mult4.IN16
n[5] => Mult0.IN4
n[5] => Add4.IN15
n[5] => Mult4.IN15
n[6] => Mult0.IN3
n[6] => Add4.IN14
n[6] => Mult4.IN14
n[7] => Mult0.IN2
n[7] => Add4.IN13
n[7] => Mult4.IN13
n[8] => Mult0.IN1
n[8] => Add4.IN12
n[8] => Mult4.IN12
n[9] => Mult0.IN0
n[9] => Add4.IN11
n[9] => Mult4.IN11
k[0] => Add0.IN20
k[0] => Mult2.IN20
k[0] => Mult3.IN9
k[1] => Add0.IN19
k[1] => Mult2.IN19
k[1] => Mult3.IN8
k[2] => Add0.IN18
k[2] => Mult2.IN18
k[2] => Mult3.IN7
k[3] => Add0.IN17
k[3] => Mult2.IN17
k[3] => Mult3.IN6
k[4] => Add0.IN16
k[4] => Mult2.IN16
k[4] => Mult3.IN5
k[5] => Add0.IN15
k[5] => Mult2.IN15
k[5] => Mult3.IN4
k[6] => Add0.IN14
k[6] => Mult2.IN14
k[6] => Mult3.IN3
k[7] => Add0.IN13
k[7] => Mult2.IN13
k[7] => Mult3.IN2
k[8] => Add0.IN12
k[8] => Mult2.IN12
k[8] => Mult3.IN1
k[9] => Add0.IN11
k[9] => Mult2.IN11
k[9] => Mult3.IN0
input_addr[0] <= input_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[1] <= input_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[2] <= input_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[3] <= input_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[4] <= input_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[5] <= input_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[6] <= input_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[7] <= input_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[8] <= input_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[9] <= input_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[10] <= input_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[11] <= input_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[12] <= input_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[13] <= input_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[14] <= input_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_addr[15] <= input_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_data[0] => Mult1.IN31
input_data[1] => Mult1.IN30
input_data[2] => Mult1.IN29
input_data[3] => Mult1.IN28
input_data[4] => Mult1.IN27
input_data[5] => Mult1.IN26
input_data[6] => Mult1.IN25
input_data[7] => Mult1.IN24
input_data[8] => Mult1.IN23
input_data[9] => Mult1.IN22
input_data[10] => Mult1.IN21
input_data[11] => Mult1.IN20
input_data[12] => Mult1.IN19
input_data[13] => Mult1.IN18
input_data[14] => Mult1.IN17
input_data[15] => Mult1.IN16
input_data[16] => Mult1.IN15
input_data[17] => Mult1.IN14
input_data[18] => Mult1.IN13
input_data[19] => Mult1.IN12
input_data[20] => Mult1.IN11
input_data[21] => Mult1.IN10
input_data[22] => Mult1.IN9
input_data[23] => Mult1.IN8
input_data[24] => Mult1.IN7
input_data[25] => Mult1.IN6
input_data[26] => Mult1.IN5
input_data[27] => Mult1.IN4
input_data[28] => Mult1.IN3
input_data[29] => Mult1.IN2
input_data[30] => Mult1.IN1
input_data[31] => Mult1.IN0
weight_addr[0] <= weight_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[1] <= weight_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[2] <= weight_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[3] <= weight_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[4] <= weight_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[5] <= weight_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[6] <= weight_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[7] <= weight_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[8] <= weight_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[9] <= weight_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[10] <= weight_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[11] <= weight_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[12] <= weight_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[13] <= weight_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[14] <= weight_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_addr[15] <= weight_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight_data[0] => Mult1.IN63
weight_data[1] => Mult1.IN62
weight_data[2] => Mult1.IN61
weight_data[3] => Mult1.IN60
weight_data[4] => Mult1.IN59
weight_data[5] => Mult1.IN58
weight_data[6] => Mult1.IN57
weight_data[7] => Mult1.IN56
weight_data[8] => Mult1.IN55
weight_data[9] => Mult1.IN54
weight_data[10] => Mult1.IN53
weight_data[11] => Mult1.IN52
weight_data[12] => Mult1.IN51
weight_data[13] => Mult1.IN50
weight_data[14] => Mult1.IN49
weight_data[15] => Mult1.IN48
weight_data[16] => Mult1.IN47
weight_data[17] => Mult1.IN46
weight_data[18] => Mult1.IN45
weight_data[19] => Mult1.IN44
weight_data[20] => Mult1.IN43
weight_data[21] => Mult1.IN42
weight_data[22] => Mult1.IN41
weight_data[23] => Mult1.IN40
weight_data[24] => Mult1.IN39
weight_data[25] => Mult1.IN38
weight_data[26] => Mult1.IN37
weight_data[27] => Mult1.IN36
weight_data[28] => Mult1.IN35
weight_data[29] => Mult1.IN34
weight_data[30] => Mult1.IN33
weight_data[31] => Mult1.IN32
output_addr[0] <= output_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[1] <= output_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[2] <= output_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[3] <= output_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[4] <= output_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[5] <= output_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[6] <= output_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[7] <= output_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[8] <= output_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[9] <= output_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[10] <= output_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[11] <= output_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[12] <= output_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[13] <= output_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[14] <= output_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_addr[15] <= output_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[0] <= output_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[16] <= output_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[17] <= output_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[18] <= output_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[19] <= output_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[20] <= output_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[21] <= output_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[22] <= output_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[23] <= output_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[24] <= output_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[25] <= output_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[26] <= output_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[27] <= output_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[28] <= output_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[29] <= output_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[30] <= output_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[31] <= output_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_enable <= write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|neural_network_top|neural_network:nn|argmax:argmax_op
clk => max_index[0]~reg0.CLK
clk => max_index[1]~reg0.CLK
clk => max_index[2]~reg0.CLK
clk => max_index[3]~reg0.CLK
clk => done~reg0.CLK
clk => running.CLK
clk => current_max_index[0].CLK
clk => current_max_index[1].CLK
clk => current_max_index[2].CLK
clk => current_max_index[3].CLK
clk => max_value[0].CLK
clk => max_value[1].CLK
clk => max_value[2].CLK
clk => max_value[3].CLK
clk => max_value[4].CLK
clk => max_value[5].CLK
clk => max_value[6].CLK
clk => max_value[7].CLK
clk => max_value[8].CLK
clk => max_value[9].CLK
clk => max_value[10].CLK
clk => max_value[11].CLK
clk => max_value[12].CLK
clk => max_value[13].CLK
clk => max_value[14].CLK
clk => max_value[15].CLK
clk => max_value[16].CLK
clk => max_value[17].CLK
clk => max_value[18].CLK
clk => max_value[19].CLK
clk => max_value[20].CLK
clk => max_value[21].CLK
clk => max_value[22].CLK
clk => max_value[23].CLK
clk => max_value[24].CLK
clk => max_value[25].CLK
clk => max_value[26].CLK
clk => max_value[27].CLK
clk => max_value[28].CLK
clk => max_value[29].CLK
clk => max_value[30].CLK
clk => max_value[31].CLK
clk => addr[0]~reg0.CLK
clk => addr[1]~reg0.CLK
clk => addr[2]~reg0.CLK
clk => addr[3]~reg0.CLK
clk => addr[4]~reg0.CLK
clk => addr[5]~reg0.CLK
clk => addr[6]~reg0.CLK
clk => addr[7]~reg0.CLK
clk => addr[8]~reg0.CLK
clk => addr[9]~reg0.CLK
clk => addr[10]~reg0.CLK
clk => addr[11]~reg0.CLK
clk => addr[12]~reg0.CLK
clk => addr[13]~reg0.CLK
clk => addr[14]~reg0.CLK
clk => addr[15]~reg0.CLK
start => addr.OUTPUTSELECT
start => addr.OUTPUTSELECT
start => addr.OUTPUTSELECT
start => addr.OUTPUTSELECT
start => addr.OUTPUTSELECT
start => addr.OUTPUTSELECT
start => addr.OUTPUTSELECT
start => addr.OUTPUTSELECT
start => addr.OUTPUTSELECT
start => addr.OUTPUTSELECT
start => addr.OUTPUTSELECT
start => addr.OUTPUTSELECT
start => addr.OUTPUTSELECT
start => addr.OUTPUTSELECT
start => addr.OUTPUTSELECT
start => addr.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => max_value.OUTPUTSELECT
start => current_max_index.OUTPUTSELECT
start => current_max_index.OUTPUTSELECT
start => current_max_index.OUTPUTSELECT
start => current_max_index.OUTPUTSELECT
start => running.OUTPUTSELECT
start => done.OUTPUTSELECT
start => max_index[0]~reg0.ENA
start => max_index[1]~reg0.ENA
start => max_index[2]~reg0.ENA
start => max_index[3]~reg0.ENA
size[0] => LessThan0.IN16
size[1] => LessThan0.IN15
size[2] => LessThan0.IN14
size[3] => LessThan0.IN13
size[4] => LessThan0.IN12
size[5] => LessThan0.IN11
size[6] => LessThan0.IN10
size[7] => LessThan0.IN9
size[8] => LessThan0.IN8
size[9] => LessThan0.IN7
size[10] => LessThan0.IN6
size[11] => LessThan0.IN5
size[12] => LessThan0.IN4
size[13] => LessThan0.IN3
size[14] => LessThan0.IN2
size[15] => LessThan0.IN1
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] => LessThan1.IN32
data[0] => max_value.DATAB
data[1] => LessThan1.IN31
data[1] => max_value.DATAB
data[2] => LessThan1.IN30
data[2] => max_value.DATAB
data[3] => LessThan1.IN29
data[3] => max_value.DATAB
data[4] => LessThan1.IN28
data[4] => max_value.DATAB
data[5] => LessThan1.IN27
data[5] => max_value.DATAB
data[6] => LessThan1.IN26
data[6] => max_value.DATAB
data[7] => LessThan1.IN25
data[7] => max_value.DATAB
data[8] => LessThan1.IN24
data[8] => max_value.DATAB
data[9] => LessThan1.IN23
data[9] => max_value.DATAB
data[10] => LessThan1.IN22
data[10] => max_value.DATAB
data[11] => LessThan1.IN21
data[11] => max_value.DATAB
data[12] => LessThan1.IN20
data[12] => max_value.DATAB
data[13] => LessThan1.IN19
data[13] => max_value.DATAB
data[14] => LessThan1.IN18
data[14] => max_value.DATAB
data[15] => LessThan1.IN17
data[15] => max_value.DATAB
data[16] => LessThan1.IN16
data[16] => max_value.DATAB
data[17] => LessThan1.IN15
data[17] => max_value.DATAB
data[18] => LessThan1.IN14
data[18] => max_value.DATAB
data[19] => LessThan1.IN13
data[19] => max_value.DATAB
data[20] => LessThan1.IN12
data[20] => max_value.DATAB
data[21] => LessThan1.IN11
data[21] => max_value.DATAB
data[22] => LessThan1.IN10
data[22] => max_value.DATAB
data[23] => LessThan1.IN9
data[23] => max_value.DATAB
data[24] => LessThan1.IN8
data[24] => max_value.DATAB
data[25] => LessThan1.IN7
data[25] => max_value.DATAB
data[26] => LessThan1.IN6
data[26] => max_value.DATAB
data[27] => LessThan1.IN5
data[27] => max_value.DATAB
data[28] => LessThan1.IN4
data[28] => max_value.DATAB
data[29] => LessThan1.IN3
data[29] => max_value.DATAB
data[30] => LessThan1.IN2
data[30] => max_value.DATAB
data[31] => LessThan1.IN1
data[31] => max_value.DATAB
max_index[0] <= max_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_index[1] <= max_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_index[2] <= max_index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_index[3] <= max_index[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


