
HeartbeatMonitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000849c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000264  0800863c  0800863c  0000963c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080088a0  080088a0  0000a070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080088a0  080088a0  000098a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080088a8  080088a8  0000a070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088a8  080088a8  000098a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080088ac  080088ac  000098ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  080088b0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004cfc  20000070  08008920  0000a070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004d6c  08008920  0000ad6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000186bd  00000000  00000000  0000a0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003783  00000000  00000000  0002275d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015b8  00000000  00000000  00025ee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010d2  00000000  00000000  00027498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004721  00000000  00000000  0002856a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000188bf  00000000  00000000  0002cc8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a25a  00000000  00000000  0004554a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000df7a4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000064cc  00000000  00000000  000df7e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000e5cb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008624 	.word	0x08008624

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08008624 	.word	0x08008624

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <lcd_send_cmd>:
#include "i2c-lcd.h"

static I2C_HandleTypeDef *lcd_i2c;

void lcd_send_cmd(char cmd) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b086      	sub	sp, #24
 80005b0:	af02      	add	r7, sp, #8
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
    uint8_t data_t[4];
    data_u = (cmd & 0xf0);
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	f023 030f 	bic.w	r3, r3, #15
 80005bc:	73fb      	strb	r3, [r7, #15]
    data_l = ((cmd << 4) & 0xf0);
 80005be:	79fb      	ldrb	r3, [r7, #7]
 80005c0:	011b      	lsls	r3, r3, #4
 80005c2:	73bb      	strb	r3, [r7, #14]
    data_t[0] = data_u | 0x0C;  // en=1, rs=0
 80005c4:	7bfb      	ldrb	r3, [r7, #15]
 80005c6:	f043 030c 	orr.w	r3, r3, #12
 80005ca:	b2db      	uxtb	r3, r3
 80005cc:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | 0x08;  // en=0, rs=0
 80005ce:	7bfb      	ldrb	r3, [r7, #15]
 80005d0:	f043 0308 	orr.w	r3, r3, #8
 80005d4:	b2db      	uxtb	r3, r3
 80005d6:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | 0x0C;  // en=1, rs=0
 80005d8:	7bbb      	ldrb	r3, [r7, #14]
 80005da:	f043 030c 	orr.w	r3, r3, #12
 80005de:	b2db      	uxtb	r3, r3
 80005e0:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | 0x08;  // en=0, rs=0
 80005e2:	7bbb      	ldrb	r3, [r7, #14]
 80005e4:	f043 0308 	orr.w	r3, r3, #8
 80005e8:	b2db      	uxtb	r3, r3
 80005ea:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Master_Transmit(lcd_i2c, SLAVE_ADDRESS_LCD, (uint8_t *) data_t, 4, 100);
 80005ec:	4b06      	ldr	r3, [pc, #24]	@ (8000608 <lcd_send_cmd+0x5c>)
 80005ee:	6818      	ldr	r0, [r3, #0]
 80005f0:	f107 0208 	add.w	r2, r7, #8
 80005f4:	2364      	movs	r3, #100	@ 0x64
 80005f6:	9300      	str	r3, [sp, #0]
 80005f8:	2304      	movs	r3, #4
 80005fa:	214e      	movs	r1, #78	@ 0x4e
 80005fc:	f001 fb80 	bl	8001d00 <HAL_I2C_Master_Transmit>
}
 8000600:	bf00      	nop
 8000602:	3710      	adds	r7, #16
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	2000008c 	.word	0x2000008c

0800060c <lcd_send_data>:

void lcd_send_data(char data) {
 800060c:	b580      	push	{r7, lr}
 800060e:	b086      	sub	sp, #24
 8000610:	af02      	add	r7, sp, #8
 8000612:	4603      	mov	r3, r0
 8000614:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
    uint8_t data_t[4];
    data_u = (data & 0xf0);
 8000616:	79fb      	ldrb	r3, [r7, #7]
 8000618:	f023 030f 	bic.w	r3, r3, #15
 800061c:	73fb      	strb	r3, [r7, #15]
    data_l = ((data << 4) & 0xf0);
 800061e:	79fb      	ldrb	r3, [r7, #7]
 8000620:	011b      	lsls	r3, r3, #4
 8000622:	73bb      	strb	r3, [r7, #14]
    data_t[0] = data_u | 0x0D;  // en=1, rs=1
 8000624:	7bfb      	ldrb	r3, [r7, #15]
 8000626:	f043 030d 	orr.w	r3, r3, #13
 800062a:	b2db      	uxtb	r3, r3
 800062c:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | 0x09;  // en=0, rs=1
 800062e:	7bfb      	ldrb	r3, [r7, #15]
 8000630:	f043 0309 	orr.w	r3, r3, #9
 8000634:	b2db      	uxtb	r3, r3
 8000636:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | 0x0D;  // en=1, rs=1
 8000638:	7bbb      	ldrb	r3, [r7, #14]
 800063a:	f043 030d 	orr.w	r3, r3, #13
 800063e:	b2db      	uxtb	r3, r3
 8000640:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | 0x09;  // en=0, rs=1
 8000642:	7bbb      	ldrb	r3, [r7, #14]
 8000644:	f043 0309 	orr.w	r3, r3, #9
 8000648:	b2db      	uxtb	r3, r3
 800064a:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Master_Transmit(lcd_i2c, SLAVE_ADDRESS_LCD, (uint8_t *) data_t, 4, 100);
 800064c:	4b06      	ldr	r3, [pc, #24]	@ (8000668 <lcd_send_data+0x5c>)
 800064e:	6818      	ldr	r0, [r3, #0]
 8000650:	f107 0208 	add.w	r2, r7, #8
 8000654:	2364      	movs	r3, #100	@ 0x64
 8000656:	9300      	str	r3, [sp, #0]
 8000658:	2304      	movs	r3, #4
 800065a:	214e      	movs	r1, #78	@ 0x4e
 800065c:	f001 fb50 	bl	8001d00 <HAL_I2C_Master_Transmit>
}
 8000660:	bf00      	nop
 8000662:	3710      	adds	r7, #16
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	2000008c 	.word	0x2000008c

0800066c <lcd_clear>:

void lcd_clear(void) {
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
    lcd_send_cmd(0x01); // Clear display
 8000670:	2001      	movs	r0, #1
 8000672:	f7ff ff9b 	bl	80005ac <lcd_send_cmd>
    HAL_Delay(2);
 8000676:	2002      	movs	r0, #2
 8000678:	f000 ff40 	bl	80014fc <HAL_Delay>
}
 800067c:	bf00      	nop
 800067e:	bd80      	pop	{r7, pc}

08000680 <lcd_put_cur>:

void lcd_put_cur(int row, int col) {
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
 8000688:	6039      	str	r1, [r7, #0]
    switch (row) {
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d003      	beq.n	8000698 <lcd_put_cur+0x18>
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	2b01      	cmp	r3, #1
 8000694:	d005      	beq.n	80006a2 <lcd_put_cur+0x22>
 8000696:	e009      	b.n	80006ac <lcd_put_cur+0x2c>
        case 0:
            col |= 0x80;
 8000698:	683b      	ldr	r3, [r7, #0]
 800069a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800069e:	603b      	str	r3, [r7, #0]
            break;
 80006a0:	e004      	b.n	80006ac <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80006a8:	603b      	str	r3, [r7, #0]
            break;
 80006aa:	bf00      	nop
    }
    lcd_send_cmd(col);
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	b2db      	uxtb	r3, r3
 80006b0:	4618      	mov	r0, r3
 80006b2:	f7ff ff7b 	bl	80005ac <lcd_send_cmd>
}
 80006b6:	bf00      	nop
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
	...

080006c0 <lcd_init>:

void lcd_init(I2C_HandleTypeDef *hi2c) {
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
    lcd_i2c = hi2c;
 80006c8:	4a1f      	ldr	r2, [pc, #124]	@ (8000748 <lcd_init+0x88>)
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	6013      	str	r3, [r2, #0]
    
    // 4-bit initialization
    HAL_Delay(50);
 80006ce:	2032      	movs	r0, #50	@ 0x32
 80006d0:	f000 ff14 	bl	80014fc <HAL_Delay>
    lcd_send_cmd(0x30);
 80006d4:	2030      	movs	r0, #48	@ 0x30
 80006d6:	f7ff ff69 	bl	80005ac <lcd_send_cmd>
    HAL_Delay(5);
 80006da:	2005      	movs	r0, #5
 80006dc:	f000 ff0e 	bl	80014fc <HAL_Delay>
    lcd_send_cmd(0x30);
 80006e0:	2030      	movs	r0, #48	@ 0x30
 80006e2:	f7ff ff63 	bl	80005ac <lcd_send_cmd>
    HAL_Delay(1);
 80006e6:	2001      	movs	r0, #1
 80006e8:	f000 ff08 	bl	80014fc <HAL_Delay>
    lcd_send_cmd(0x30);
 80006ec:	2030      	movs	r0, #48	@ 0x30
 80006ee:	f7ff ff5d 	bl	80005ac <lcd_send_cmd>
    HAL_Delay(10);
 80006f2:	200a      	movs	r0, #10
 80006f4:	f000 ff02 	bl	80014fc <HAL_Delay>
    lcd_send_cmd(0x20); // 4-bit mode
 80006f8:	2020      	movs	r0, #32
 80006fa:	f7ff ff57 	bl	80005ac <lcd_send_cmd>
    HAL_Delay(10);
 80006fe:	200a      	movs	r0, #10
 8000700:	f000 fefc 	bl	80014fc <HAL_Delay>

    // Function set: 4-bit, 2 line, 5x8 dots
    lcd_send_cmd(0x28);
 8000704:	2028      	movs	r0, #40	@ 0x28
 8000706:	f7ff ff51 	bl	80005ac <lcd_send_cmd>
    HAL_Delay(1);
 800070a:	2001      	movs	r0, #1
 800070c:	f000 fef6 	bl	80014fc <HAL_Delay>
    
    // Display control: Display off, Cursor off, Blink off
    lcd_send_cmd(0x08);
 8000710:	2008      	movs	r0, #8
 8000712:	f7ff ff4b 	bl	80005ac <lcd_send_cmd>
    HAL_Delay(1);
 8000716:	2001      	movs	r0, #1
 8000718:	f000 fef0 	bl	80014fc <HAL_Delay>
    
    // Clear display
    lcd_send_cmd(0x01);
 800071c:	2001      	movs	r0, #1
 800071e:	f7ff ff45 	bl	80005ac <lcd_send_cmd>
    HAL_Delay(1);
 8000722:	2001      	movs	r0, #1
 8000724:	f000 feea 	bl	80014fc <HAL_Delay>
    HAL_Delay(1);
 8000728:	2001      	movs	r0, #1
 800072a:	f000 fee7 	bl	80014fc <HAL_Delay>
    
    // Entry mode set: Increment cursor
    lcd_send_cmd(0x06);
 800072e:	2006      	movs	r0, #6
 8000730:	f7ff ff3c 	bl	80005ac <lcd_send_cmd>
    HAL_Delay(1);
 8000734:	2001      	movs	r0, #1
 8000736:	f000 fee1 	bl	80014fc <HAL_Delay>
    
    // Display control: Display on, Cursor off, Blink off
    lcd_send_cmd(0x0C);
 800073a:	200c      	movs	r0, #12
 800073c:	f7ff ff36 	bl	80005ac <lcd_send_cmd>
}
 8000740:	bf00      	nop
 8000742:	3708      	adds	r7, #8
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	2000008c 	.word	0x2000008c

0800074c <lcd_send_string>:

void lcd_send_string(char *str) {
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
    while (*str) lcd_send_data(*str++);
 8000754:	e006      	b.n	8000764 <lcd_send_string+0x18>
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	1c5a      	adds	r2, r3, #1
 800075a:	607a      	str	r2, [r7, #4]
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	4618      	mov	r0, r3
 8000760:	f7ff ff54 	bl	800060c <lcd_send_data>
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d1f4      	bne.n	8000756 <lcd_send_string+0xa>
}
 800076c:	bf00      	nop
 800076e:	bf00      	nop
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
	...

08000778 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800077e:	f000 fe7b 	bl	8001478 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000782:	f000 f895 	bl	80008b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000786:	f000 f92b 	bl	80009e0 <MX_GPIO_Init>
  MX_I2C1_Init();
 800078a:	f000 f8fb 	bl	8000984 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  // I2C Scanner
  printf("Scanning I2C bus...\r\n");
 800078e:	4834      	ldr	r0, [pc, #208]	@ (8000860 <main+0xe8>)
 8000790:	f006 fe9c 	bl	80074cc <puts>
  HAL_StatusTypeDef result;
  uint8_t i;
  for (i=1; i<128; i++) {
 8000794:	2301      	movs	r3, #1
 8000796:	71fb      	strb	r3, [r7, #7]
 8000798:	e015      	b.n	80007c6 <main+0x4e>
      result = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i<<1), 2, 2);
 800079a:	79fb      	ldrb	r3, [r7, #7]
 800079c:	b29b      	uxth	r3, r3
 800079e:	005b      	lsls	r3, r3, #1
 80007a0:	b299      	uxth	r1, r3
 80007a2:	2302      	movs	r3, #2
 80007a4:	2202      	movs	r2, #2
 80007a6:	482f      	ldr	r0, [pc, #188]	@ (8000864 <main+0xec>)
 80007a8:	f001 fdda 	bl	8002360 <HAL_I2C_IsDeviceReady>
 80007ac:	4603      	mov	r3, r0
 80007ae:	71bb      	strb	r3, [r7, #6]
      if (result == HAL_OK) {
 80007b0:	79bb      	ldrb	r3, [r7, #6]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d104      	bne.n	80007c0 <main+0x48>
          printf("I2C device found at address 0x%02X\r\n", i);
 80007b6:	79fb      	ldrb	r3, [r7, #7]
 80007b8:	4619      	mov	r1, r3
 80007ba:	482b      	ldr	r0, [pc, #172]	@ (8000868 <main+0xf0>)
 80007bc:	f006 fe1e 	bl	80073fc <iprintf>
  for (i=1; i<128; i++) {
 80007c0:	79fb      	ldrb	r3, [r7, #7]
 80007c2:	3301      	adds	r3, #1
 80007c4:	71fb      	strb	r3, [r7, #7]
 80007c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	dae5      	bge.n	800079a <main+0x22>
      }
  }

  MAX30102_Init(&hi2c1);
 80007ce:	4825      	ldr	r0, [pc, #148]	@ (8000864 <main+0xec>)
 80007d0:	f000 fc0a 	bl	8000fe8 <MAX30102_Init>
  lcd_init(&hi2c1);
 80007d4:	4823      	ldr	r0, [pc, #140]	@ (8000864 <main+0xec>)
 80007d6:	f7ff ff73 	bl	80006c0 <lcd_init>
  lcd_clear();
 80007da:	f7ff ff47 	bl	800066c <lcd_clear>
  lcd_put_cur(0, 0);
 80007de:	2100      	movs	r1, #0
 80007e0:	2000      	movs	r0, #0
 80007e2:	f7ff ff4d 	bl	8000680 <lcd_put_cur>
  lcd_send_string("Heartbeat Init");
 80007e6:	4821      	ldr	r0, [pc, #132]	@ (800086c <main+0xf4>)
 80007e8:	f7ff ffb0 	bl	800074c <lcd_send_string>
  HAL_Delay(1000);
 80007ec:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007f0:	f000 fe84 	bl	80014fc <HAL_Delay>
  lcd_clear();
 80007f4:	f7ff ff3a 	bl	800066c <lcd_clear>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80007f8:	f003 f9a2 	bl	8003b40 <osKernelInitialize>
  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the Queue */
  rawDataQueueHandle = osMessageQueueNew(16, sizeof(uint32_t), &rawDataQueue_attributes);
 80007fc:	4a1c      	ldr	r2, [pc, #112]	@ (8000870 <main+0xf8>)
 80007fe:	2104      	movs	r1, #4
 8000800:	2010      	movs	r0, #16
 8000802:	f003 fba2 	bl	8003f4a <osMessageQueueNew>
 8000806:	4603      	mov	r3, r0
 8000808:	4a1a      	ldr	r2, [pc, #104]	@ (8000874 <main+0xfc>)
 800080a:	6013      	str	r3, [r2, #0]

  /* Create the Mutex */
  bpmMutexHandle = osMutexNew(&bpmMutex_attributes);
 800080c:	481a      	ldr	r0, [pc, #104]	@ (8000878 <main+0x100>)
 800080e:	f003 fa8e 	bl	8003d2e <osMutexNew>
 8000812:	4603      	mov	r3, r0
 8000814:	4a19      	ldr	r2, [pc, #100]	@ (800087c <main+0x104>)
 8000816:	6013      	str	r3, [r2, #0]

  /* Create the thread(s) */
  /* Step 2: Architecture - Separate Tasks */
  AcquisitionTaskHandle = osThreadNew(StartAcquisitionTask, NULL, &AcquisitionTask_attributes);
 8000818:	4a19      	ldr	r2, [pc, #100]	@ (8000880 <main+0x108>)
 800081a:	2100      	movs	r1, #0
 800081c:	4819      	ldr	r0, [pc, #100]	@ (8000884 <main+0x10c>)
 800081e:	f003 f9d9 	bl	8003bd4 <osThreadNew>
 8000822:	4603      	mov	r3, r0
 8000824:	4a18      	ldr	r2, [pc, #96]	@ (8000888 <main+0x110>)
 8000826:	6013      	str	r3, [r2, #0]
  ProcessingTaskHandle = osThreadNew(StartProcessingTask, NULL, &ProcessingTask_attributes);
 8000828:	4a18      	ldr	r2, [pc, #96]	@ (800088c <main+0x114>)
 800082a:	2100      	movs	r1, #0
 800082c:	4818      	ldr	r0, [pc, #96]	@ (8000890 <main+0x118>)
 800082e:	f003 f9d1 	bl	8003bd4 <osThreadNew>
 8000832:	4603      	mov	r3, r0
 8000834:	4a17      	ldr	r2, [pc, #92]	@ (8000894 <main+0x11c>)
 8000836:	6013      	str	r3, [r2, #0]
  DisplayTaskHandle = osThreadNew(StartDisplayTask, NULL, &DisplayTask_attributes);
 8000838:	4a17      	ldr	r2, [pc, #92]	@ (8000898 <main+0x120>)
 800083a:	2100      	movs	r1, #0
 800083c:	4817      	ldr	r0, [pc, #92]	@ (800089c <main+0x124>)
 800083e:	f003 f9c9 	bl	8003bd4 <osThreadNew>
 8000842:	4603      	mov	r3, r0
 8000844:	4a16      	ldr	r2, [pc, #88]	@ (80008a0 <main+0x128>)
 8000846:	6013      	str	r3, [r2, #0]

  /* Legacy Handles (Unused but kept to match generated code footprint if needed) */
  HeartbeatTaskHandle = osThreadNew(StartDefaultTask, NULL, &HeartbeatTask_attributes); // Kept minimal
 8000848:	4a16      	ldr	r2, [pc, #88]	@ (80008a4 <main+0x12c>)
 800084a:	2100      	movs	r1, #0
 800084c:	4816      	ldr	r0, [pc, #88]	@ (80008a8 <main+0x130>)
 800084e:	f003 f9c1 	bl	8003bd4 <osThreadNew>
 8000852:	4603      	mov	r3, r0
 8000854:	4a15      	ldr	r2, [pc, #84]	@ (80008ac <main+0x134>)
 8000856:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000858:	f003 f996 	bl	8003b88 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800085c:	bf00      	nop
 800085e:	e7fd      	b.n	800085c <main+0xe4>
 8000860:	08008694 	.word	0x08008694
 8000864:	20000090 	.word	0x20000090
 8000868:	080086ac 	.word	0x080086ac
 800086c:	080086d4 	.word	0x080086d4
 8000870:	0800882c 	.word	0x0800882c
 8000874:	200000f4 	.word	0x200000f4
 8000878:	08008844 	.word	0x08008844
 800087c:	200000f8 	.word	0x200000f8
 8000880:	080087e4 	.word	0x080087e4
 8000884:	08000a4d 	.word	0x08000a4d
 8000888:	200000ec 	.word	0x200000ec
 800088c:	08008808 	.word	0x08008808
 8000890:	08000a81 	.word	0x08000a81
 8000894:	200000f0 	.word	0x200000f0
 8000898:	080087c0 	.word	0x080087c0
 800089c:	08000de9 	.word	0x08000de9
 80008a0:	200000e8 	.word	0x200000e8
 80008a4:	0800879c 	.word	0x0800879c
 80008a8:	08000dd5 	.word	0x08000dd5
 80008ac:	200000e4 	.word	0x200000e4

080008b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b094      	sub	sp, #80	@ 0x50
 80008b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008b6:	f107 0320 	add.w	r3, r7, #32
 80008ba:	2230      	movs	r2, #48	@ 0x30
 80008bc:	2100      	movs	r1, #0
 80008be:	4618      	mov	r0, r3
 80008c0:	f006 ff1a 	bl	80076f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008c4:	f107 030c 	add.w	r3, r7, #12
 80008c8:	2200      	movs	r2, #0
 80008ca:	601a      	str	r2, [r3, #0]
 80008cc:	605a      	str	r2, [r3, #4]
 80008ce:	609a      	str	r2, [r3, #8]
 80008d0:	60da      	str	r2, [r3, #12]
 80008d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008d4:	2300      	movs	r3, #0
 80008d6:	60bb      	str	r3, [r7, #8]
 80008d8:	4b28      	ldr	r3, [pc, #160]	@ (800097c <SystemClock_Config+0xcc>)
 80008da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008dc:	4a27      	ldr	r2, [pc, #156]	@ (800097c <SystemClock_Config+0xcc>)
 80008de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80008e4:	4b25      	ldr	r3, [pc, #148]	@ (800097c <SystemClock_Config+0xcc>)
 80008e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008ec:	60bb      	str	r3, [r7, #8]
 80008ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80008f0:	2300      	movs	r3, #0
 80008f2:	607b      	str	r3, [r7, #4]
 80008f4:	4b22      	ldr	r3, [pc, #136]	@ (8000980 <SystemClock_Config+0xd0>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008fc:	4a20      	ldr	r2, [pc, #128]	@ (8000980 <SystemClock_Config+0xd0>)
 80008fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000902:	6013      	str	r3, [r2, #0]
 8000904:	4b1e      	ldr	r3, [pc, #120]	@ (8000980 <SystemClock_Config+0xd0>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800090c:	607b      	str	r3, [r7, #4]
 800090e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000910:	2302      	movs	r3, #2
 8000912:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000914:	2301      	movs	r3, #1
 8000916:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000918:	2310      	movs	r3, #16
 800091a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800091c:	2302      	movs	r3, #2
 800091e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000920:	2300      	movs	r3, #0
 8000922:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000924:	2308      	movs	r3, #8
 8000926:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8000928:	2354      	movs	r3, #84	@ 0x54
 800092a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800092c:	2302      	movs	r3, #2
 800092e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000930:	2304      	movs	r3, #4
 8000932:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000934:	f107 0320 	add.w	r3, r7, #32
 8000938:	4618      	mov	r0, r3
 800093a:	f002 f9c5 	bl	8002cc8 <HAL_RCC_OscConfig>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000944:	f000 fb0a 	bl	8000f5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000948:	230f      	movs	r3, #15
 800094a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800094c:	2302      	movs	r3, #2
 800094e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000950:	2300      	movs	r3, #0
 8000952:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000954:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000958:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800095a:	2300      	movs	r3, #0
 800095c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800095e:	f107 030c 	add.w	r3, r7, #12
 8000962:	2102      	movs	r1, #2
 8000964:	4618      	mov	r0, r3
 8000966:	f002 fc27 	bl	80031b8 <HAL_RCC_ClockConfig>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d001      	beq.n	8000974 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000970:	f000 faf4 	bl	8000f5c <Error_Handler>
  }
}
 8000974:	bf00      	nop
 8000976:	3750      	adds	r7, #80	@ 0x50
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	40023800 	.word	0x40023800
 8000980:	40007000 	.word	0x40007000

08000984 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000988:	4b12      	ldr	r3, [pc, #72]	@ (80009d4 <MX_I2C1_Init+0x50>)
 800098a:	4a13      	ldr	r2, [pc, #76]	@ (80009d8 <MX_I2C1_Init+0x54>)
 800098c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800098e:	4b11      	ldr	r3, [pc, #68]	@ (80009d4 <MX_I2C1_Init+0x50>)
 8000990:	4a12      	ldr	r2, [pc, #72]	@ (80009dc <MX_I2C1_Init+0x58>)
 8000992:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000994:	4b0f      	ldr	r3, [pc, #60]	@ (80009d4 <MX_I2C1_Init+0x50>)
 8000996:	2200      	movs	r2, #0
 8000998:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800099a:	4b0e      	ldr	r3, [pc, #56]	@ (80009d4 <MX_I2C1_Init+0x50>)
 800099c:	2200      	movs	r2, #0
 800099e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009a0:	4b0c      	ldr	r3, [pc, #48]	@ (80009d4 <MX_I2C1_Init+0x50>)
 80009a2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80009a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009a8:	4b0a      	ldr	r3, [pc, #40]	@ (80009d4 <MX_I2C1_Init+0x50>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80009ae:	4b09      	ldr	r3, [pc, #36]	@ (80009d4 <MX_I2C1_Init+0x50>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009b4:	4b07      	ldr	r3, [pc, #28]	@ (80009d4 <MX_I2C1_Init+0x50>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009ba:	4b06      	ldr	r3, [pc, #24]	@ (80009d4 <MX_I2C1_Init+0x50>)
 80009bc:	2200      	movs	r2, #0
 80009be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009c0:	4804      	ldr	r0, [pc, #16]	@ (80009d4 <MX_I2C1_Init+0x50>)
 80009c2:	f001 f859 	bl	8001a78 <HAL_I2C_Init>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80009cc:	f000 fac6 	bl	8000f5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009d0:	bf00      	nop
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	20000090 	.word	0x20000090
 80009d8:	40005400 	.word	0x40005400
 80009dc:	000186a0 	.word	0x000186a0

080009e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	b085      	sub	sp, #20
 80009e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009e6:	2300      	movs	r3, #0
 80009e8:	60fb      	str	r3, [r7, #12]
 80009ea:	4b17      	ldr	r3, [pc, #92]	@ (8000a48 <MX_GPIO_Init+0x68>)
 80009ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ee:	4a16      	ldr	r2, [pc, #88]	@ (8000a48 <MX_GPIO_Init+0x68>)
 80009f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009f6:	4b14      	ldr	r3, [pc, #80]	@ (8000a48 <MX_GPIO_Init+0x68>)
 80009f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009fe:	60fb      	str	r3, [r7, #12]
 8000a00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a02:	2300      	movs	r3, #0
 8000a04:	60bb      	str	r3, [r7, #8]
 8000a06:	4b10      	ldr	r3, [pc, #64]	@ (8000a48 <MX_GPIO_Init+0x68>)
 8000a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0a:	4a0f      	ldr	r2, [pc, #60]	@ (8000a48 <MX_GPIO_Init+0x68>)
 8000a0c:	f043 0301 	orr.w	r3, r3, #1
 8000a10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a12:	4b0d      	ldr	r3, [pc, #52]	@ (8000a48 <MX_GPIO_Init+0x68>)
 8000a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a16:	f003 0301 	and.w	r3, r3, #1
 8000a1a:	60bb      	str	r3, [r7, #8]
 8000a1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a1e:	2300      	movs	r3, #0
 8000a20:	607b      	str	r3, [r7, #4]
 8000a22:	4b09      	ldr	r3, [pc, #36]	@ (8000a48 <MX_GPIO_Init+0x68>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a26:	4a08      	ldr	r2, [pc, #32]	@ (8000a48 <MX_GPIO_Init+0x68>)
 8000a28:	f043 0302 	orr.w	r3, r3, #2
 8000a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a2e:	4b06      	ldr	r3, [pc, #24]	@ (8000a48 <MX_GPIO_Init+0x68>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a32:	f003 0302 	and.w	r3, r3, #2
 8000a36:	607b      	str	r3, [r7, #4]
 8000a38:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a3a:	bf00      	nop
 8000a3c:	3714      	adds	r7, #20
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop
 8000a48:	40023800 	.word	0x40023800

08000a4c <StartAcquisitionTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartAcquisitionTask(void *argument)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  /* Step 1: Pulse Acquisition Task */
  for(;;)
  {
    MAX30102_ReadFIFO(&red_val, &ir_val);
 8000a54:	4907      	ldr	r1, [pc, #28]	@ (8000a74 <StartAcquisitionTask+0x28>)
 8000a56:	4808      	ldr	r0, [pc, #32]	@ (8000a78 <StartAcquisitionTask+0x2c>)
 8000a58:	f000 fafa 	bl	8001050 <MAX30102_ReadFIFO>
    
    // Add raw sample to Queue (Wait 0, drop if full to be real-time safe)
    osMessageQueuePut(rawDataQueueHandle, &ir_val, 0, 0);
 8000a5c:	4b07      	ldr	r3, [pc, #28]	@ (8000a7c <StartAcquisitionTask+0x30>)
 8000a5e:	6818      	ldr	r0, [r3, #0]
 8000a60:	2300      	movs	r3, #0
 8000a62:	2200      	movs	r2, #0
 8000a64:	4903      	ldr	r1, [pc, #12]	@ (8000a74 <StartAcquisitionTask+0x28>)
 8000a66:	f003 fae3 	bl	8004030 <osMessageQueuePut>

    // With 8x hardware averaging at 100Hz, effective output is ~12.5 samples/sec
    osDelay(80); // 12.5Hz Sampling to match sensor
 8000a6a:	2050      	movs	r0, #80	@ 0x50
 8000a6c:	f003 f944 	bl	8003cf8 <osDelay>
    MAX30102_ReadFIFO(&red_val, &ir_val);
 8000a70:	bf00      	nop
 8000a72:	e7ef      	b.n	8000a54 <StartAcquisitionTask+0x8>
 8000a74:	200000fc 	.word	0x200000fc
 8000a78:	20000100 	.word	0x20000100
 8000a7c:	200000f4 	.word	0x200000f4

08000a80 <StartProcessingTask>:
  }
}

void StartProcessingTask(void *argument)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b08c      	sub	sp, #48	@ 0x30
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  uint32_t raw_ir;
  
  for(;;)
  {
    // Wait for new sample
    if (osMessageQueueGet(rawDataQueueHandle, &raw_ir, NULL, 100) == osOK) {
 8000a88:	4bab      	ldr	r3, [pc, #684]	@ (8000d38 <StartProcessingTask+0x2b8>)
 8000a8a:	6818      	ldr	r0, [r3, #0]
 8000a8c:	f107 0108 	add.w	r1, r7, #8
 8000a90:	2364      	movs	r3, #100	@ 0x64
 8000a92:	2200      	movs	r2, #0
 8000a94:	f003 fb2c 	bl	80040f0 <osMessageQueueGet>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d1f4      	bne.n	8000a88 <StartProcessingTask+0x8>
        
        // --- 1. Signal Processing ---
        // 1. Add to Circular Buffer
        ir_buffer[buffer_idx] = raw_ir;
 8000a9e:	4ba7      	ldr	r3, [pc, #668]	@ (8000d3c <StartProcessingTask+0x2bc>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	68ba      	ldr	r2, [r7, #8]
 8000aa4:	49a6      	ldr	r1, [pc, #664]	@ (8000d40 <StartProcessingTask+0x2c0>)
 8000aa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        buffer_idx = (buffer_idx + 1) % BUFFER_SIZE;
 8000aaa:	4ba4      	ldr	r3, [pc, #656]	@ (8000d3c <StartProcessingTask+0x2bc>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	1c5a      	adds	r2, r3, #1
 8000ab0:	4ba4      	ldr	r3, [pc, #656]	@ (8000d44 <StartProcessingTask+0x2c4>)
 8000ab2:	fb83 1302 	smull	r1, r3, r3, r2
 8000ab6:	1119      	asrs	r1, r3, #4
 8000ab8:	17d3      	asrs	r3, r2, #31
 8000aba:	1acb      	subs	r3, r1, r3
 8000abc:	2132      	movs	r1, #50	@ 0x32
 8000abe:	fb01 f303 	mul.w	r3, r1, r3
 8000ac2:	1ad3      	subs	r3, r2, r3
 8000ac4:	4a9d      	ldr	r2, [pc, #628]	@ (8000d3c <StartProcessingTask+0x2bc>)
 8000ac6:	6013      	str	r3, [r2, #0]
    
        // 2. Dynamic Threshold
        uint32_t min_val = 0xFFFFFFFF;
 8000ac8:	f04f 33ff 	mov.w	r3, #4294967295
 8000acc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint32_t max_val = 0;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
        for(int i=0; i<BUFFER_SIZE; i++) {
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ad6:	e01a      	b.n	8000b0e <StartProcessingTask+0x8e>
            if(ir_buffer[i] < min_val) min_val = ir_buffer[i];
 8000ad8:	4a99      	ldr	r2, [pc, #612]	@ (8000d40 <StartProcessingTask+0x2c0>)
 8000ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000adc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ae0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000ae2:	429a      	cmp	r2, r3
 8000ae4:	d904      	bls.n	8000af0 <StartProcessingTask+0x70>
 8000ae6:	4a96      	ldr	r2, [pc, #600]	@ (8000d40 <StartProcessingTask+0x2c0>)
 8000ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if(ir_buffer[i] > max_val) max_val = ir_buffer[i];
 8000af0:	4a93      	ldr	r2, [pc, #588]	@ (8000d40 <StartProcessingTask+0x2c0>)
 8000af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000af4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000af8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000afa:	429a      	cmp	r2, r3
 8000afc:	d204      	bcs.n	8000b08 <StartProcessingTask+0x88>
 8000afe:	4a90      	ldr	r2, [pc, #576]	@ (8000d40 <StartProcessingTask+0x2c0>)
 8000b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b06:	62bb      	str	r3, [r7, #40]	@ 0x28
        for(int i=0; i<BUFFER_SIZE; i++) {
 8000b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b10:	2b31      	cmp	r3, #49	@ 0x31
 8000b12:	dde1      	ble.n	8000ad8 <StartProcessingTask+0x58>
        }
        
        // AC Amplitude (Min/Max Difference)
        amplitude = max_val - min_val;
 8000b14:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000b16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b18:	1ad3      	subs	r3, r2, r3
 8000b1a:	4a8b      	ldr	r2, [pc, #556]	@ (8000d48 <StartProcessingTask+0x2c8>)
 8000b1c:	6013      	str	r3, [r2, #0]
        // 85% Threshold - Only catches main systolic peak
        uint32_t threshold = min_val + (amplitude * 85 / 100);
 8000b1e:	4b8a      	ldr	r3, [pc, #552]	@ (8000d48 <StartProcessingTask+0x2c8>)
 8000b20:	681a      	ldr	r2, [r3, #0]
 8000b22:	4613      	mov	r3, r2
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	4413      	add	r3, r2
 8000b28:	011a      	lsls	r2, r3, #4
 8000b2a:	4413      	add	r3, r2
 8000b2c:	4a85      	ldr	r2, [pc, #532]	@ (8000d44 <StartProcessingTask+0x2c4>)
 8000b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b32:	095b      	lsrs	r3, r3, #5
 8000b34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000b36:	4413      	add	r3, r2
 8000b38:	617b      	str	r3, [r7, #20]

        // 3. Finger Detection
        if (raw_ir > 10000 && amplitude > 400) {
 8000b3a:	68bb      	ldr	r3, [r7, #8]
 8000b3c:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000b40:	4293      	cmp	r3, r2
 8000b42:	d908      	bls.n	8000b56 <StartProcessingTask+0xd6>
 8000b44:	4b80      	ldr	r3, [pc, #512]	@ (8000d48 <StartProcessingTask+0x2c8>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8000b4c:	d903      	bls.n	8000b56 <StartProcessingTask+0xd6>
            finger_on_counter = 50; 
 8000b4e:	4b7f      	ldr	r3, [pc, #508]	@ (8000d4c <StartProcessingTask+0x2cc>)
 8000b50:	2232      	movs	r2, #50	@ 0x32
 8000b52:	601a      	str	r2, [r3, #0]
 8000b54:	e008      	b.n	8000b68 <StartProcessingTask+0xe8>
        } else {
            if(finger_on_counter > 0) finger_on_counter--;
 8000b56:	4b7d      	ldr	r3, [pc, #500]	@ (8000d4c <StartProcessingTask+0x2cc>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	dd04      	ble.n	8000b68 <StartProcessingTask+0xe8>
 8000b5e:	4b7b      	ldr	r3, [pc, #492]	@ (8000d4c <StartProcessingTask+0x2cc>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	3b01      	subs	r3, #1
 8000b64:	4a79      	ldr	r2, [pc, #484]	@ (8000d4c <StartProcessingTask+0x2cc>)
 8000b66:	6013      	str	r3, [r2, #0]
        }
    
        float computed_bpm = 0.0f;
 8000b68:	f04f 0300 	mov.w	r3, #0
 8000b6c:	623b      	str	r3, [r7, #32]
        // Adaptive Lockout Period
        // HIGHER initial lockout (700ms = max 85 BPM for first reading)
        // Then adapts based on 65% of previous interval
        static uint32_t adaptive_lockout = 700;

        if (finger_on_counter > 0) { 
 8000b6e:	4b77      	ldr	r3, [pc, #476]	@ (8000d4c <StartProcessingTask+0x2cc>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	f340 8099 	ble.w	8000caa <StartProcessingTask+0x22a>
            static uint8_t is_above = 0;
            uint32_t hyst = amplitude / 15;
 8000b78:	4b73      	ldr	r3, [pc, #460]	@ (8000d48 <StartProcessingTask+0x2c8>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a74      	ldr	r2, [pc, #464]	@ (8000d50 <StartProcessingTask+0x2d0>)
 8000b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b82:	08db      	lsrs	r3, r3, #3
 8000b84:	613b      	str	r3, [r7, #16]
            
            if (raw_ir > threshold + hyst) { 
 8000b86:	697a      	ldr	r2, [r7, #20]
 8000b88:	693b      	ldr	r3, [r7, #16]
 8000b8a:	441a      	add	r2, r3
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	429a      	cmp	r2, r3
 8000b90:	f080 8081 	bcs.w	8000c96 <StartProcessingTask+0x216>
                if (is_above == 0 && (HAL_GetTick() - last_beat_time > adaptive_lockout)) { 
 8000b94:	4b6f      	ldr	r3, [pc, #444]	@ (8000d54 <StartProcessingTask+0x2d4>)
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	f040 808a 	bne.w	8000cb2 <StartProcessingTask+0x232>
 8000b9e:	f000 fca1 	bl	80014e4 <HAL_GetTick>
 8000ba2:	4602      	mov	r2, r0
 8000ba4:	4b6c      	ldr	r3, [pc, #432]	@ (8000d58 <StartProcessingTask+0x2d8>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	1ad2      	subs	r2, r2, r3
 8000baa:	4b6c      	ldr	r3, [pc, #432]	@ (8000d5c <StartProcessingTask+0x2dc>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	429a      	cmp	r2, r3
 8000bb0:	d97f      	bls.n	8000cb2 <StartProcessingTask+0x232>
                    is_above = 1;
 8000bb2:	4b68      	ldr	r3, [pc, #416]	@ (8000d54 <StartProcessingTask+0x2d4>)
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	701a      	strb	r2, [r3, #0]
                    
                    uint32_t delta = HAL_GetTick() - last_beat_time;
 8000bb8:	f000 fc94 	bl	80014e4 <HAL_GetTick>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	4b66      	ldr	r3, [pc, #408]	@ (8000d58 <StartProcessingTask+0x2d8>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	1ad3      	subs	r3, r2, r3
 8000bc4:	60fb      	str	r3, [r7, #12]
                    
                    // Update adaptive lockout (65% of interval)
                    // Min 350ms (max 170 BPM), Max 1000ms
                    uint32_t new_lockout = (delta * 65) / 100;
 8000bc6:	68fa      	ldr	r2, [r7, #12]
 8000bc8:	4613      	mov	r3, r2
 8000bca:	019b      	lsls	r3, r3, #6
 8000bcc:	4413      	add	r3, r2
 8000bce:	4a5d      	ldr	r2, [pc, #372]	@ (8000d44 <StartProcessingTask+0x2c4>)
 8000bd0:	fba2 2303 	umull	r2, r3, r2, r3
 8000bd4:	095b      	lsrs	r3, r3, #5
 8000bd6:	61fb      	str	r3, [r7, #28]
                    if (new_lockout < 350) new_lockout = 350;
 8000bd8:	69fb      	ldr	r3, [r7, #28]
 8000bda:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 8000bde:	d202      	bcs.n	8000be6 <StartProcessingTask+0x166>
 8000be0:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 8000be4:	61fb      	str	r3, [r7, #28]
                    if (new_lockout > 1000) new_lockout = 1000;
 8000be6:	69fb      	ldr	r3, [r7, #28]
 8000be8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000bec:	d902      	bls.n	8000bf4 <StartProcessingTask+0x174>
 8000bee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bf2:	61fb      	str	r3, [r7, #28]
                    adaptive_lockout = new_lockout;
 8000bf4:	4a59      	ldr	r2, [pc, #356]	@ (8000d5c <StartProcessingTask+0x2dc>)
 8000bf6:	69fb      	ldr	r3, [r7, #28]
 8000bf8:	6013      	str	r3, [r2, #0]
                    
                    float instant_bpm = 60000.0f / delta;
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	ee07 3a90 	vmov	s15, r3
 8000c00:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000c04:	eddf 6a56 	vldr	s13, [pc, #344]	@ 8000d60 <StartProcessingTask+0x2e0>
 8000c08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000c0c:	edc7 7a06 	vstr	s15, [r7, #24]
                    
                    // Sanity Check: Reject readings that are >1.5x or <0.6x current BPM
                    // This catches double-count spikes (e.g., 70 -> 140 rejected)
                    if (bpm > 10.0f) {
 8000c10:	4b54      	ldr	r3, [pc, #336]	@ (8000d64 <StartProcessingTask+0x2e4>)
 8000c12:	edd3 7a00 	vldr	s15, [r3]
 8000c16:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000c1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c22:	dd1e      	ble.n	8000c62 <StartProcessingTask+0x1e2>
                        if (instant_bpm > bpm * 1.5f || instant_bpm < bpm * 0.6f) {
 8000c24:	4b4f      	ldr	r3, [pc, #316]	@ (8000d64 <StartProcessingTask+0x2e4>)
 8000c26:	edd3 7a00 	vldr	s15, [r3]
 8000c2a:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8000c2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c32:	ed97 7a06 	vldr	s14, [r7, #24]
 8000c36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c3e:	dc0d      	bgt.n	8000c5c <StartProcessingTask+0x1dc>
 8000c40:	4b48      	ldr	r3, [pc, #288]	@ (8000d64 <StartProcessingTask+0x2e4>)
 8000c42:	edd3 7a00 	vldr	s15, [r3]
 8000c46:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8000d68 <StartProcessingTask+0x2e8>
 8000c4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c4e:	ed97 7a06 	vldr	s14, [r7, #24]
 8000c52:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c5a:	d502      	bpl.n	8000c62 <StartProcessingTask+0x1e2>
                            instant_bpm = 0; // Reject this reading
 8000c5c:	f04f 0300 	mov.w	r3, #0
 8000c60:	61bb      	str	r3, [r7, #24]
                        }
                    }
                    
                    if (instant_bpm > 40 && instant_bpm <= 180) {
 8000c62:	edd7 7a06 	vldr	s15, [r7, #24]
 8000c66:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8000d6c <StartProcessingTask+0x2ec>
 8000c6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c72:	dd0a      	ble.n	8000c8a <StartProcessingTask+0x20a>
 8000c74:	edd7 7a06 	vldr	s15, [r7, #24]
 8000c78:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8000d70 <StartProcessingTask+0x2f0>
 8000c7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c84:	d801      	bhi.n	8000c8a <StartProcessingTask+0x20a>
                         computed_bpm = instant_bpm;
 8000c86:	69bb      	ldr	r3, [r7, #24]
 8000c88:	623b      	str	r3, [r7, #32]
                    }
                    last_beat_time = HAL_GetTick();
 8000c8a:	f000 fc2b 	bl	80014e4 <HAL_GetTick>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	4a31      	ldr	r2, [pc, #196]	@ (8000d58 <StartProcessingTask+0x2d8>)
 8000c92:	6013      	str	r3, [r2, #0]
 8000c94:	e00d      	b.n	8000cb2 <StartProcessingTask+0x232>
                }
            } else if (raw_ir < threshold - hyst) {
 8000c96:	697a      	ldr	r2, [r7, #20]
 8000c98:	693b      	ldr	r3, [r7, #16]
 8000c9a:	1ad2      	subs	r2, r2, r3
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	d907      	bls.n	8000cb2 <StartProcessingTask+0x232>
                is_above = 0;
 8000ca2:	4b2c      	ldr	r3, [pc, #176]	@ (8000d54 <StartProcessingTask+0x2d4>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	701a      	strb	r2, [r3, #0]
 8000ca8:	e003      	b.n	8000cb2 <StartProcessingTask+0x232>
            }
        } else {
            adaptive_lockout = 700; // Reset to safe value
 8000caa:	4b2c      	ldr	r3, [pc, #176]	@ (8000d5c <StartProcessingTask+0x2dc>)
 8000cac:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 8000cb0:	601a      	str	r2, [r3, #0]
        }
        
        // --- 4. Shared Data Update (Mutex) ---
        osMutexAcquire(bpmMutexHandle, osWaitForever);
 8000cb2:	4b30      	ldr	r3, [pc, #192]	@ (8000d74 <StartProcessingTask+0x2f4>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f04f 31ff 	mov.w	r1, #4294967295
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f003 f8bd 	bl	8003e3a <osMutexAcquire>
        if (finger_on_counter > 0 && computed_bpm > 0) {
 8000cc0:	4b22      	ldr	r3, [pc, #136]	@ (8000d4c <StartProcessingTask+0x2cc>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	dd69      	ble.n	8000d9c <StartProcessingTask+0x31c>
 8000cc8:	edd7 7a08 	vldr	s15, [r7, #32]
 8000ccc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000cd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cd4:	dd62      	ble.n	8000d9c <StartProcessingTask+0x31c>
             if (bpm < 10.0f) { 
 8000cd6:	4b23      	ldr	r3, [pc, #140]	@ (8000d64 <StartProcessingTask+0x2e4>)
 8000cd8:	edd3 7a00 	vldr	s15, [r3]
 8000cdc:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000ce0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ce4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ce8:	d503      	bpl.n	8000cf2 <StartProcessingTask+0x272>
                bpm = computed_bpm; 
 8000cea:	4a1e      	ldr	r2, [pc, #120]	@ (8000d64 <StartProcessingTask+0x2e4>)
 8000cec:	6a3b      	ldr	r3, [r7, #32]
 8000cee:	6013      	str	r3, [r2, #0]
 8000cf0:	e011      	b.n	8000d16 <StartProcessingTask+0x296>
            } else {
                bpm = (bpm * 0.8f) + (computed_bpm * 0.2f); 
 8000cf2:	4b1c      	ldr	r3, [pc, #112]	@ (8000d64 <StartProcessingTask+0x2e4>)
 8000cf4:	edd3 7a00 	vldr	s15, [r3]
 8000cf8:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8000d78 <StartProcessingTask+0x2f8>
 8000cfc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000d00:	edd7 7a08 	vldr	s15, [r7, #32]
 8000d04:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8000d7c <StartProcessingTask+0x2fc>
 8000d08:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000d0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d10:	4b14      	ldr	r3, [pc, #80]	@ (8000d64 <StartProcessingTask+0x2e4>)
 8000d12:	edc3 7a00 	vstr	s15, [r3]
            }
            
            if (bpm > 100.0f) {
 8000d16:	4b13      	ldr	r3, [pc, #76]	@ (8000d64 <StartProcessingTask+0x2e4>)
 8000d18:	edd3 7a00 	vldr	s15, [r3]
 8000d1c:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8000d80 <StartProcessingTask+0x300>
 8000d20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d28:	dd2e      	ble.n	8000d88 <StartProcessingTask+0x308>
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	2120      	movs	r1, #32
 8000d2e:	4815      	ldr	r0, [pc, #84]	@ (8000d84 <StartProcessingTask+0x304>)
 8000d30:	f000 fe6e 	bl	8001a10 <HAL_GPIO_WritePin>
            if (bpm > 100.0f) {
 8000d34:	e03f      	b.n	8000db6 <StartProcessingTask+0x336>
 8000d36:	bf00      	nop
 8000d38:	200000f4 	.word	0x200000f4
 8000d3c:	200001d8 	.word	0x200001d8
 8000d40:	20000110 	.word	0x20000110
 8000d44:	51eb851f 	.word	0x51eb851f
 8000d48:	200001dc 	.word	0x200001dc
 8000d4c:	2000010c 	.word	0x2000010c
 8000d50:	88888889 	.word	0x88888889
 8000d54:	200001e0 	.word	0x200001e0
 8000d58:	20000108 	.word	0x20000108
 8000d5c:	20000000 	.word	0x20000000
 8000d60:	476a6000 	.word	0x476a6000
 8000d64:	20000104 	.word	0x20000104
 8000d68:	3f19999a 	.word	0x3f19999a
 8000d6c:	42200000 	.word	0x42200000
 8000d70:	43340000 	.word	0x43340000
 8000d74:	200000f8 	.word	0x200000f8
 8000d78:	3f4ccccd 	.word	0x3f4ccccd
 8000d7c:	3e4ccccd 	.word	0x3e4ccccd
 8000d80:	42c80000 	.word	0x42c80000
 8000d84:	40020000 	.word	0x40020000
            } else {
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000d88:	2200      	movs	r2, #0
 8000d8a:	2120      	movs	r1, #32
 8000d8c:	480d      	ldr	r0, [pc, #52]	@ (8000dc4 <StartProcessingTask+0x344>)
 8000d8e:	f000 fe3f 	bl	8001a10 <HAL_GPIO_WritePin>
                HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000d92:	2120      	movs	r1, #32
 8000d94:	480b      	ldr	r0, [pc, #44]	@ (8000dc4 <StartProcessingTask+0x344>)
 8000d96:	f000 fe54 	bl	8001a42 <HAL_GPIO_TogglePin>
            if (bpm > 100.0f) {
 8000d9a:	e00c      	b.n	8000db6 <StartProcessingTask+0x336>
            }

        } else if (finger_on_counter == 0) {
 8000d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000dc8 <StartProcessingTask+0x348>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d108      	bne.n	8000db6 <StartProcessingTask+0x336>
             bpm = 0.0f;
 8000da4:	4b09      	ldr	r3, [pc, #36]	@ (8000dcc <StartProcessingTask+0x34c>)
 8000da6:	f04f 0200 	mov.w	r2, #0
 8000daa:	601a      	str	r2, [r3, #0]
             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000dac:	2200      	movs	r2, #0
 8000dae:	2120      	movs	r1, #32
 8000db0:	4804      	ldr	r0, [pc, #16]	@ (8000dc4 <StartProcessingTask+0x344>)
 8000db2:	f000 fe2d 	bl	8001a10 <HAL_GPIO_WritePin>
        }
        osMutexRelease(bpmMutexHandle);
 8000db6:	4b06      	ldr	r3, [pc, #24]	@ (8000dd0 <StartProcessingTask+0x350>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f003 f888 	bl	8003ed0 <osMutexRelease>
    if (osMessageQueueGet(rawDataQueueHandle, &raw_ir, NULL, 100) == osOK) {
 8000dc0:	e662      	b.n	8000a88 <StartProcessingTask+0x8>
 8000dc2:	bf00      	nop
 8000dc4:	40020000 	.word	0x40020000
 8000dc8:	2000010c 	.word	0x2000010c
 8000dcc:	20000104 	.word	0x20000104
 8000dd0:	200000f8 	.word	0x200000f8

08000dd4 <StartDefaultTask>:
    } // End Queue Get
  }
}

void StartDefaultTask(void *argument)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;) { osDelay(1000); }
 8000ddc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000de0:	f002 ff8a 	bl	8003cf8 <osDelay>
 8000de4:	e7fa      	b.n	8000ddc <StartDefaultTask+0x8>
	...

08000de8 <StartDisplayTask>:
* @retval None
*/
/* USER CODE END Header_StartTask02 */
/* USER CODE END Header_StartTask02 */
void StartDisplayTask(void *argument)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b08c      	sub	sp, #48	@ 0x30
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  char buf[32]; 
  /* Infinite loop */
  for(;;)
  {
    // Securely read BPM first to use for both rows
    float display_bpm = 0.0f;
 8000df0:	f04f 0300 	mov.w	r3, #0
 8000df4:	62bb      	str	r3, [r7, #40]	@ 0x28
    osMutexAcquire(bpmMutexHandle, osWaitForever);
 8000df6:	4b44      	ldr	r3, [pc, #272]	@ (8000f08 <StartDisplayTask+0x120>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f04f 31ff 	mov.w	r1, #4294967295
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f003 f81b 	bl	8003e3a <osMutexAcquire>
    display_bpm = bpm;
 8000e04:	4b41      	ldr	r3, [pc, #260]	@ (8000f0c <StartDisplayTask+0x124>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	62bb      	str	r3, [r7, #40]	@ 0x28
    osMutexRelease(bpmMutexHandle);
 8000e0a:	4b3f      	ldr	r3, [pc, #252]	@ (8000f08 <StartDisplayTask+0x120>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f003 f85e 	bl	8003ed0 <osMutexRelease>

    uint32_t bpm_int = (uint32_t)display_bpm;
 8000e14:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000e18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e1c:	ee17 3a90 	vmov	r3, s15
 8000e20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (bpm_int > 250) bpm_int = 0;
 8000e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e24:	2bfa      	cmp	r3, #250	@ 0xfa
 8000e26:	d901      	bls.n	8000e2c <StartDisplayTask+0x44>
 8000e28:	2300      	movs	r3, #0
 8000e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // --- Top Row: Status ---
    lcd_put_cur(0, 0);
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	2000      	movs	r0, #0
 8000e30:	f7ff fc26 	bl	8000680 <lcd_put_cur>
    if (finger_on_counter > 0) {
 8000e34:	4b36      	ldr	r3, [pc, #216]	@ (8000f10 <StartDisplayTask+0x128>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	dd2b      	ble.n	8000e94 <StartDisplayTask+0xac>
        if (bpm_int > 100) {
 8000e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e3e:	2b64      	cmp	r3, #100	@ 0x64
 8000e40:	d907      	bls.n	8000e52 <StartDisplayTask+0x6a>
            snprintf(buf, 32, "Status: High    ");
 8000e42:	f107 0308 	add.w	r3, r7, #8
 8000e46:	4a33      	ldr	r2, [pc, #204]	@ (8000f14 <StartDisplayTask+0x12c>)
 8000e48:	2120      	movs	r1, #32
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f006 fb46 	bl	80074dc <sniprintf>
 8000e50:	e027      	b.n	8000ea2 <StartDisplayTask+0xba>
        } else if (bpm_int < 60 && bpm_int > 10) { // >10 to avoid "Low" when just starting
 8000e52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e54:	2b3b      	cmp	r3, #59	@ 0x3b
 8000e56:	d80a      	bhi.n	8000e6e <StartDisplayTask+0x86>
 8000e58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e5a:	2b0a      	cmp	r3, #10
 8000e5c:	d907      	bls.n	8000e6e <StartDisplayTask+0x86>
            snprintf(buf, 32, "Status: Low     ");
 8000e5e:	f107 0308 	add.w	r3, r7, #8
 8000e62:	4a2d      	ldr	r2, [pc, #180]	@ (8000f18 <StartDisplayTask+0x130>)
 8000e64:	2120      	movs	r1, #32
 8000e66:	4618      	mov	r0, r3
 8000e68:	f006 fb38 	bl	80074dc <sniprintf>
 8000e6c:	e019      	b.n	8000ea2 <StartDisplayTask+0xba>
        } else if (bpm_int <= 10) {
 8000e6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e70:	2b0a      	cmp	r3, #10
 8000e72:	d807      	bhi.n	8000e84 <StartDisplayTask+0x9c>
             snprintf(buf, 32, "Status: Calc... "); // Initializing
 8000e74:	f107 0308 	add.w	r3, r7, #8
 8000e78:	4a28      	ldr	r2, [pc, #160]	@ (8000f1c <StartDisplayTask+0x134>)
 8000e7a:	2120      	movs	r1, #32
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f006 fb2d 	bl	80074dc <sniprintf>
 8000e82:	e00e      	b.n	8000ea2 <StartDisplayTask+0xba>
        } else {
             snprintf(buf, 32, "Status: Normal  ");
 8000e84:	f107 0308 	add.w	r3, r7, #8
 8000e88:	4a25      	ldr	r2, [pc, #148]	@ (8000f20 <StartDisplayTask+0x138>)
 8000e8a:	2120      	movs	r1, #32
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f006 fb25 	bl	80074dc <sniprintf>
 8000e92:	e006      	b.n	8000ea2 <StartDisplayTask+0xba>
        }
    } else {
         snprintf(buf, 32, "Status: Idle    ");
 8000e94:	f107 0308 	add.w	r3, r7, #8
 8000e98:	4a22      	ldr	r2, [pc, #136]	@ (8000f24 <StartDisplayTask+0x13c>)
 8000e9a:	2120      	movs	r1, #32
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f006 fb1d 	bl	80074dc <sniprintf>
    }
    lcd_send_string(buf);
 8000ea2:	f107 0308 	add.w	r3, r7, #8
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f7ff fc50 	bl	800074c <lcd_send_string>
    
    // --- Bottom Row: BPM Value ---
    lcd_put_cur(1, 0);
 8000eac:	2100      	movs	r1, #0
 8000eae:	2001      	movs	r0, #1
 8000eb0:	f7ff fbe6 	bl	8000680 <lcd_put_cur>

    if (finger_on_counter > 0) {
 8000eb4:	4b16      	ldr	r3, [pc, #88]	@ (8000f10 <StartDisplayTask+0x128>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	dd14      	ble.n	8000ee6 <StartDisplayTask+0xfe>
        if (amplitude < 300) {
 8000ebc:	4b1a      	ldr	r3, [pc, #104]	@ (8000f28 <StartDisplayTask+0x140>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000ec4:	d207      	bcs.n	8000ed6 <StartDisplayTask+0xee>
             snprintf(buf, 32, "Weak Signal...  ");
 8000ec6:	f107 0308 	add.w	r3, r7, #8
 8000eca:	4a18      	ldr	r2, [pc, #96]	@ (8000f2c <StartDisplayTask+0x144>)
 8000ecc:	2120      	movs	r1, #32
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f006 fb04 	bl	80074dc <sniprintf>
 8000ed4:	e00e      	b.n	8000ef4 <StartDisplayTask+0x10c>
        } else {
             snprintf(buf, 32, "BPM: %lu        ", bpm_int);
 8000ed6:	f107 0008 	add.w	r0, r7, #8
 8000eda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000edc:	4a14      	ldr	r2, [pc, #80]	@ (8000f30 <StartDisplayTask+0x148>)
 8000ede:	2120      	movs	r1, #32
 8000ee0:	f006 fafc 	bl	80074dc <sniprintf>
 8000ee4:	e006      	b.n	8000ef4 <StartDisplayTask+0x10c>
        }
    } else {
        snprintf(buf, 32, "No Finger       "); 
 8000ee6:	f107 0308 	add.w	r3, r7, #8
 8000eea:	4a12      	ldr	r2, [pc, #72]	@ (8000f34 <StartDisplayTask+0x14c>)
 8000eec:	2120      	movs	r1, #32
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f006 faf4 	bl	80074dc <sniprintf>
    }
    lcd_send_string(buf);
 8000ef4:	f107 0308 	add.w	r3, r7, #8
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff fc27 	bl	800074c <lcd_send_string>
    
    osDelay(200); // 5Hz Update
 8000efe:	20c8      	movs	r0, #200	@ 0xc8
 8000f00:	f002 fefa 	bl	8003cf8 <osDelay>
  {
 8000f04:	e774      	b.n	8000df0 <StartDisplayTask+0x8>
 8000f06:	bf00      	nop
 8000f08:	200000f8 	.word	0x200000f8
 8000f0c:	20000104 	.word	0x20000104
 8000f10:	2000010c 	.word	0x2000010c
 8000f14:	080086e4 	.word	0x080086e4
 8000f18:	080086f8 	.word	0x080086f8
 8000f1c:	0800870c 	.word	0x0800870c
 8000f20:	08008720 	.word	0x08008720
 8000f24:	08008734 	.word	0x08008734
 8000f28:	200001dc 	.word	0x200001dc
 8000f2c:	08008748 	.word	0x08008748
 8000f30:	0800875c 	.word	0x0800875c
 8000f34:	08008770 	.word	0x08008770

08000f38 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a04      	ldr	r2, [pc, #16]	@ (8000f58 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d101      	bne.n	8000f4e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000f4a:	f000 fab7 	bl	80014bc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f4e:	bf00      	nop
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40010000 	.word	0x40010000

08000f5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f60:	b672      	cpsid	i
}
 8000f62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f64:	bf00      	nop
 8000f66:	e7fd      	b.n	8000f64 <Error_Handler+0x8>

08000f68 <MAX30102_WriteReg>:
#include "max30102.h"

static I2C_HandleTypeDef *msg_i2c;

static void MAX30102_WriteReg(uint8_t reg, uint8_t value) {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b086      	sub	sp, #24
 8000f6c:	af02      	add	r7, sp, #8
 8000f6e:	4603      	mov	r3, r0
 8000f70:	460a      	mov	r2, r1
 8000f72:	71fb      	strb	r3, [r7, #7]
 8000f74:	4613      	mov	r3, r2
 8000f76:	71bb      	strb	r3, [r7, #6]
    uint8_t data[2] = {reg, value};
 8000f78:	79fb      	ldrb	r3, [r7, #7]
 8000f7a:	733b      	strb	r3, [r7, #12]
 8000f7c:	79bb      	ldrb	r3, [r7, #6]
 8000f7e:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(msg_i2c, MAX30102_I2C_ADDR, data, 2, HAL_MAX_DELAY);
 8000f80:	4b07      	ldr	r3, [pc, #28]	@ (8000fa0 <MAX30102_WriteReg+0x38>)
 8000f82:	6818      	ldr	r0, [r3, #0]
 8000f84:	f107 020c 	add.w	r2, r7, #12
 8000f88:	f04f 33ff 	mov.w	r3, #4294967295
 8000f8c:	9300      	str	r3, [sp, #0]
 8000f8e:	2302      	movs	r3, #2
 8000f90:	21ae      	movs	r1, #174	@ 0xae
 8000f92:	f000 feb5 	bl	8001d00 <HAL_I2C_Master_Transmit>
}
 8000f96:	bf00      	nop
 8000f98:	3710      	adds	r7, #16
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	200001e4 	.word	0x200001e4

08000fa4 <MAX30102_ReadRegs>:

static void MAX30102_ReadRegs(uint8_t reg, uint8_t *data, uint16_t len) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af02      	add	r7, sp, #8
 8000faa:	4603      	mov	r3, r0
 8000fac:	6039      	str	r1, [r7, #0]
 8000fae:	71fb      	strb	r3, [r7, #7]
 8000fb0:	4613      	mov	r3, r2
 8000fb2:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Master_Transmit(msg_i2c, MAX30102_I2C_ADDR, &reg, 1, HAL_MAX_DELAY);
 8000fb4:	4b0b      	ldr	r3, [pc, #44]	@ (8000fe4 <MAX30102_ReadRegs+0x40>)
 8000fb6:	6818      	ldr	r0, [r3, #0]
 8000fb8:	1dfa      	adds	r2, r7, #7
 8000fba:	f04f 33ff 	mov.w	r3, #4294967295
 8000fbe:	9300      	str	r3, [sp, #0]
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	21ae      	movs	r1, #174	@ 0xae
 8000fc4:	f000 fe9c 	bl	8001d00 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(msg_i2c, MAX30102_I2C_ADDR, data, len, HAL_MAX_DELAY);
 8000fc8:	4b06      	ldr	r3, [pc, #24]	@ (8000fe4 <MAX30102_ReadRegs+0x40>)
 8000fca:	6818      	ldr	r0, [r3, #0]
 8000fcc:	88bb      	ldrh	r3, [r7, #4]
 8000fce:	f04f 32ff 	mov.w	r2, #4294967295
 8000fd2:	9200      	str	r2, [sp, #0]
 8000fd4:	683a      	ldr	r2, [r7, #0]
 8000fd6:	21ae      	movs	r1, #174	@ 0xae
 8000fd8:	f000 ff90 	bl	8001efc <HAL_I2C_Master_Receive>
}
 8000fdc:	bf00      	nop
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	200001e4 	.word	0x200001e4

08000fe8 <MAX30102_Init>:

void MAX30102_Init(I2C_HandleTypeDef *hi2c) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
    msg_i2c = hi2c;
 8000ff0:	4a16      	ldr	r2, [pc, #88]	@ (800104c <MAX30102_Init+0x64>)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6013      	str	r3, [r2, #0]

    // Reset
    MAX30102_WriteReg(REG_MODE_CONFIG, 0x40);
 8000ff6:	2140      	movs	r1, #64	@ 0x40
 8000ff8:	2009      	movs	r0, #9
 8000ffa:	f7ff ffb5 	bl	8000f68 <MAX30102_WriteReg>
    HAL_Delay(100);
 8000ffe:	2064      	movs	r0, #100	@ 0x64
 8001000:	f000 fa7c 	bl	80014fc <HAL_Delay>

    // Interrupt enable (FIFO almost full)
    MAX30102_WriteReg(REG_INTR_ENABLE_1, 0xC0); // A_FULL_EN, PPG_RDY_EN
 8001004:	21c0      	movs	r1, #192	@ 0xc0
 8001006:	2002      	movs	r0, #2
 8001008:	f7ff ffae 	bl	8000f68 <MAX30102_WriteReg>
    MAX30102_WriteReg(REG_INTR_ENABLE_2, 0x00);
 800100c:	2100      	movs	r1, #0
 800100e:	2003      	movs	r0, #3
 8001010:	f7ff ffaa 	bl	8000f68 <MAX30102_WriteReg>

    // FIFO Config
    // SMP_AVE = 011 (8 samples averaged in hardware) - KEY IMPROVEMENT from eepj library
    // FIFO_ROLLOVER_EN = 1, FIFO_A_FULL = 15
    // This reduces noise significantly!
    MAX30102_WriteReg(REG_FIFO_CONFIG, 0x6F);
 8001014:	216f      	movs	r1, #111	@ 0x6f
 8001016:	2008      	movs	r0, #8
 8001018:	f7ff ffa6 	bl	8000f68 <MAX30102_WriteReg>

    // Mode Config (SpO2 mode)
    MAX30102_WriteReg(REG_MODE_CONFIG, 0x03);
 800101c:	2103      	movs	r1, #3
 800101e:	2009      	movs	r0, #9
 8001020:	f7ff ffa2 	bl	8000f68 <MAX30102_WriteReg>

    // SpO2 Config
    // ADC Range = 4096nA, Sample Rate = 100Hz, LED Pulse Width = 411us
    // With 8x averaging, effective output = 12.5 samples/sec (smooth!)
    MAX30102_WriteReg(REG_SPO2_CONFIG, 0x27);
 8001024:	2127      	movs	r1, #39	@ 0x27
 8001026:	200a      	movs	r0, #10
 8001028:	f7ff ff9e 	bl	8000f68 <MAX30102_WriteReg>

    // LED Pulse Amplitude
    // Slightly higher for better SNR: 0x24 = ~7.2mA
    MAX30102_WriteReg(REG_LED1_PA, 0x24); // Red
 800102c:	2124      	movs	r1, #36	@ 0x24
 800102e:	200c      	movs	r0, #12
 8001030:	f7ff ff9a 	bl	8000f68 <MAX30102_WriteReg>
    MAX30102_WriteReg(REG_LED2_PA, 0x24); // IR
 8001034:	2124      	movs	r1, #36	@ 0x24
 8001036:	200d      	movs	r0, #13
 8001038:	f7ff ff96 	bl	8000f68 <MAX30102_WriteReg>
    MAX30102_WriteReg(REG_PILOT_PA, 0x7F);
 800103c:	217f      	movs	r1, #127	@ 0x7f
 800103e:	2010      	movs	r0, #16
 8001040:	f7ff ff92 	bl	8000f68 <MAX30102_WriteReg>
}
 8001044:	bf00      	nop
 8001046:	3708      	adds	r7, #8
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	200001e4 	.word	0x200001e4

08001050 <MAX30102_ReadFIFO>:

void MAX30102_ReadFIFO(uint32_t *red_led, uint32_t *ir_led) {
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	6039      	str	r1, [r7, #0]
    uint8_t data[6];
    
    // Note: We don't check FIFO pointers for simplicity.
    // In production, check interrupt or pointers to avoid reading stale data.
    
    MAX30102_ReadRegs(REG_FIFO_DATA, data, 6);
 800105a:	f107 0308 	add.w	r3, r7, #8
 800105e:	2206      	movs	r2, #6
 8001060:	4619      	mov	r1, r3
 8001062:	2007      	movs	r0, #7
 8001064:	f7ff ff9e 	bl	8000fa4 <MAX30102_ReadRegs>
    // Combine bytes
    // CORRECTED ORDER (matches eepj library and datasheet for SpO2 mode):
    // Bytes [0-2]: IR LED (we use this for pulse detection!)
    // Bytes [3-5]: RED LED
    
    *ir_led  = ((data[0] & 0x03) << 16) | (data[1] << 8) | data[2];
 8001068:	7a3b      	ldrb	r3, [r7, #8]
 800106a:	041b      	lsls	r3, r3, #16
 800106c:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001070:	7a7b      	ldrb	r3, [r7, #9]
 8001072:	021b      	lsls	r3, r3, #8
 8001074:	4313      	orrs	r3, r2
 8001076:	7aba      	ldrb	r2, [r7, #10]
 8001078:	4313      	orrs	r3, r2
 800107a:	461a      	mov	r2, r3
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	601a      	str	r2, [r3, #0]
    *red_led = ((data[3] & 0x03) << 16) | (data[4] << 8) | data[5];
 8001080:	7afb      	ldrb	r3, [r7, #11]
 8001082:	041b      	lsls	r3, r3, #16
 8001084:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001088:	7b3b      	ldrb	r3, [r7, #12]
 800108a:	021b      	lsls	r3, r3, #8
 800108c:	4313      	orrs	r3, r2
 800108e:	7b7a      	ldrb	r2, [r7, #13]
 8001090:	4313      	orrs	r3, r2
 8001092:	461a      	mov	r2, r3
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	601a      	str	r2, [r3, #0]
}
 8001098:	bf00      	nop
 800109a:	3710      	adds	r7, #16
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}

080010a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010a6:	2300      	movs	r3, #0
 80010a8:	607b      	str	r3, [r7, #4]
 80010aa:	4b12      	ldr	r3, [pc, #72]	@ (80010f4 <HAL_MspInit+0x54>)
 80010ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ae:	4a11      	ldr	r2, [pc, #68]	@ (80010f4 <HAL_MspInit+0x54>)
 80010b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80010b6:	4b0f      	ldr	r3, [pc, #60]	@ (80010f4 <HAL_MspInit+0x54>)
 80010b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010be:	607b      	str	r3, [r7, #4]
 80010c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010c2:	2300      	movs	r3, #0
 80010c4:	603b      	str	r3, [r7, #0]
 80010c6:	4b0b      	ldr	r3, [pc, #44]	@ (80010f4 <HAL_MspInit+0x54>)
 80010c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ca:	4a0a      	ldr	r2, [pc, #40]	@ (80010f4 <HAL_MspInit+0x54>)
 80010cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80010d2:	4b08      	ldr	r3, [pc, #32]	@ (80010f4 <HAL_MspInit+0x54>)
 80010d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010da:	603b      	str	r3, [r7, #0]
 80010dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010de:	2200      	movs	r2, #0
 80010e0:	210f      	movs	r1, #15
 80010e2:	f06f 0001 	mvn.w	r0, #1
 80010e6:	f000 fae5 	bl	80016b4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010ea:	bf00      	nop
 80010ec:	3708      	adds	r7, #8
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	40023800 	.word	0x40023800

080010f8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b08a      	sub	sp, #40	@ 0x28
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001100:	f107 0314 	add.w	r3, r7, #20
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
 8001108:	605a      	str	r2, [r3, #4]
 800110a:	609a      	str	r2, [r3, #8]
 800110c:	60da      	str	r2, [r3, #12]
 800110e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a19      	ldr	r2, [pc, #100]	@ (800117c <HAL_I2C_MspInit+0x84>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d12b      	bne.n	8001172 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	613b      	str	r3, [r7, #16]
 800111e:	4b18      	ldr	r3, [pc, #96]	@ (8001180 <HAL_I2C_MspInit+0x88>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001122:	4a17      	ldr	r2, [pc, #92]	@ (8001180 <HAL_I2C_MspInit+0x88>)
 8001124:	f043 0302 	orr.w	r3, r3, #2
 8001128:	6313      	str	r3, [r2, #48]	@ 0x30
 800112a:	4b15      	ldr	r3, [pc, #84]	@ (8001180 <HAL_I2C_MspInit+0x88>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112e:	f003 0302 	and.w	r3, r3, #2
 8001132:	613b      	str	r3, [r7, #16]
 8001134:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001136:	23c0      	movs	r3, #192	@ 0xc0
 8001138:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800113a:	2312      	movs	r3, #18
 800113c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800113e:	2301      	movs	r3, #1
 8001140:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001142:	2303      	movs	r3, #3
 8001144:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001146:	2304      	movs	r3, #4
 8001148:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	4619      	mov	r1, r3
 8001150:	480c      	ldr	r0, [pc, #48]	@ (8001184 <HAL_I2C_MspInit+0x8c>)
 8001152:	f000 fad9 	bl	8001708 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	60fb      	str	r3, [r7, #12]
 800115a:	4b09      	ldr	r3, [pc, #36]	@ (8001180 <HAL_I2C_MspInit+0x88>)
 800115c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800115e:	4a08      	ldr	r2, [pc, #32]	@ (8001180 <HAL_I2C_MspInit+0x88>)
 8001160:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001164:	6413      	str	r3, [r2, #64]	@ 0x40
 8001166:	4b06      	ldr	r3, [pc, #24]	@ (8001180 <HAL_I2C_MspInit+0x88>)
 8001168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800116a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800116e:	60fb      	str	r3, [r7, #12]
 8001170:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001172:	bf00      	nop
 8001174:	3728      	adds	r7, #40	@ 0x28
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	40005400 	.word	0x40005400
 8001180:	40023800 	.word	0x40023800
 8001184:	40020400 	.word	0x40020400

08001188 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b08c      	sub	sp, #48	@ 0x30
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001190:	2300      	movs	r3, #0
 8001192:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001194:	2300      	movs	r3, #0
 8001196:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001198:	2300      	movs	r3, #0
 800119a:	60bb      	str	r3, [r7, #8]
 800119c:	4b2e      	ldr	r3, [pc, #184]	@ (8001258 <HAL_InitTick+0xd0>)
 800119e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011a0:	4a2d      	ldr	r2, [pc, #180]	@ (8001258 <HAL_InitTick+0xd0>)
 80011a2:	f043 0301 	orr.w	r3, r3, #1
 80011a6:	6453      	str	r3, [r2, #68]	@ 0x44
 80011a8:	4b2b      	ldr	r3, [pc, #172]	@ (8001258 <HAL_InitTick+0xd0>)
 80011aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ac:	f003 0301 	and.w	r3, r3, #1
 80011b0:	60bb      	str	r3, [r7, #8]
 80011b2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80011b4:	f107 020c 	add.w	r2, r7, #12
 80011b8:	f107 0310 	add.w	r3, r7, #16
 80011bc:	4611      	mov	r1, r2
 80011be:	4618      	mov	r0, r3
 80011c0:	f002 f9da 	bl	8003578 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80011c4:	f002 f9c4 	bl	8003550 <HAL_RCC_GetPCLK2Freq>
 80011c8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80011ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011cc:	4a23      	ldr	r2, [pc, #140]	@ (800125c <HAL_InitTick+0xd4>)
 80011ce:	fba2 2303 	umull	r2, r3, r2, r3
 80011d2:	0c9b      	lsrs	r3, r3, #18
 80011d4:	3b01      	subs	r3, #1
 80011d6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80011d8:	4b21      	ldr	r3, [pc, #132]	@ (8001260 <HAL_InitTick+0xd8>)
 80011da:	4a22      	ldr	r2, [pc, #136]	@ (8001264 <HAL_InitTick+0xdc>)
 80011dc:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80011de:	4b20      	ldr	r3, [pc, #128]	@ (8001260 <HAL_InitTick+0xd8>)
 80011e0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80011e4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80011e6:	4a1e      	ldr	r2, [pc, #120]	@ (8001260 <HAL_InitTick+0xd8>)
 80011e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ea:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80011ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001260 <HAL_InitTick+0xd8>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011f2:	4b1b      	ldr	r3, [pc, #108]	@ (8001260 <HAL_InitTick+0xd8>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011f8:	4b19      	ldr	r3, [pc, #100]	@ (8001260 <HAL_InitTick+0xd8>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80011fe:	4818      	ldr	r0, [pc, #96]	@ (8001260 <HAL_InitTick+0xd8>)
 8001200:	f002 f9ec 	bl	80035dc <HAL_TIM_Base_Init>
 8001204:	4603      	mov	r3, r0
 8001206:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800120a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800120e:	2b00      	cmp	r3, #0
 8001210:	d11b      	bne.n	800124a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001212:	4813      	ldr	r0, [pc, #76]	@ (8001260 <HAL_InitTick+0xd8>)
 8001214:	f002 fa3c 	bl	8003690 <HAL_TIM_Base_Start_IT>
 8001218:	4603      	mov	r3, r0
 800121a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800121e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001222:	2b00      	cmp	r3, #0
 8001224:	d111      	bne.n	800124a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001226:	2019      	movs	r0, #25
 8001228:	f000 fa60 	bl	80016ec <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2b0f      	cmp	r3, #15
 8001230:	d808      	bhi.n	8001244 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001232:	2200      	movs	r2, #0
 8001234:	6879      	ldr	r1, [r7, #4]
 8001236:	2019      	movs	r0, #25
 8001238:	f000 fa3c 	bl	80016b4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800123c:	4a0a      	ldr	r2, [pc, #40]	@ (8001268 <HAL_InitTick+0xe0>)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6013      	str	r3, [r2, #0]
 8001242:	e002      	b.n	800124a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001244:	2301      	movs	r3, #1
 8001246:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800124a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800124e:	4618      	mov	r0, r3
 8001250:	3730      	adds	r7, #48	@ 0x30
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	40023800 	.word	0x40023800
 800125c:	431bde83 	.word	0x431bde83
 8001260:	200001e8 	.word	0x200001e8
 8001264:	40010000 	.word	0x40010000
 8001268:	20000008 	.word	0x20000008

0800126c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001270:	bf00      	nop
 8001272:	e7fd      	b.n	8001270 <NMI_Handler+0x4>

08001274 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001278:	bf00      	nop
 800127a:	e7fd      	b.n	8001278 <HardFault_Handler+0x4>

0800127c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <MemManage_Handler+0x4>

08001284 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001288:	bf00      	nop
 800128a:	e7fd      	b.n	8001288 <BusFault_Handler+0x4>

0800128c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <UsageFault_Handler+0x4>

08001294 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001298:	bf00      	nop
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
	...

080012a4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80012a8:	4802      	ldr	r0, [pc, #8]	@ (80012b4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80012aa:	f002 fa53 	bl	8003754 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80012ae:	bf00      	nop
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	200001e8 	.word	0x200001e8

080012b8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b086      	sub	sp, #24
 80012bc:	af00      	add	r7, sp, #0
 80012be:	60f8      	str	r0, [r7, #12]
 80012c0:	60b9      	str	r1, [r7, #8]
 80012c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012c4:	2300      	movs	r3, #0
 80012c6:	617b      	str	r3, [r7, #20]
 80012c8:	e00a      	b.n	80012e0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012ca:	f3af 8000 	nop.w
 80012ce:	4601      	mov	r1, r0
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	1c5a      	adds	r2, r3, #1
 80012d4:	60ba      	str	r2, [r7, #8]
 80012d6:	b2ca      	uxtb	r2, r1
 80012d8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	3301      	adds	r3, #1
 80012de:	617b      	str	r3, [r7, #20]
 80012e0:	697a      	ldr	r2, [r7, #20]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	dbf0      	blt.n	80012ca <_read+0x12>
  }

  return len;
 80012e8:	687b      	ldr	r3, [r7, #4]
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3718      	adds	r7, #24
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012f2:	b580      	push	{r7, lr}
 80012f4:	b086      	sub	sp, #24
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	60f8      	str	r0, [r7, #12]
 80012fa:	60b9      	str	r1, [r7, #8]
 80012fc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012fe:	2300      	movs	r3, #0
 8001300:	617b      	str	r3, [r7, #20]
 8001302:	e009      	b.n	8001318 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	1c5a      	adds	r2, r3, #1
 8001308:	60ba      	str	r2, [r7, #8]
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	4618      	mov	r0, r3
 800130e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	3301      	adds	r3, #1
 8001316:	617b      	str	r3, [r7, #20]
 8001318:	697a      	ldr	r2, [r7, #20]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	429a      	cmp	r2, r3
 800131e:	dbf1      	blt.n	8001304 <_write+0x12>
  }
  return len;
 8001320:	687b      	ldr	r3, [r7, #4]
}
 8001322:	4618      	mov	r0, r3
 8001324:	3718      	adds	r7, #24
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}

0800132a <_close>:

int _close(int file)
{
 800132a:	b480      	push	{r7}
 800132c:	b083      	sub	sp, #12
 800132e:	af00      	add	r7, sp, #0
 8001330:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001332:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001336:	4618      	mov	r0, r3
 8001338:	370c      	adds	r7, #12
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr

08001342 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001342:	b480      	push	{r7}
 8001344:	b083      	sub	sp, #12
 8001346:	af00      	add	r7, sp, #0
 8001348:	6078      	str	r0, [r7, #4]
 800134a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001352:	605a      	str	r2, [r3, #4]
  return 0;
 8001354:	2300      	movs	r3, #0
}
 8001356:	4618      	mov	r0, r3
 8001358:	370c      	adds	r7, #12
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr

08001362 <_isatty>:

int _isatty(int file)
{
 8001362:	b480      	push	{r7}
 8001364:	b083      	sub	sp, #12
 8001366:	af00      	add	r7, sp, #0
 8001368:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800136a:	2301      	movs	r3, #1
}
 800136c:	4618      	mov	r0, r3
 800136e:	370c      	adds	r7, #12
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr

08001378 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001378:	b480      	push	{r7}
 800137a:	b085      	sub	sp, #20
 800137c:	af00      	add	r7, sp, #0
 800137e:	60f8      	str	r0, [r7, #12]
 8001380:	60b9      	str	r1, [r7, #8]
 8001382:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001384:	2300      	movs	r3, #0
}
 8001386:	4618      	mov	r0, r3
 8001388:	3714      	adds	r7, #20
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
	...

08001394 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800139c:	4a14      	ldr	r2, [pc, #80]	@ (80013f0 <_sbrk+0x5c>)
 800139e:	4b15      	ldr	r3, [pc, #84]	@ (80013f4 <_sbrk+0x60>)
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013a8:	4b13      	ldr	r3, [pc, #76]	@ (80013f8 <_sbrk+0x64>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d102      	bne.n	80013b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013b0:	4b11      	ldr	r3, [pc, #68]	@ (80013f8 <_sbrk+0x64>)
 80013b2:	4a12      	ldr	r2, [pc, #72]	@ (80013fc <_sbrk+0x68>)
 80013b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013b6:	4b10      	ldr	r3, [pc, #64]	@ (80013f8 <_sbrk+0x64>)
 80013b8:	681a      	ldr	r2, [r3, #0]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4413      	add	r3, r2
 80013be:	693a      	ldr	r2, [r7, #16]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d207      	bcs.n	80013d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013c4:	f006 fa44 	bl	8007850 <__errno>
 80013c8:	4603      	mov	r3, r0
 80013ca:	220c      	movs	r2, #12
 80013cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013ce:	f04f 33ff 	mov.w	r3, #4294967295
 80013d2:	e009      	b.n	80013e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013d4:	4b08      	ldr	r3, [pc, #32]	@ (80013f8 <_sbrk+0x64>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013da:	4b07      	ldr	r3, [pc, #28]	@ (80013f8 <_sbrk+0x64>)
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	4413      	add	r3, r2
 80013e2:	4a05      	ldr	r2, [pc, #20]	@ (80013f8 <_sbrk+0x64>)
 80013e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013e6:	68fb      	ldr	r3, [r7, #12]
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3718      	adds	r7, #24
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	20010000 	.word	0x20010000
 80013f4:	00000400 	.word	0x00000400
 80013f8:	20000230 	.word	0x20000230
 80013fc:	20004d70 	.word	0x20004d70

08001400 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001404:	4b06      	ldr	r3, [pc, #24]	@ (8001420 <SystemInit+0x20>)
 8001406:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800140a:	4a05      	ldr	r2, [pc, #20]	@ (8001420 <SystemInit+0x20>)
 800140c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001410:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001414:	bf00      	nop
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	e000ed00 	.word	0xe000ed00

08001424 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001424:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800145c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001428:	f7ff ffea 	bl	8001400 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800142c:	480c      	ldr	r0, [pc, #48]	@ (8001460 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800142e:	490d      	ldr	r1, [pc, #52]	@ (8001464 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001430:	4a0d      	ldr	r2, [pc, #52]	@ (8001468 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001432:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001434:	e002      	b.n	800143c <LoopCopyDataInit>

08001436 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001436:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001438:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800143a:	3304      	adds	r3, #4

0800143c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800143c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800143e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001440:	d3f9      	bcc.n	8001436 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001442:	4a0a      	ldr	r2, [pc, #40]	@ (800146c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001444:	4c0a      	ldr	r4, [pc, #40]	@ (8001470 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001446:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001448:	e001      	b.n	800144e <LoopFillZerobss>

0800144a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800144a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800144c:	3204      	adds	r2, #4

0800144e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800144e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001450:	d3fb      	bcc.n	800144a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001452:	f006 fa03 	bl	800785c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001456:	f7ff f98f 	bl	8000778 <main>
  bx  lr    
 800145a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800145c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001460:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001464:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001468:	080088b0 	.word	0x080088b0
  ldr r2, =_sbss
 800146c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001470:	20004d6c 	.word	0x20004d6c

08001474 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001474:	e7fe      	b.n	8001474 <ADC_IRQHandler>
	...

08001478 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800147c:	4b0e      	ldr	r3, [pc, #56]	@ (80014b8 <HAL_Init+0x40>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a0d      	ldr	r2, [pc, #52]	@ (80014b8 <HAL_Init+0x40>)
 8001482:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001486:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001488:	4b0b      	ldr	r3, [pc, #44]	@ (80014b8 <HAL_Init+0x40>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a0a      	ldr	r2, [pc, #40]	@ (80014b8 <HAL_Init+0x40>)
 800148e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001492:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001494:	4b08      	ldr	r3, [pc, #32]	@ (80014b8 <HAL_Init+0x40>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a07      	ldr	r2, [pc, #28]	@ (80014b8 <HAL_Init+0x40>)
 800149a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800149e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014a0:	2003      	movs	r0, #3
 80014a2:	f000 f8fc 	bl	800169e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014a6:	200f      	movs	r0, #15
 80014a8:	f7ff fe6e 	bl	8001188 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014ac:	f7ff fdf8 	bl	80010a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014b0:	2300      	movs	r3, #0
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	40023c00 	.word	0x40023c00

080014bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014c0:	4b06      	ldr	r3, [pc, #24]	@ (80014dc <HAL_IncTick+0x20>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	461a      	mov	r2, r3
 80014c6:	4b06      	ldr	r3, [pc, #24]	@ (80014e0 <HAL_IncTick+0x24>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4413      	add	r3, r2
 80014cc:	4a04      	ldr	r2, [pc, #16]	@ (80014e0 <HAL_IncTick+0x24>)
 80014ce:	6013      	str	r3, [r2, #0]
}
 80014d0:	bf00      	nop
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	2000000c 	.word	0x2000000c
 80014e0:	20000234 	.word	0x20000234

080014e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  return uwTick;
 80014e8:	4b03      	ldr	r3, [pc, #12]	@ (80014f8 <HAL_GetTick+0x14>)
 80014ea:	681b      	ldr	r3, [r3, #0]
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	20000234 	.word	0x20000234

080014fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001504:	f7ff ffee 	bl	80014e4 <HAL_GetTick>
 8001508:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001514:	d005      	beq.n	8001522 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001516:	4b0a      	ldr	r3, [pc, #40]	@ (8001540 <HAL_Delay+0x44>)
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	461a      	mov	r2, r3
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	4413      	add	r3, r2
 8001520:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001522:	bf00      	nop
 8001524:	f7ff ffde 	bl	80014e4 <HAL_GetTick>
 8001528:	4602      	mov	r2, r0
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	68fa      	ldr	r2, [r7, #12]
 8001530:	429a      	cmp	r2, r3
 8001532:	d8f7      	bhi.n	8001524 <HAL_Delay+0x28>
  {
  }
}
 8001534:	bf00      	nop
 8001536:	bf00      	nop
 8001538:	3710      	adds	r7, #16
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	2000000c 	.word	0x2000000c

08001544 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001544:	b480      	push	{r7}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	f003 0307 	and.w	r3, r3, #7
 8001552:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001554:	4b0c      	ldr	r3, [pc, #48]	@ (8001588 <__NVIC_SetPriorityGrouping+0x44>)
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800155a:	68ba      	ldr	r2, [r7, #8]
 800155c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001560:	4013      	ands	r3, r2
 8001562:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800156c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001570:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001574:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001576:	4a04      	ldr	r2, [pc, #16]	@ (8001588 <__NVIC_SetPriorityGrouping+0x44>)
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	60d3      	str	r3, [r2, #12]
}
 800157c:	bf00      	nop
 800157e:	3714      	adds	r7, #20
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr
 8001588:	e000ed00 	.word	0xe000ed00

0800158c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001590:	4b04      	ldr	r3, [pc, #16]	@ (80015a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	0a1b      	lsrs	r3, r3, #8
 8001596:	f003 0307 	and.w	r3, r3, #7
}
 800159a:	4618      	mov	r0, r3
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr
 80015a4:	e000ed00 	.word	0xe000ed00

080015a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	4603      	mov	r3, r0
 80015b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	db0b      	blt.n	80015d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015ba:	79fb      	ldrb	r3, [r7, #7]
 80015bc:	f003 021f 	and.w	r2, r3, #31
 80015c0:	4907      	ldr	r1, [pc, #28]	@ (80015e0 <__NVIC_EnableIRQ+0x38>)
 80015c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c6:	095b      	lsrs	r3, r3, #5
 80015c8:	2001      	movs	r0, #1
 80015ca:	fa00 f202 	lsl.w	r2, r0, r2
 80015ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80015d2:	bf00      	nop
 80015d4:	370c      	adds	r7, #12
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	e000e100 	.word	0xe000e100

080015e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	6039      	str	r1, [r7, #0]
 80015ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	db0a      	blt.n	800160e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	b2da      	uxtb	r2, r3
 80015fc:	490c      	ldr	r1, [pc, #48]	@ (8001630 <__NVIC_SetPriority+0x4c>)
 80015fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001602:	0112      	lsls	r2, r2, #4
 8001604:	b2d2      	uxtb	r2, r2
 8001606:	440b      	add	r3, r1
 8001608:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800160c:	e00a      	b.n	8001624 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	b2da      	uxtb	r2, r3
 8001612:	4908      	ldr	r1, [pc, #32]	@ (8001634 <__NVIC_SetPriority+0x50>)
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	f003 030f 	and.w	r3, r3, #15
 800161a:	3b04      	subs	r3, #4
 800161c:	0112      	lsls	r2, r2, #4
 800161e:	b2d2      	uxtb	r2, r2
 8001620:	440b      	add	r3, r1
 8001622:	761a      	strb	r2, [r3, #24]
}
 8001624:	bf00      	nop
 8001626:	370c      	adds	r7, #12
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr
 8001630:	e000e100 	.word	0xe000e100
 8001634:	e000ed00 	.word	0xe000ed00

08001638 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001638:	b480      	push	{r7}
 800163a:	b089      	sub	sp, #36	@ 0x24
 800163c:	af00      	add	r7, sp, #0
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	60b9      	str	r1, [r7, #8]
 8001642:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	f003 0307 	and.w	r3, r3, #7
 800164a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	f1c3 0307 	rsb	r3, r3, #7
 8001652:	2b04      	cmp	r3, #4
 8001654:	bf28      	it	cs
 8001656:	2304      	movcs	r3, #4
 8001658:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	3304      	adds	r3, #4
 800165e:	2b06      	cmp	r3, #6
 8001660:	d902      	bls.n	8001668 <NVIC_EncodePriority+0x30>
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	3b03      	subs	r3, #3
 8001666:	e000      	b.n	800166a <NVIC_EncodePriority+0x32>
 8001668:	2300      	movs	r3, #0
 800166a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800166c:	f04f 32ff 	mov.w	r2, #4294967295
 8001670:	69bb      	ldr	r3, [r7, #24]
 8001672:	fa02 f303 	lsl.w	r3, r2, r3
 8001676:	43da      	mvns	r2, r3
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	401a      	ands	r2, r3
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001680:	f04f 31ff 	mov.w	r1, #4294967295
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	fa01 f303 	lsl.w	r3, r1, r3
 800168a:	43d9      	mvns	r1, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001690:	4313      	orrs	r3, r2
         );
}
 8001692:	4618      	mov	r0, r3
 8001694:	3724      	adds	r7, #36	@ 0x24
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr

0800169e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b082      	sub	sp, #8
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	f7ff ff4c 	bl	8001544 <__NVIC_SetPriorityGrouping>
}
 80016ac:	bf00      	nop
 80016ae:	3708      	adds	r7, #8
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	60b9      	str	r1, [r7, #8]
 80016be:	607a      	str	r2, [r7, #4]
 80016c0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016c2:	2300      	movs	r3, #0
 80016c4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016c6:	f7ff ff61 	bl	800158c <__NVIC_GetPriorityGrouping>
 80016ca:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	68b9      	ldr	r1, [r7, #8]
 80016d0:	6978      	ldr	r0, [r7, #20]
 80016d2:	f7ff ffb1 	bl	8001638 <NVIC_EncodePriority>
 80016d6:	4602      	mov	r2, r0
 80016d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016dc:	4611      	mov	r1, r2
 80016de:	4618      	mov	r0, r3
 80016e0:	f7ff ff80 	bl	80015e4 <__NVIC_SetPriority>
}
 80016e4:	bf00      	nop
 80016e6:	3718      	adds	r7, #24
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}

080016ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	4603      	mov	r3, r0
 80016f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7ff ff54 	bl	80015a8 <__NVIC_EnableIRQ>
}
 8001700:	bf00      	nop
 8001702:	3708      	adds	r7, #8
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}

08001708 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001708:	b480      	push	{r7}
 800170a:	b089      	sub	sp, #36	@ 0x24
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001712:	2300      	movs	r3, #0
 8001714:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001716:	2300      	movs	r3, #0
 8001718:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800171a:	2300      	movs	r3, #0
 800171c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800171e:	2300      	movs	r3, #0
 8001720:	61fb      	str	r3, [r7, #28]
 8001722:	e159      	b.n	80019d8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001724:	2201      	movs	r2, #1
 8001726:	69fb      	ldr	r3, [r7, #28]
 8001728:	fa02 f303 	lsl.w	r3, r2, r3
 800172c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	697a      	ldr	r2, [r7, #20]
 8001734:	4013      	ands	r3, r2
 8001736:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001738:	693a      	ldr	r2, [r7, #16]
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	429a      	cmp	r2, r3
 800173e:	f040 8148 	bne.w	80019d2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f003 0303 	and.w	r3, r3, #3
 800174a:	2b01      	cmp	r3, #1
 800174c:	d005      	beq.n	800175a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001756:	2b02      	cmp	r3, #2
 8001758:	d130      	bne.n	80017bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001760:	69fb      	ldr	r3, [r7, #28]
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	2203      	movs	r2, #3
 8001766:	fa02 f303 	lsl.w	r3, r2, r3
 800176a:	43db      	mvns	r3, r3
 800176c:	69ba      	ldr	r2, [r7, #24]
 800176e:	4013      	ands	r3, r2
 8001770:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	68da      	ldr	r2, [r3, #12]
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	005b      	lsls	r3, r3, #1
 800177a:	fa02 f303 	lsl.w	r3, r2, r3
 800177e:	69ba      	ldr	r2, [r7, #24]
 8001780:	4313      	orrs	r3, r2
 8001782:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	69ba      	ldr	r2, [r7, #24]
 8001788:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001790:	2201      	movs	r2, #1
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	fa02 f303 	lsl.w	r3, r2, r3
 8001798:	43db      	mvns	r3, r3
 800179a:	69ba      	ldr	r2, [r7, #24]
 800179c:	4013      	ands	r3, r2
 800179e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	091b      	lsrs	r3, r3, #4
 80017a6:	f003 0201 	and.w	r2, r3, #1
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	69ba      	ldr	r2, [r7, #24]
 80017ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f003 0303 	and.w	r3, r3, #3
 80017c4:	2b03      	cmp	r3, #3
 80017c6:	d017      	beq.n	80017f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	2203      	movs	r2, #3
 80017d4:	fa02 f303 	lsl.w	r3, r2, r3
 80017d8:	43db      	mvns	r3, r3
 80017da:	69ba      	ldr	r2, [r7, #24]
 80017dc:	4013      	ands	r3, r2
 80017de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	689a      	ldr	r2, [r3, #8]
 80017e4:	69fb      	ldr	r3, [r7, #28]
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	69ba      	ldr	r2, [r7, #24]
 80017ee:	4313      	orrs	r3, r2
 80017f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	69ba      	ldr	r2, [r7, #24]
 80017f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f003 0303 	and.w	r3, r3, #3
 8001800:	2b02      	cmp	r3, #2
 8001802:	d123      	bne.n	800184c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	08da      	lsrs	r2, r3, #3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	3208      	adds	r2, #8
 800180c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001810:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	f003 0307 	and.w	r3, r3, #7
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	220f      	movs	r2, #15
 800181c:	fa02 f303 	lsl.w	r3, r2, r3
 8001820:	43db      	mvns	r3, r3
 8001822:	69ba      	ldr	r2, [r7, #24]
 8001824:	4013      	ands	r3, r2
 8001826:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	691a      	ldr	r2, [r3, #16]
 800182c:	69fb      	ldr	r3, [r7, #28]
 800182e:	f003 0307 	and.w	r3, r3, #7
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	fa02 f303 	lsl.w	r3, r2, r3
 8001838:	69ba      	ldr	r2, [r7, #24]
 800183a:	4313      	orrs	r3, r2
 800183c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800183e:	69fb      	ldr	r3, [r7, #28]
 8001840:	08da      	lsrs	r2, r3, #3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	3208      	adds	r2, #8
 8001846:	69b9      	ldr	r1, [r7, #24]
 8001848:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	005b      	lsls	r3, r3, #1
 8001856:	2203      	movs	r2, #3
 8001858:	fa02 f303 	lsl.w	r3, r2, r3
 800185c:	43db      	mvns	r3, r3
 800185e:	69ba      	ldr	r2, [r7, #24]
 8001860:	4013      	ands	r3, r2
 8001862:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f003 0203 	and.w	r2, r3, #3
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	005b      	lsls	r3, r3, #1
 8001870:	fa02 f303 	lsl.w	r3, r2, r3
 8001874:	69ba      	ldr	r2, [r7, #24]
 8001876:	4313      	orrs	r3, r2
 8001878:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001888:	2b00      	cmp	r3, #0
 800188a:	f000 80a2 	beq.w	80019d2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	60fb      	str	r3, [r7, #12]
 8001892:	4b57      	ldr	r3, [pc, #348]	@ (80019f0 <HAL_GPIO_Init+0x2e8>)
 8001894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001896:	4a56      	ldr	r2, [pc, #344]	@ (80019f0 <HAL_GPIO_Init+0x2e8>)
 8001898:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800189c:	6453      	str	r3, [r2, #68]	@ 0x44
 800189e:	4b54      	ldr	r3, [pc, #336]	@ (80019f0 <HAL_GPIO_Init+0x2e8>)
 80018a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018aa:	4a52      	ldr	r2, [pc, #328]	@ (80019f4 <HAL_GPIO_Init+0x2ec>)
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	089b      	lsrs	r3, r3, #2
 80018b0:	3302      	adds	r3, #2
 80018b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80018b8:	69fb      	ldr	r3, [r7, #28]
 80018ba:	f003 0303 	and.w	r3, r3, #3
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	220f      	movs	r2, #15
 80018c2:	fa02 f303 	lsl.w	r3, r2, r3
 80018c6:	43db      	mvns	r3, r3
 80018c8:	69ba      	ldr	r2, [r7, #24]
 80018ca:	4013      	ands	r3, r2
 80018cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4a49      	ldr	r2, [pc, #292]	@ (80019f8 <HAL_GPIO_Init+0x2f0>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d019      	beq.n	800190a <HAL_GPIO_Init+0x202>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4a48      	ldr	r2, [pc, #288]	@ (80019fc <HAL_GPIO_Init+0x2f4>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d013      	beq.n	8001906 <HAL_GPIO_Init+0x1fe>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4a47      	ldr	r2, [pc, #284]	@ (8001a00 <HAL_GPIO_Init+0x2f8>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d00d      	beq.n	8001902 <HAL_GPIO_Init+0x1fa>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4a46      	ldr	r2, [pc, #280]	@ (8001a04 <HAL_GPIO_Init+0x2fc>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d007      	beq.n	80018fe <HAL_GPIO_Init+0x1f6>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	4a45      	ldr	r2, [pc, #276]	@ (8001a08 <HAL_GPIO_Init+0x300>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d101      	bne.n	80018fa <HAL_GPIO_Init+0x1f2>
 80018f6:	2304      	movs	r3, #4
 80018f8:	e008      	b.n	800190c <HAL_GPIO_Init+0x204>
 80018fa:	2307      	movs	r3, #7
 80018fc:	e006      	b.n	800190c <HAL_GPIO_Init+0x204>
 80018fe:	2303      	movs	r3, #3
 8001900:	e004      	b.n	800190c <HAL_GPIO_Init+0x204>
 8001902:	2302      	movs	r3, #2
 8001904:	e002      	b.n	800190c <HAL_GPIO_Init+0x204>
 8001906:	2301      	movs	r3, #1
 8001908:	e000      	b.n	800190c <HAL_GPIO_Init+0x204>
 800190a:	2300      	movs	r3, #0
 800190c:	69fa      	ldr	r2, [r7, #28]
 800190e:	f002 0203 	and.w	r2, r2, #3
 8001912:	0092      	lsls	r2, r2, #2
 8001914:	4093      	lsls	r3, r2
 8001916:	69ba      	ldr	r2, [r7, #24]
 8001918:	4313      	orrs	r3, r2
 800191a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800191c:	4935      	ldr	r1, [pc, #212]	@ (80019f4 <HAL_GPIO_Init+0x2ec>)
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	089b      	lsrs	r3, r3, #2
 8001922:	3302      	adds	r3, #2
 8001924:	69ba      	ldr	r2, [r7, #24]
 8001926:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800192a:	4b38      	ldr	r3, [pc, #224]	@ (8001a0c <HAL_GPIO_Init+0x304>)
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	43db      	mvns	r3, r3
 8001934:	69ba      	ldr	r2, [r7, #24]
 8001936:	4013      	ands	r3, r2
 8001938:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d003      	beq.n	800194e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001946:	69ba      	ldr	r2, [r7, #24]
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	4313      	orrs	r3, r2
 800194c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800194e:	4a2f      	ldr	r2, [pc, #188]	@ (8001a0c <HAL_GPIO_Init+0x304>)
 8001950:	69bb      	ldr	r3, [r7, #24]
 8001952:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001954:	4b2d      	ldr	r3, [pc, #180]	@ (8001a0c <HAL_GPIO_Init+0x304>)
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	43db      	mvns	r3, r3
 800195e:	69ba      	ldr	r2, [r7, #24]
 8001960:	4013      	ands	r3, r2
 8001962:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800196c:	2b00      	cmp	r3, #0
 800196e:	d003      	beq.n	8001978 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001970:	69ba      	ldr	r2, [r7, #24]
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	4313      	orrs	r3, r2
 8001976:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001978:	4a24      	ldr	r2, [pc, #144]	@ (8001a0c <HAL_GPIO_Init+0x304>)
 800197a:	69bb      	ldr	r3, [r7, #24]
 800197c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800197e:	4b23      	ldr	r3, [pc, #140]	@ (8001a0c <HAL_GPIO_Init+0x304>)
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	43db      	mvns	r3, r3
 8001988:	69ba      	ldr	r2, [r7, #24]
 800198a:	4013      	ands	r3, r2
 800198c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001996:	2b00      	cmp	r3, #0
 8001998:	d003      	beq.n	80019a2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800199a:	69ba      	ldr	r2, [r7, #24]
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	4313      	orrs	r3, r2
 80019a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80019a2:	4a1a      	ldr	r2, [pc, #104]	@ (8001a0c <HAL_GPIO_Init+0x304>)
 80019a4:	69bb      	ldr	r3, [r7, #24]
 80019a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019a8:	4b18      	ldr	r3, [pc, #96]	@ (8001a0c <HAL_GPIO_Init+0x304>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	43db      	mvns	r3, r3
 80019b2:	69ba      	ldr	r2, [r7, #24]
 80019b4:	4013      	ands	r3, r2
 80019b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d003      	beq.n	80019cc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80019c4:	69ba      	ldr	r2, [r7, #24]
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80019cc:	4a0f      	ldr	r2, [pc, #60]	@ (8001a0c <HAL_GPIO_Init+0x304>)
 80019ce:	69bb      	ldr	r3, [r7, #24]
 80019d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	3301      	adds	r3, #1
 80019d6:	61fb      	str	r3, [r7, #28]
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	2b0f      	cmp	r3, #15
 80019dc:	f67f aea2 	bls.w	8001724 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80019e0:	bf00      	nop
 80019e2:	bf00      	nop
 80019e4:	3724      	adds	r7, #36	@ 0x24
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	40023800 	.word	0x40023800
 80019f4:	40013800 	.word	0x40013800
 80019f8:	40020000 	.word	0x40020000
 80019fc:	40020400 	.word	0x40020400
 8001a00:	40020800 	.word	0x40020800
 8001a04:	40020c00 	.word	0x40020c00
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	40013c00 	.word	0x40013c00

08001a10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	460b      	mov	r3, r1
 8001a1a:	807b      	strh	r3, [r7, #2]
 8001a1c:	4613      	mov	r3, r2
 8001a1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a20:	787b      	ldrb	r3, [r7, #1]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d003      	beq.n	8001a2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a26:	887a      	ldrh	r2, [r7, #2]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001a2c:	e003      	b.n	8001a36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a2e:	887b      	ldrh	r3, [r7, #2]
 8001a30:	041a      	lsls	r2, r3, #16
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	619a      	str	r2, [r3, #24]
}
 8001a36:	bf00      	nop
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr

08001a42 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001a42:	b480      	push	{r7}
 8001a44:	b085      	sub	sp, #20
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	695b      	ldr	r3, [r3, #20]
 8001a52:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a54:	887a      	ldrh	r2, [r7, #2]
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	4013      	ands	r3, r2
 8001a5a:	041a      	lsls	r2, r3, #16
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	43d9      	mvns	r1, r3
 8001a60:	887b      	ldrh	r3, [r7, #2]
 8001a62:	400b      	ands	r3, r1
 8001a64:	431a      	orrs	r2, r3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	619a      	str	r2, [r3, #24]
}
 8001a6a:	bf00      	nop
 8001a6c:	3714      	adds	r7, #20
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
	...

08001a78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d101      	bne.n	8001a8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	e12b      	b.n	8001ce2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d106      	bne.n	8001aa4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2200      	movs	r2, #0
 8001a9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f7ff fb2a 	bl	80010f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2224      	movs	r2, #36	@ 0x24
 8001aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f022 0201 	bic.w	r2, r2, #1
 8001aba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001aca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ada:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001adc:	f001 fd24 	bl	8003528 <HAL_RCC_GetPCLK1Freq>
 8001ae0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	4a81      	ldr	r2, [pc, #516]	@ (8001cec <HAL_I2C_Init+0x274>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d807      	bhi.n	8001afc <HAL_I2C_Init+0x84>
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	4a80      	ldr	r2, [pc, #512]	@ (8001cf0 <HAL_I2C_Init+0x278>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	bf94      	ite	ls
 8001af4:	2301      	movls	r3, #1
 8001af6:	2300      	movhi	r3, #0
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	e006      	b.n	8001b0a <HAL_I2C_Init+0x92>
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	4a7d      	ldr	r2, [pc, #500]	@ (8001cf4 <HAL_I2C_Init+0x27c>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	bf94      	ite	ls
 8001b04:	2301      	movls	r3, #1
 8001b06:	2300      	movhi	r3, #0
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e0e7      	b.n	8001ce2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	4a78      	ldr	r2, [pc, #480]	@ (8001cf8 <HAL_I2C_Init+0x280>)
 8001b16:	fba2 2303 	umull	r2, r3, r2, r3
 8001b1a:	0c9b      	lsrs	r3, r3, #18
 8001b1c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	68ba      	ldr	r2, [r7, #8]
 8001b2e:	430a      	orrs	r2, r1
 8001b30:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	6a1b      	ldr	r3, [r3, #32]
 8001b38:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	4a6a      	ldr	r2, [pc, #424]	@ (8001cec <HAL_I2C_Init+0x274>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d802      	bhi.n	8001b4c <HAL_I2C_Init+0xd4>
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	e009      	b.n	8001b60 <HAL_I2C_Init+0xe8>
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001b52:	fb02 f303 	mul.w	r3, r2, r3
 8001b56:	4a69      	ldr	r2, [pc, #420]	@ (8001cfc <HAL_I2C_Init+0x284>)
 8001b58:	fba2 2303 	umull	r2, r3, r2, r3
 8001b5c:	099b      	lsrs	r3, r3, #6
 8001b5e:	3301      	adds	r3, #1
 8001b60:	687a      	ldr	r2, [r7, #4]
 8001b62:	6812      	ldr	r2, [r2, #0]
 8001b64:	430b      	orrs	r3, r1
 8001b66:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	69db      	ldr	r3, [r3, #28]
 8001b6e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001b72:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	495c      	ldr	r1, [pc, #368]	@ (8001cec <HAL_I2C_Init+0x274>)
 8001b7c:	428b      	cmp	r3, r1
 8001b7e:	d819      	bhi.n	8001bb4 <HAL_I2C_Init+0x13c>
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	1e59      	subs	r1, r3, #1
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	005b      	lsls	r3, r3, #1
 8001b8a:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b8e:	1c59      	adds	r1, r3, #1
 8001b90:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001b94:	400b      	ands	r3, r1
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d00a      	beq.n	8001bb0 <HAL_I2C_Init+0x138>
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	1e59      	subs	r1, r3, #1
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ba8:	3301      	adds	r3, #1
 8001baa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bae:	e051      	b.n	8001c54 <HAL_I2C_Init+0x1dc>
 8001bb0:	2304      	movs	r3, #4
 8001bb2:	e04f      	b.n	8001c54 <HAL_I2C_Init+0x1dc>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d111      	bne.n	8001be0 <HAL_I2C_Init+0x168>
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	1e58      	subs	r0, r3, #1
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6859      	ldr	r1, [r3, #4]
 8001bc4:	460b      	mov	r3, r1
 8001bc6:	005b      	lsls	r3, r3, #1
 8001bc8:	440b      	add	r3, r1
 8001bca:	fbb0 f3f3 	udiv	r3, r0, r3
 8001bce:	3301      	adds	r3, #1
 8001bd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	bf0c      	ite	eq
 8001bd8:	2301      	moveq	r3, #1
 8001bda:	2300      	movne	r3, #0
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	e012      	b.n	8001c06 <HAL_I2C_Init+0x18e>
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	1e58      	subs	r0, r3, #1
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6859      	ldr	r1, [r3, #4]
 8001be8:	460b      	mov	r3, r1
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	440b      	add	r3, r1
 8001bee:	0099      	lsls	r1, r3, #2
 8001bf0:	440b      	add	r3, r1
 8001bf2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	bf0c      	ite	eq
 8001c00:	2301      	moveq	r3, #1
 8001c02:	2300      	movne	r3, #0
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <HAL_I2C_Init+0x196>
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e022      	b.n	8001c54 <HAL_I2C_Init+0x1dc>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d10e      	bne.n	8001c34 <HAL_I2C_Init+0x1bc>
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	1e58      	subs	r0, r3, #1
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6859      	ldr	r1, [r3, #4]
 8001c1e:	460b      	mov	r3, r1
 8001c20:	005b      	lsls	r3, r3, #1
 8001c22:	440b      	add	r3, r1
 8001c24:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c28:	3301      	adds	r3, #1
 8001c2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c2e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c32:	e00f      	b.n	8001c54 <HAL_I2C_Init+0x1dc>
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	1e58      	subs	r0, r3, #1
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6859      	ldr	r1, [r3, #4]
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	440b      	add	r3, r1
 8001c42:	0099      	lsls	r1, r3, #2
 8001c44:	440b      	add	r3, r1
 8001c46:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c4a:	3301      	adds	r3, #1
 8001c4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c50:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001c54:	6879      	ldr	r1, [r7, #4]
 8001c56:	6809      	ldr	r1, [r1, #0]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	69da      	ldr	r2, [r3, #28]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6a1b      	ldr	r3, [r3, #32]
 8001c6e:	431a      	orrs	r2, r3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	430a      	orrs	r2, r1
 8001c76:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001c82:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001c86:	687a      	ldr	r2, [r7, #4]
 8001c88:	6911      	ldr	r1, [r2, #16]
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	68d2      	ldr	r2, [r2, #12]
 8001c8e:	4311      	orrs	r1, r2
 8001c90:	687a      	ldr	r2, [r7, #4]
 8001c92:	6812      	ldr	r2, [r2, #0]
 8001c94:	430b      	orrs	r3, r1
 8001c96:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	68db      	ldr	r3, [r3, #12]
 8001c9e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	695a      	ldr	r2, [r3, #20]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	699b      	ldr	r3, [r3, #24]
 8001caa:	431a      	orrs	r2, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	430a      	orrs	r2, r1
 8001cb2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f042 0201 	orr.w	r2, r2, #1
 8001cc2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2220      	movs	r2, #32
 8001cce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2200      	movs	r2, #0
 8001cdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001ce0:	2300      	movs	r3, #0
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3710      	adds	r7, #16
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	000186a0 	.word	0x000186a0
 8001cf0:	001e847f 	.word	0x001e847f
 8001cf4:	003d08ff 	.word	0x003d08ff
 8001cf8:	431bde83 	.word	0x431bde83
 8001cfc:	10624dd3 	.word	0x10624dd3

08001d00 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b088      	sub	sp, #32
 8001d04:	af02      	add	r7, sp, #8
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	607a      	str	r2, [r7, #4]
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	817b      	strh	r3, [r7, #10]
 8001d10:	4613      	mov	r3, r2
 8001d12:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001d14:	f7ff fbe6 	bl	80014e4 <HAL_GetTick>
 8001d18:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	2b20      	cmp	r3, #32
 8001d24:	f040 80e0 	bne.w	8001ee8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	9300      	str	r3, [sp, #0]
 8001d2c:	2319      	movs	r3, #25
 8001d2e:	2201      	movs	r2, #1
 8001d30:	4970      	ldr	r1, [pc, #448]	@ (8001ef4 <HAL_I2C_Master_Transmit+0x1f4>)
 8001d32:	68f8      	ldr	r0, [r7, #12]
 8001d34:	f000 fd92 	bl	800285c <I2C_WaitOnFlagUntilTimeout>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001d3e:	2302      	movs	r3, #2
 8001d40:	e0d3      	b.n	8001eea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d101      	bne.n	8001d50 <HAL_I2C_Master_Transmit+0x50>
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	e0cc      	b.n	8001eea <HAL_I2C_Master_Transmit+0x1ea>
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	2201      	movs	r2, #1
 8001d54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	d007      	beq.n	8001d76 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f042 0201 	orr.w	r2, r2, #1
 8001d74:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d84:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	2221      	movs	r2, #33	@ 0x21
 8001d8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	2210      	movs	r2, #16
 8001d92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	893a      	ldrh	r2, [r7, #8]
 8001da6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dac:	b29a      	uxth	r2, r3
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	4a50      	ldr	r2, [pc, #320]	@ (8001ef8 <HAL_I2C_Master_Transmit+0x1f8>)
 8001db6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001db8:	8979      	ldrh	r1, [r7, #10]
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	6a3a      	ldr	r2, [r7, #32]
 8001dbe:	68f8      	ldr	r0, [r7, #12]
 8001dc0:	f000 fbfc 	bl	80025bc <I2C_MasterRequestWrite>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d001      	beq.n	8001dce <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e08d      	b.n	8001eea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dce:	2300      	movs	r3, #0
 8001dd0:	613b      	str	r3, [r7, #16]
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	695b      	ldr	r3, [r3, #20]
 8001dd8:	613b      	str	r3, [r7, #16]
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	699b      	ldr	r3, [r3, #24]
 8001de0:	613b      	str	r3, [r7, #16]
 8001de2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001de4:	e066      	b.n	8001eb4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001de6:	697a      	ldr	r2, [r7, #20]
 8001de8:	6a39      	ldr	r1, [r7, #32]
 8001dea:	68f8      	ldr	r0, [r7, #12]
 8001dec:	f000 fe50 	bl	8002a90 <I2C_WaitOnTXEFlagUntilTimeout>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d00d      	beq.n	8001e12 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dfa:	2b04      	cmp	r3, #4
 8001dfc:	d107      	bne.n	8001e0e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e0c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e06b      	b.n	8001eea <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e16:	781a      	ldrb	r2, [r3, #0]
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e22:	1c5a      	adds	r2, r3, #1
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e2c:	b29b      	uxth	r3, r3
 8001e2e:	3b01      	subs	r3, #1
 8001e30:	b29a      	uxth	r2, r3
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e3a:	3b01      	subs	r3, #1
 8001e3c:	b29a      	uxth	r2, r3
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	695b      	ldr	r3, [r3, #20]
 8001e48:	f003 0304 	and.w	r3, r3, #4
 8001e4c:	2b04      	cmp	r3, #4
 8001e4e:	d11b      	bne.n	8001e88 <HAL_I2C_Master_Transmit+0x188>
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d017      	beq.n	8001e88 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e5c:	781a      	ldrb	r2, [r3, #0]
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e68:	1c5a      	adds	r2, r3, #1
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e72:	b29b      	uxth	r3, r3
 8001e74:	3b01      	subs	r3, #1
 8001e76:	b29a      	uxth	r2, r3
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e80:	3b01      	subs	r3, #1
 8001e82:	b29a      	uxth	r2, r3
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e88:	697a      	ldr	r2, [r7, #20]
 8001e8a:	6a39      	ldr	r1, [r7, #32]
 8001e8c:	68f8      	ldr	r0, [r7, #12]
 8001e8e:	f000 fe47 	bl	8002b20 <I2C_WaitOnBTFFlagUntilTimeout>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d00d      	beq.n	8001eb4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9c:	2b04      	cmp	r3, #4
 8001e9e:	d107      	bne.n	8001eb0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001eae:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e01a      	b.n	8001eea <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d194      	bne.n	8001de6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001eca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2220      	movs	r2, #32
 8001ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	e000      	b.n	8001eea <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001ee8:	2302      	movs	r3, #2
  }
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3718      	adds	r7, #24
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	00100002 	.word	0x00100002
 8001ef8:	ffff0000 	.word	0xffff0000

08001efc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b08c      	sub	sp, #48	@ 0x30
 8001f00:	af02      	add	r7, sp, #8
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	607a      	str	r2, [r7, #4]
 8001f06:	461a      	mov	r2, r3
 8001f08:	460b      	mov	r3, r1
 8001f0a:	817b      	strh	r3, [r7, #10]
 8001f0c:	4613      	mov	r3, r2
 8001f0e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001f10:	f7ff fae8 	bl	80014e4 <HAL_GetTick>
 8001f14:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f1c:	b2db      	uxtb	r3, r3
 8001f1e:	2b20      	cmp	r3, #32
 8001f20:	f040 8217 	bne.w	8002352 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f26:	9300      	str	r3, [sp, #0]
 8001f28:	2319      	movs	r3, #25
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	497c      	ldr	r1, [pc, #496]	@ (8002120 <HAL_I2C_Master_Receive+0x224>)
 8001f2e:	68f8      	ldr	r0, [r7, #12]
 8001f30:	f000 fc94 	bl	800285c <I2C_WaitOnFlagUntilTimeout>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	e20a      	b.n	8002354 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d101      	bne.n	8001f4c <HAL_I2C_Master_Receive+0x50>
 8001f48:	2302      	movs	r3, #2
 8001f4a:	e203      	b.n	8002354 <HAL_I2C_Master_Receive+0x458>
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	2201      	movs	r2, #1
 8001f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 0301 	and.w	r3, r3, #1
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d007      	beq.n	8001f72 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f042 0201 	orr.w	r2, r2, #1
 8001f70:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f80:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	2222      	movs	r2, #34	@ 0x22
 8001f86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2210      	movs	r2, #16
 8001f8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2200      	movs	r2, #0
 8001f96:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	687a      	ldr	r2, [r7, #4]
 8001f9c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	893a      	ldrh	r2, [r7, #8]
 8001fa2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fa8:	b29a      	uxth	r2, r3
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	4a5c      	ldr	r2, [pc, #368]	@ (8002124 <HAL_I2C_Master_Receive+0x228>)
 8001fb2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001fb4:	8979      	ldrh	r1, [r7, #10]
 8001fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001fba:	68f8      	ldr	r0, [r7, #12]
 8001fbc:	f000 fb80 	bl	80026c0 <I2C_MasterRequestRead>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e1c4      	b.n	8002354 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d113      	bne.n	8001ffa <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	623b      	str	r3, [r7, #32]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	695b      	ldr	r3, [r3, #20]
 8001fdc:	623b      	str	r3, [r7, #32]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	699b      	ldr	r3, [r3, #24]
 8001fe4:	623b      	str	r3, [r7, #32]
 8001fe6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	e198      	b.n	800232c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d11b      	bne.n	800203a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002010:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002012:	2300      	movs	r3, #0
 8002014:	61fb      	str	r3, [r7, #28]
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	695b      	ldr	r3, [r3, #20]
 800201c:	61fb      	str	r3, [r7, #28]
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	699b      	ldr	r3, [r3, #24]
 8002024:	61fb      	str	r3, [r7, #28]
 8002026:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	e178      	b.n	800232c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800203e:	2b02      	cmp	r3, #2
 8002040:	d11b      	bne.n	800207a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002050:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002060:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002062:	2300      	movs	r3, #0
 8002064:	61bb      	str	r3, [r7, #24]
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	695b      	ldr	r3, [r3, #20]
 800206c:	61bb      	str	r3, [r7, #24]
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	699b      	ldr	r3, [r3, #24]
 8002074:	61bb      	str	r3, [r7, #24]
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	e158      	b.n	800232c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002088:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800208a:	2300      	movs	r3, #0
 800208c:	617b      	str	r3, [r7, #20]
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	695b      	ldr	r3, [r3, #20]
 8002094:	617b      	str	r3, [r7, #20]
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	699b      	ldr	r3, [r3, #24]
 800209c:	617b      	str	r3, [r7, #20]
 800209e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80020a0:	e144      	b.n	800232c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020a6:	2b03      	cmp	r3, #3
 80020a8:	f200 80f1 	bhi.w	800228e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020b0:	2b01      	cmp	r3, #1
 80020b2:	d123      	bne.n	80020fc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020b6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80020b8:	68f8      	ldr	r0, [r7, #12]
 80020ba:	f000 fd79 	bl	8002bb0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d001      	beq.n	80020c8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e145      	b.n	8002354 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	691a      	ldr	r2, [r3, #16]
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020d2:	b2d2      	uxtb	r2, r2
 80020d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020da:	1c5a      	adds	r2, r3, #1
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020e4:	3b01      	subs	r3, #1
 80020e6:	b29a      	uxth	r2, r3
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020f0:	b29b      	uxth	r3, r3
 80020f2:	3b01      	subs	r3, #1
 80020f4:	b29a      	uxth	r2, r3
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80020fa:	e117      	b.n	800232c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002100:	2b02      	cmp	r3, #2
 8002102:	d14e      	bne.n	80021a2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002106:	9300      	str	r3, [sp, #0]
 8002108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800210a:	2200      	movs	r2, #0
 800210c:	4906      	ldr	r1, [pc, #24]	@ (8002128 <HAL_I2C_Master_Receive+0x22c>)
 800210e:	68f8      	ldr	r0, [r7, #12]
 8002110:	f000 fba4 	bl	800285c <I2C_WaitOnFlagUntilTimeout>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d008      	beq.n	800212c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e11a      	b.n	8002354 <HAL_I2C_Master_Receive+0x458>
 800211e:	bf00      	nop
 8002120:	00100002 	.word	0x00100002
 8002124:	ffff0000 	.word	0xffff0000
 8002128:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800213a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	691a      	ldr	r2, [r3, #16]
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002146:	b2d2      	uxtb	r2, r2
 8002148:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800214e:	1c5a      	adds	r2, r3, #1
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002158:	3b01      	subs	r3, #1
 800215a:	b29a      	uxth	r2, r3
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002164:	b29b      	uxth	r3, r3
 8002166:	3b01      	subs	r3, #1
 8002168:	b29a      	uxth	r2, r3
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	691a      	ldr	r2, [r3, #16]
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002178:	b2d2      	uxtb	r2, r2
 800217a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002180:	1c5a      	adds	r2, r3, #1
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800218a:	3b01      	subs	r3, #1
 800218c:	b29a      	uxth	r2, r3
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002196:	b29b      	uxth	r3, r3
 8002198:	3b01      	subs	r3, #1
 800219a:	b29a      	uxth	r2, r3
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80021a0:	e0c4      	b.n	800232c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80021a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a4:	9300      	str	r3, [sp, #0]
 80021a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021a8:	2200      	movs	r2, #0
 80021aa:	496c      	ldr	r1, [pc, #432]	@ (800235c <HAL_I2C_Master_Receive+0x460>)
 80021ac:	68f8      	ldr	r0, [r7, #12]
 80021ae:	f000 fb55 	bl	800285c <I2C_WaitOnFlagUntilTimeout>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d001      	beq.n	80021bc <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e0cb      	b.n	8002354 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80021ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	691a      	ldr	r2, [r3, #16]
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021d6:	b2d2      	uxtb	r2, r2
 80021d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021de:	1c5a      	adds	r2, r3, #1
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021e8:	3b01      	subs	r3, #1
 80021ea:	b29a      	uxth	r2, r3
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021f4:	b29b      	uxth	r3, r3
 80021f6:	3b01      	subs	r3, #1
 80021f8:	b29a      	uxth	r2, r3
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80021fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002200:	9300      	str	r3, [sp, #0]
 8002202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002204:	2200      	movs	r2, #0
 8002206:	4955      	ldr	r1, [pc, #340]	@ (800235c <HAL_I2C_Master_Receive+0x460>)
 8002208:	68f8      	ldr	r0, [r7, #12]
 800220a:	f000 fb27 	bl	800285c <I2C_WaitOnFlagUntilTimeout>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d001      	beq.n	8002218 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002214:	2301      	movs	r3, #1
 8002216:	e09d      	b.n	8002354 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002226:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	691a      	ldr	r2, [r3, #16]
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002232:	b2d2      	uxtb	r2, r2
 8002234:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800223a:	1c5a      	adds	r2, r3, #1
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002244:	3b01      	subs	r3, #1
 8002246:	b29a      	uxth	r2, r3
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002250:	b29b      	uxth	r3, r3
 8002252:	3b01      	subs	r3, #1
 8002254:	b29a      	uxth	r2, r3
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	691a      	ldr	r2, [r3, #16]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002264:	b2d2      	uxtb	r2, r2
 8002266:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800226c:	1c5a      	adds	r2, r3, #1
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002276:	3b01      	subs	r3, #1
 8002278:	b29a      	uxth	r2, r3
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002282:	b29b      	uxth	r3, r3
 8002284:	3b01      	subs	r3, #1
 8002286:	b29a      	uxth	r2, r3
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800228c:	e04e      	b.n	800232c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800228e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002290:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002292:	68f8      	ldr	r0, [r7, #12]
 8002294:	f000 fc8c 	bl	8002bb0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d001      	beq.n	80022a2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e058      	b.n	8002354 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	691a      	ldr	r2, [r3, #16]
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ac:	b2d2      	uxtb	r2, r2
 80022ae:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022b4:	1c5a      	adds	r2, r3, #1
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022be:	3b01      	subs	r3, #1
 80022c0:	b29a      	uxth	r2, r3
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	3b01      	subs	r3, #1
 80022ce:	b29a      	uxth	r2, r3
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	695b      	ldr	r3, [r3, #20]
 80022da:	f003 0304 	and.w	r3, r3, #4
 80022de:	2b04      	cmp	r3, #4
 80022e0:	d124      	bne.n	800232c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022e6:	2b03      	cmp	r3, #3
 80022e8:	d107      	bne.n	80022fa <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80022f8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	691a      	ldr	r2, [r3, #16]
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002304:	b2d2      	uxtb	r2, r2
 8002306:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800230c:	1c5a      	adds	r2, r3, #1
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002316:	3b01      	subs	r3, #1
 8002318:	b29a      	uxth	r2, r3
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002322:	b29b      	uxth	r3, r3
 8002324:	3b01      	subs	r3, #1
 8002326:	b29a      	uxth	r2, r3
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002330:	2b00      	cmp	r3, #0
 8002332:	f47f aeb6 	bne.w	80020a2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2220      	movs	r2, #32
 800233a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	2200      	movs	r2, #0
 8002342:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2200      	movs	r2, #0
 800234a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800234e:	2300      	movs	r3, #0
 8002350:	e000      	b.n	8002354 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002352:	2302      	movs	r3, #2
  }
}
 8002354:	4618      	mov	r0, r3
 8002356:	3728      	adds	r7, #40	@ 0x28
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	00010004 	.word	0x00010004

08002360 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b08a      	sub	sp, #40	@ 0x28
 8002364:	af02      	add	r7, sp, #8
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	607a      	str	r2, [r7, #4]
 800236a:	603b      	str	r3, [r7, #0]
 800236c:	460b      	mov	r3, r1
 800236e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002370:	f7ff f8b8 	bl	80014e4 <HAL_GetTick>
 8002374:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002376:	2300      	movs	r3, #0
 8002378:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002380:	b2db      	uxtb	r3, r3
 8002382:	2b20      	cmp	r3, #32
 8002384:	f040 8111 	bne.w	80025aa <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	9300      	str	r3, [sp, #0]
 800238c:	2319      	movs	r3, #25
 800238e:	2201      	movs	r2, #1
 8002390:	4988      	ldr	r1, [pc, #544]	@ (80025b4 <HAL_I2C_IsDeviceReady+0x254>)
 8002392:	68f8      	ldr	r0, [r7, #12]
 8002394:	f000 fa62 	bl	800285c <I2C_WaitOnFlagUntilTimeout>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800239e:	2302      	movs	r3, #2
 80023a0:	e104      	b.n	80025ac <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d101      	bne.n	80023b0 <HAL_I2C_IsDeviceReady+0x50>
 80023ac:	2302      	movs	r3, #2
 80023ae:	e0fd      	b.n	80025ac <HAL_I2C_IsDeviceReady+0x24c>
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2201      	movs	r2, #1
 80023b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0301 	and.w	r3, r3, #1
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d007      	beq.n	80023d6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f042 0201 	orr.w	r2, r2, #1
 80023d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023e4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	2224      	movs	r2, #36	@ 0x24
 80023ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2200      	movs	r2, #0
 80023f2:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	4a70      	ldr	r2, [pc, #448]	@ (80025b8 <HAL_I2C_IsDeviceReady+0x258>)
 80023f8:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002408:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	9300      	str	r3, [sp, #0]
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	2200      	movs	r2, #0
 8002412:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002416:	68f8      	ldr	r0, [r7, #12]
 8002418:	f000 fa20 	bl	800285c <I2C_WaitOnFlagUntilTimeout>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d00d      	beq.n	800243e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800242c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002430:	d103      	bne.n	800243a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002438:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800243a:	2303      	movs	r3, #3
 800243c:	e0b6      	b.n	80025ac <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800243e:	897b      	ldrh	r3, [r7, #10]
 8002440:	b2db      	uxtb	r3, r3
 8002442:	461a      	mov	r2, r3
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800244c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800244e:	f7ff f849 	bl	80014e4 <HAL_GetTick>
 8002452:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	f003 0302 	and.w	r3, r3, #2
 800245e:	2b02      	cmp	r3, #2
 8002460:	bf0c      	ite	eq
 8002462:	2301      	moveq	r3, #1
 8002464:	2300      	movne	r3, #0
 8002466:	b2db      	uxtb	r3, r3
 8002468:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	695b      	ldr	r3, [r3, #20]
 8002470:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002474:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002478:	bf0c      	ite	eq
 800247a:	2301      	moveq	r3, #1
 800247c:	2300      	movne	r3, #0
 800247e:	b2db      	uxtb	r3, r3
 8002480:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002482:	e025      	b.n	80024d0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002484:	f7ff f82e 	bl	80014e4 <HAL_GetTick>
 8002488:	4602      	mov	r2, r0
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	683a      	ldr	r2, [r7, #0]
 8002490:	429a      	cmp	r2, r3
 8002492:	d302      	bcc.n	800249a <HAL_I2C_IsDeviceReady+0x13a>
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d103      	bne.n	80024a2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	22a0      	movs	r2, #160	@ 0xa0
 800249e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	695b      	ldr	r3, [r3, #20]
 80024a8:	f003 0302 	and.w	r3, r3, #2
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	bf0c      	ite	eq
 80024b0:	2301      	moveq	r3, #1
 80024b2:	2300      	movne	r3, #0
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	695b      	ldr	r3, [r3, #20]
 80024be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024c6:	bf0c      	ite	eq
 80024c8:	2301      	moveq	r3, #1
 80024ca:	2300      	movne	r3, #0
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	2ba0      	cmp	r3, #160	@ 0xa0
 80024da:	d005      	beq.n	80024e8 <HAL_I2C_IsDeviceReady+0x188>
 80024dc:	7dfb      	ldrb	r3, [r7, #23]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d102      	bne.n	80024e8 <HAL_I2C_IsDeviceReady+0x188>
 80024e2:	7dbb      	ldrb	r3, [r7, #22]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d0cd      	beq.n	8002484 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	2220      	movs	r2, #32
 80024ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	695b      	ldr	r3, [r3, #20]
 80024f6:	f003 0302 	and.w	r3, r3, #2
 80024fa:	2b02      	cmp	r3, #2
 80024fc:	d129      	bne.n	8002552 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800250c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800250e:	2300      	movs	r3, #0
 8002510:	613b      	str	r3, [r7, #16]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	695b      	ldr	r3, [r3, #20]
 8002518:	613b      	str	r3, [r7, #16]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	699b      	ldr	r3, [r3, #24]
 8002520:	613b      	str	r3, [r7, #16]
 8002522:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	9300      	str	r3, [sp, #0]
 8002528:	2319      	movs	r3, #25
 800252a:	2201      	movs	r2, #1
 800252c:	4921      	ldr	r1, [pc, #132]	@ (80025b4 <HAL_I2C_IsDeviceReady+0x254>)
 800252e:	68f8      	ldr	r0, [r7, #12]
 8002530:	f000 f994 	bl	800285c <I2C_WaitOnFlagUntilTimeout>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e036      	b.n	80025ac <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	2220      	movs	r2, #32
 8002542:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2200      	movs	r2, #0
 800254a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800254e:	2300      	movs	r3, #0
 8002550:	e02c      	b.n	80025ac <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002560:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800256a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	9300      	str	r3, [sp, #0]
 8002570:	2319      	movs	r3, #25
 8002572:	2201      	movs	r2, #1
 8002574:	490f      	ldr	r1, [pc, #60]	@ (80025b4 <HAL_I2C_IsDeviceReady+0x254>)
 8002576:	68f8      	ldr	r0, [r7, #12]
 8002578:	f000 f970 	bl	800285c <I2C_WaitOnFlagUntilTimeout>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d001      	beq.n	8002586 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e012      	b.n	80025ac <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002586:	69bb      	ldr	r3, [r7, #24]
 8002588:	3301      	adds	r3, #1
 800258a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800258c:	69ba      	ldr	r2, [r7, #24]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	429a      	cmp	r2, r3
 8002592:	f4ff af32 	bcc.w	80023fa <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2220      	movs	r2, #32
 800259a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2200      	movs	r2, #0
 80025a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e000      	b.n	80025ac <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80025aa:	2302      	movs	r3, #2
  }
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3720      	adds	r7, #32
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	00100002 	.word	0x00100002
 80025b8:	ffff0000 	.word	0xffff0000

080025bc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b088      	sub	sp, #32
 80025c0:	af02      	add	r7, sp, #8
 80025c2:	60f8      	str	r0, [r7, #12]
 80025c4:	607a      	str	r2, [r7, #4]
 80025c6:	603b      	str	r3, [r7, #0]
 80025c8:	460b      	mov	r3, r1
 80025ca:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025d0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	2b08      	cmp	r3, #8
 80025d6:	d006      	beq.n	80025e6 <I2C_MasterRequestWrite+0x2a>
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d003      	beq.n	80025e6 <I2C_MasterRequestWrite+0x2a>
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80025e4:	d108      	bne.n	80025f8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80025f4:	601a      	str	r2, [r3, #0]
 80025f6:	e00b      	b.n	8002610 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fc:	2b12      	cmp	r3, #18
 80025fe:	d107      	bne.n	8002610 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800260e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	9300      	str	r3, [sp, #0]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2200      	movs	r2, #0
 8002618:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800261c:	68f8      	ldr	r0, [r7, #12]
 800261e:	f000 f91d 	bl	800285c <I2C_WaitOnFlagUntilTimeout>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d00d      	beq.n	8002644 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002632:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002636:	d103      	bne.n	8002640 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800263e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002640:	2303      	movs	r3, #3
 8002642:	e035      	b.n	80026b0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	691b      	ldr	r3, [r3, #16]
 8002648:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800264c:	d108      	bne.n	8002660 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800264e:	897b      	ldrh	r3, [r7, #10]
 8002650:	b2db      	uxtb	r3, r3
 8002652:	461a      	mov	r2, r3
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800265c:	611a      	str	r2, [r3, #16]
 800265e:	e01b      	b.n	8002698 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002660:	897b      	ldrh	r3, [r7, #10]
 8002662:	11db      	asrs	r3, r3, #7
 8002664:	b2db      	uxtb	r3, r3
 8002666:	f003 0306 	and.w	r3, r3, #6
 800266a:	b2db      	uxtb	r3, r3
 800266c:	f063 030f 	orn	r3, r3, #15
 8002670:	b2da      	uxtb	r2, r3
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	687a      	ldr	r2, [r7, #4]
 800267c:	490e      	ldr	r1, [pc, #56]	@ (80026b8 <I2C_MasterRequestWrite+0xfc>)
 800267e:	68f8      	ldr	r0, [r7, #12]
 8002680:	f000 f966 	bl	8002950 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e010      	b.n	80026b0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800268e:	897b      	ldrh	r3, [r7, #10]
 8002690:	b2da      	uxtb	r2, r3
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	4907      	ldr	r1, [pc, #28]	@ (80026bc <I2C_MasterRequestWrite+0x100>)
 800269e:	68f8      	ldr	r0, [r7, #12]
 80026a0:	f000 f956 	bl	8002950 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d001      	beq.n	80026ae <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e000      	b.n	80026b0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80026ae:	2300      	movs	r3, #0
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3718      	adds	r7, #24
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	00010008 	.word	0x00010008
 80026bc:	00010002 	.word	0x00010002

080026c0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b088      	sub	sp, #32
 80026c4:	af02      	add	r7, sp, #8
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	607a      	str	r2, [r7, #4]
 80026ca:	603b      	str	r3, [r7, #0]
 80026cc:	460b      	mov	r3, r1
 80026ce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026d4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80026e4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	2b08      	cmp	r3, #8
 80026ea:	d006      	beq.n	80026fa <I2C_MasterRequestRead+0x3a>
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d003      	beq.n	80026fa <I2C_MasterRequestRead+0x3a>
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80026f8:	d108      	bne.n	800270c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002708:	601a      	str	r2, [r3, #0]
 800270a:	e00b      	b.n	8002724 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002710:	2b11      	cmp	r3, #17
 8002712:	d107      	bne.n	8002724 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002722:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	9300      	str	r3, [sp, #0]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2200      	movs	r2, #0
 800272c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002730:	68f8      	ldr	r0, [r7, #12]
 8002732:	f000 f893 	bl	800285c <I2C_WaitOnFlagUntilTimeout>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d00d      	beq.n	8002758 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002746:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800274a:	d103      	bne.n	8002754 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002752:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002754:	2303      	movs	r3, #3
 8002756:	e079      	b.n	800284c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	691b      	ldr	r3, [r3, #16]
 800275c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002760:	d108      	bne.n	8002774 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002762:	897b      	ldrh	r3, [r7, #10]
 8002764:	b2db      	uxtb	r3, r3
 8002766:	f043 0301 	orr.w	r3, r3, #1
 800276a:	b2da      	uxtb	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	611a      	str	r2, [r3, #16]
 8002772:	e05f      	b.n	8002834 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002774:	897b      	ldrh	r3, [r7, #10]
 8002776:	11db      	asrs	r3, r3, #7
 8002778:	b2db      	uxtb	r3, r3
 800277a:	f003 0306 	and.w	r3, r3, #6
 800277e:	b2db      	uxtb	r3, r3
 8002780:	f063 030f 	orn	r3, r3, #15
 8002784:	b2da      	uxtb	r2, r3
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	4930      	ldr	r1, [pc, #192]	@ (8002854 <I2C_MasterRequestRead+0x194>)
 8002792:	68f8      	ldr	r0, [r7, #12]
 8002794:	f000 f8dc 	bl	8002950 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d001      	beq.n	80027a2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e054      	b.n	800284c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80027a2:	897b      	ldrh	r3, [r7, #10]
 80027a4:	b2da      	uxtb	r2, r3
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	4929      	ldr	r1, [pc, #164]	@ (8002858 <I2C_MasterRequestRead+0x198>)
 80027b2:	68f8      	ldr	r0, [r7, #12]
 80027b4:	f000 f8cc 	bl	8002950 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d001      	beq.n	80027c2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e044      	b.n	800284c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027c2:	2300      	movs	r3, #0
 80027c4:	613b      	str	r3, [r7, #16]
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	695b      	ldr	r3, [r3, #20]
 80027cc:	613b      	str	r3, [r7, #16]
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	699b      	ldr	r3, [r3, #24]
 80027d4:	613b      	str	r3, [r7, #16]
 80027d6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80027e6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	9300      	str	r3, [sp, #0]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80027f4:	68f8      	ldr	r0, [r7, #12]
 80027f6:	f000 f831 	bl	800285c <I2C_WaitOnFlagUntilTimeout>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d00d      	beq.n	800281c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800280a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800280e:	d103      	bne.n	8002818 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002816:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8002818:	2303      	movs	r3, #3
 800281a:	e017      	b.n	800284c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800281c:	897b      	ldrh	r3, [r7, #10]
 800281e:	11db      	asrs	r3, r3, #7
 8002820:	b2db      	uxtb	r3, r3
 8002822:	f003 0306 	and.w	r3, r3, #6
 8002826:	b2db      	uxtb	r3, r3
 8002828:	f063 030e 	orn	r3, r3, #14
 800282c:	b2da      	uxtb	r2, r3
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	4907      	ldr	r1, [pc, #28]	@ (8002858 <I2C_MasterRequestRead+0x198>)
 800283a:	68f8      	ldr	r0, [r7, #12]
 800283c:	f000 f888 	bl	8002950 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d001      	beq.n	800284a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e000      	b.n	800284c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800284a:	2300      	movs	r3, #0
}
 800284c:	4618      	mov	r0, r3
 800284e:	3718      	adds	r7, #24
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	00010008 	.word	0x00010008
 8002858:	00010002 	.word	0x00010002

0800285c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
 8002862:	60f8      	str	r0, [r7, #12]
 8002864:	60b9      	str	r1, [r7, #8]
 8002866:	603b      	str	r3, [r7, #0]
 8002868:	4613      	mov	r3, r2
 800286a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800286c:	e048      	b.n	8002900 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002874:	d044      	beq.n	8002900 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002876:	f7fe fe35 	bl	80014e4 <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	683a      	ldr	r2, [r7, #0]
 8002882:	429a      	cmp	r2, r3
 8002884:	d302      	bcc.n	800288c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d139      	bne.n	8002900 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	0c1b      	lsrs	r3, r3, #16
 8002890:	b2db      	uxtb	r3, r3
 8002892:	2b01      	cmp	r3, #1
 8002894:	d10d      	bne.n	80028b2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	695b      	ldr	r3, [r3, #20]
 800289c:	43da      	mvns	r2, r3
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	4013      	ands	r3, r2
 80028a2:	b29b      	uxth	r3, r3
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	bf0c      	ite	eq
 80028a8:	2301      	moveq	r3, #1
 80028aa:	2300      	movne	r3, #0
 80028ac:	b2db      	uxtb	r3, r3
 80028ae:	461a      	mov	r2, r3
 80028b0:	e00c      	b.n	80028cc <I2C_WaitOnFlagUntilTimeout+0x70>
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	43da      	mvns	r2, r3
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	4013      	ands	r3, r2
 80028be:	b29b      	uxth	r3, r3
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	bf0c      	ite	eq
 80028c4:	2301      	moveq	r3, #1
 80028c6:	2300      	movne	r3, #0
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	461a      	mov	r2, r3
 80028cc:	79fb      	ldrb	r3, [r7, #7]
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d116      	bne.n	8002900 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2200      	movs	r2, #0
 80028d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2220      	movs	r2, #32
 80028dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ec:	f043 0220 	orr.w	r2, r3, #32
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e023      	b.n	8002948 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	0c1b      	lsrs	r3, r3, #16
 8002904:	b2db      	uxtb	r3, r3
 8002906:	2b01      	cmp	r3, #1
 8002908:	d10d      	bne.n	8002926 <I2C_WaitOnFlagUntilTimeout+0xca>
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	695b      	ldr	r3, [r3, #20]
 8002910:	43da      	mvns	r2, r3
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	4013      	ands	r3, r2
 8002916:	b29b      	uxth	r3, r3
 8002918:	2b00      	cmp	r3, #0
 800291a:	bf0c      	ite	eq
 800291c:	2301      	moveq	r3, #1
 800291e:	2300      	movne	r3, #0
 8002920:	b2db      	uxtb	r3, r3
 8002922:	461a      	mov	r2, r3
 8002924:	e00c      	b.n	8002940 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	699b      	ldr	r3, [r3, #24]
 800292c:	43da      	mvns	r2, r3
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	4013      	ands	r3, r2
 8002932:	b29b      	uxth	r3, r3
 8002934:	2b00      	cmp	r3, #0
 8002936:	bf0c      	ite	eq
 8002938:	2301      	moveq	r3, #1
 800293a:	2300      	movne	r3, #0
 800293c:	b2db      	uxtb	r3, r3
 800293e:	461a      	mov	r2, r3
 8002940:	79fb      	ldrb	r3, [r7, #7]
 8002942:	429a      	cmp	r2, r3
 8002944:	d093      	beq.n	800286e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002946:	2300      	movs	r3, #0
}
 8002948:	4618      	mov	r0, r3
 800294a:	3710      	adds	r7, #16
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]
 800295c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800295e:	e071      	b.n	8002a44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	695b      	ldr	r3, [r3, #20]
 8002966:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800296a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800296e:	d123      	bne.n	80029b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800297e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002988:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2200      	movs	r2, #0
 800298e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2220      	movs	r2, #32
 8002994:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2200      	movs	r2, #0
 800299c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a4:	f043 0204 	orr.w	r2, r3, #4
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e067      	b.n	8002a88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029be:	d041      	beq.n	8002a44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029c0:	f7fe fd90 	bl	80014e4 <HAL_GetTick>
 80029c4:	4602      	mov	r2, r0
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d302      	bcc.n	80029d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d136      	bne.n	8002a44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	0c1b      	lsrs	r3, r3, #16
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d10c      	bne.n	80029fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	695b      	ldr	r3, [r3, #20]
 80029e6:	43da      	mvns	r2, r3
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	4013      	ands	r3, r2
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	bf14      	ite	ne
 80029f2:	2301      	movne	r3, #1
 80029f4:	2300      	moveq	r3, #0
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	e00b      	b.n	8002a12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	699b      	ldr	r3, [r3, #24]
 8002a00:	43da      	mvns	r2, r3
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	4013      	ands	r3, r2
 8002a06:	b29b      	uxth	r3, r3
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	bf14      	ite	ne
 8002a0c:	2301      	movne	r3, #1
 8002a0e:	2300      	moveq	r3, #0
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d016      	beq.n	8002a44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2220      	movs	r2, #32
 8002a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2200      	movs	r2, #0
 8002a28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a30:	f043 0220 	orr.w	r2, r3, #32
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e021      	b.n	8002a88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	0c1b      	lsrs	r3, r3, #16
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	d10c      	bne.n	8002a68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	695b      	ldr	r3, [r3, #20]
 8002a54:	43da      	mvns	r2, r3
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	4013      	ands	r3, r2
 8002a5a:	b29b      	uxth	r3, r3
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	bf14      	ite	ne
 8002a60:	2301      	movne	r3, #1
 8002a62:	2300      	moveq	r3, #0
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	e00b      	b.n	8002a80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	699b      	ldr	r3, [r3, #24]
 8002a6e:	43da      	mvns	r2, r3
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	4013      	ands	r3, r2
 8002a74:	b29b      	uxth	r3, r3
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	bf14      	ite	ne
 8002a7a:	2301      	movne	r3, #1
 8002a7c:	2300      	moveq	r3, #0
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	f47f af6d 	bne.w	8002960 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002a86:	2300      	movs	r3, #0
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3710      	adds	r7, #16
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}

08002a90 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	60f8      	str	r0, [r7, #12]
 8002a98:	60b9      	str	r1, [r7, #8]
 8002a9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a9c:	e034      	b.n	8002b08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002a9e:	68f8      	ldr	r0, [r7, #12]
 8002aa0:	f000 f8e3 	bl	8002c6a <I2C_IsAcknowledgeFailed>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d001      	beq.n	8002aae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e034      	b.n	8002b18 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ab4:	d028      	beq.n	8002b08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ab6:	f7fe fd15 	bl	80014e4 <HAL_GetTick>
 8002aba:	4602      	mov	r2, r0
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	68ba      	ldr	r2, [r7, #8]
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	d302      	bcc.n	8002acc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d11d      	bne.n	8002b08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	695b      	ldr	r3, [r3, #20]
 8002ad2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ad6:	2b80      	cmp	r3, #128	@ 0x80
 8002ad8:	d016      	beq.n	8002b08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2200      	movs	r2, #0
 8002ade:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2220      	movs	r2, #32
 8002ae4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2200      	movs	r2, #0
 8002aec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af4:	f043 0220 	orr.w	r2, r3, #32
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2200      	movs	r2, #0
 8002b00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e007      	b.n	8002b18 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	695b      	ldr	r3, [r3, #20]
 8002b0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b12:	2b80      	cmp	r3, #128	@ 0x80
 8002b14:	d1c3      	bne.n	8002a9e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002b16:	2300      	movs	r3, #0
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3710      	adds	r7, #16
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	60b9      	str	r1, [r7, #8]
 8002b2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002b2c:	e034      	b.n	8002b98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002b2e:	68f8      	ldr	r0, [r7, #12]
 8002b30:	f000 f89b 	bl	8002c6a <I2C_IsAcknowledgeFailed>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e034      	b.n	8002ba8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b44:	d028      	beq.n	8002b98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b46:	f7fe fccd 	bl	80014e4 <HAL_GetTick>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	68ba      	ldr	r2, [r7, #8]
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d302      	bcc.n	8002b5c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d11d      	bne.n	8002b98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	695b      	ldr	r3, [r3, #20]
 8002b62:	f003 0304 	and.w	r3, r3, #4
 8002b66:	2b04      	cmp	r3, #4
 8002b68:	d016      	beq.n	8002b98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2220      	movs	r2, #32
 8002b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b84:	f043 0220 	orr.w	r2, r3, #32
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	e007      	b.n	8002ba8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	695b      	ldr	r3, [r3, #20]
 8002b9e:	f003 0304 	and.w	r3, r3, #4
 8002ba2:	2b04      	cmp	r3, #4
 8002ba4:	d1c3      	bne.n	8002b2e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002ba6:	2300      	movs	r3, #0
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	3710      	adds	r7, #16
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002bbc:	e049      	b.n	8002c52 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	695b      	ldr	r3, [r3, #20]
 8002bc4:	f003 0310 	and.w	r3, r3, #16
 8002bc8:	2b10      	cmp	r3, #16
 8002bca:	d119      	bne.n	8002c00 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f06f 0210 	mvn.w	r2, #16
 8002bd4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2220      	movs	r2, #32
 8002be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e030      	b.n	8002c62 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c00:	f7fe fc70 	bl	80014e4 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	68ba      	ldr	r2, [r7, #8]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d302      	bcc.n	8002c16 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d11d      	bne.n	8002c52 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	695b      	ldr	r3, [r3, #20]
 8002c1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c20:	2b40      	cmp	r3, #64	@ 0x40
 8002c22:	d016      	beq.n	8002c52 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2200      	movs	r2, #0
 8002c28:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2220      	movs	r2, #32
 8002c2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c3e:	f043 0220 	orr.w	r2, r3, #32
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e007      	b.n	8002c62 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	695b      	ldr	r3, [r3, #20]
 8002c58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c5c:	2b40      	cmp	r3, #64	@ 0x40
 8002c5e:	d1ae      	bne.n	8002bbe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c60:	2300      	movs	r3, #0
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3710      	adds	r7, #16
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}

08002c6a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	695b      	ldr	r3, [r3, #20]
 8002c78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c80:	d11b      	bne.n	8002cba <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002c8a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2220      	movs	r2, #32
 8002c96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca6:	f043 0204 	orr.w	r2, r3, #4
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e000      	b.n	8002cbc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002cba:	2300      	movs	r3, #0
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	370c      	adds	r7, #12
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr

08002cc8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b086      	sub	sp, #24
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d101      	bne.n	8002cda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e267      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 0301 	and.w	r3, r3, #1
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d075      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002ce6:	4b88      	ldr	r3, [pc, #544]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	f003 030c 	and.w	r3, r3, #12
 8002cee:	2b04      	cmp	r3, #4
 8002cf0:	d00c      	beq.n	8002d0c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cf2:	4b85      	ldr	r3, [pc, #532]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002cfa:	2b08      	cmp	r3, #8
 8002cfc:	d112      	bne.n	8002d24 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cfe:	4b82      	ldr	r3, [pc, #520]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d06:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d0a:	d10b      	bne.n	8002d24 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d0c:	4b7e      	ldr	r3, [pc, #504]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d05b      	beq.n	8002dd0 <HAL_RCC_OscConfig+0x108>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d157      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e242      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d2c:	d106      	bne.n	8002d3c <HAL_RCC_OscConfig+0x74>
 8002d2e:	4b76      	ldr	r3, [pc, #472]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a75      	ldr	r2, [pc, #468]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d38:	6013      	str	r3, [r2, #0]
 8002d3a:	e01d      	b.n	8002d78 <HAL_RCC_OscConfig+0xb0>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d44:	d10c      	bne.n	8002d60 <HAL_RCC_OscConfig+0x98>
 8002d46:	4b70      	ldr	r3, [pc, #448]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a6f      	ldr	r2, [pc, #444]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d50:	6013      	str	r3, [r2, #0]
 8002d52:	4b6d      	ldr	r3, [pc, #436]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a6c      	ldr	r2, [pc, #432]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d5c:	6013      	str	r3, [r2, #0]
 8002d5e:	e00b      	b.n	8002d78 <HAL_RCC_OscConfig+0xb0>
 8002d60:	4b69      	ldr	r3, [pc, #420]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a68      	ldr	r2, [pc, #416]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d6a:	6013      	str	r3, [r2, #0]
 8002d6c:	4b66      	ldr	r3, [pc, #408]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a65      	ldr	r2, [pc, #404]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d013      	beq.n	8002da8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d80:	f7fe fbb0 	bl	80014e4 <HAL_GetTick>
 8002d84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d86:	e008      	b.n	8002d9a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d88:	f7fe fbac 	bl	80014e4 <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	2b64      	cmp	r3, #100	@ 0x64
 8002d94:	d901      	bls.n	8002d9a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d96:	2303      	movs	r3, #3
 8002d98:	e207      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d9a:	4b5b      	ldr	r3, [pc, #364]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d0f0      	beq.n	8002d88 <HAL_RCC_OscConfig+0xc0>
 8002da6:	e014      	b.n	8002dd2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da8:	f7fe fb9c 	bl	80014e4 <HAL_GetTick>
 8002dac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dae:	e008      	b.n	8002dc2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002db0:	f7fe fb98 	bl	80014e4 <HAL_GetTick>
 8002db4:	4602      	mov	r2, r0
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	2b64      	cmp	r3, #100	@ 0x64
 8002dbc:	d901      	bls.n	8002dc2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e1f3      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dc2:	4b51      	ldr	r3, [pc, #324]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d1f0      	bne.n	8002db0 <HAL_RCC_OscConfig+0xe8>
 8002dce:	e000      	b.n	8002dd2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0302 	and.w	r3, r3, #2
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d063      	beq.n	8002ea6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002dde:	4b4a      	ldr	r3, [pc, #296]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	f003 030c 	and.w	r3, r3, #12
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d00b      	beq.n	8002e02 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dea:	4b47      	ldr	r3, [pc, #284]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002df2:	2b08      	cmp	r3, #8
 8002df4:	d11c      	bne.n	8002e30 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002df6:	4b44      	ldr	r3, [pc, #272]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d116      	bne.n	8002e30 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e02:	4b41      	ldr	r3, [pc, #260]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 0302 	and.w	r3, r3, #2
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d005      	beq.n	8002e1a <HAL_RCC_OscConfig+0x152>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	68db      	ldr	r3, [r3, #12]
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d001      	beq.n	8002e1a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e1c7      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e1a:	4b3b      	ldr	r3, [pc, #236]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	691b      	ldr	r3, [r3, #16]
 8002e26:	00db      	lsls	r3, r3, #3
 8002e28:	4937      	ldr	r1, [pc, #220]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e2e:	e03a      	b.n	8002ea6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d020      	beq.n	8002e7a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e38:	4b34      	ldr	r3, [pc, #208]	@ (8002f0c <HAL_RCC_OscConfig+0x244>)
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e3e:	f7fe fb51 	bl	80014e4 <HAL_GetTick>
 8002e42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e44:	e008      	b.n	8002e58 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e46:	f7fe fb4d 	bl	80014e4 <HAL_GetTick>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d901      	bls.n	8002e58 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	e1a8      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e58:	4b2b      	ldr	r3, [pc, #172]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 0302 	and.w	r3, r3, #2
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d0f0      	beq.n	8002e46 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e64:	4b28      	ldr	r3, [pc, #160]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	691b      	ldr	r3, [r3, #16]
 8002e70:	00db      	lsls	r3, r3, #3
 8002e72:	4925      	ldr	r1, [pc, #148]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002e74:	4313      	orrs	r3, r2
 8002e76:	600b      	str	r3, [r1, #0]
 8002e78:	e015      	b.n	8002ea6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e7a:	4b24      	ldr	r3, [pc, #144]	@ (8002f0c <HAL_RCC_OscConfig+0x244>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e80:	f7fe fb30 	bl	80014e4 <HAL_GetTick>
 8002e84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e86:	e008      	b.n	8002e9a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e88:	f7fe fb2c 	bl	80014e4 <HAL_GetTick>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	1ad3      	subs	r3, r2, r3
 8002e92:	2b02      	cmp	r3, #2
 8002e94:	d901      	bls.n	8002e9a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e96:	2303      	movs	r3, #3
 8002e98:	e187      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e9a:	4b1b      	ldr	r3, [pc, #108]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0302 	and.w	r3, r3, #2
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d1f0      	bne.n	8002e88 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f003 0308 	and.w	r3, r3, #8
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d036      	beq.n	8002f20 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	695b      	ldr	r3, [r3, #20]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d016      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002eba:	4b15      	ldr	r3, [pc, #84]	@ (8002f10 <HAL_RCC_OscConfig+0x248>)
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ec0:	f7fe fb10 	bl	80014e4 <HAL_GetTick>
 8002ec4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ec6:	e008      	b.n	8002eda <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ec8:	f7fe fb0c 	bl	80014e4 <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d901      	bls.n	8002eda <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e167      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002eda:	4b0b      	ldr	r3, [pc, #44]	@ (8002f08 <HAL_RCC_OscConfig+0x240>)
 8002edc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ede:	f003 0302 	and.w	r3, r3, #2
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d0f0      	beq.n	8002ec8 <HAL_RCC_OscConfig+0x200>
 8002ee6:	e01b      	b.n	8002f20 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ee8:	4b09      	ldr	r3, [pc, #36]	@ (8002f10 <HAL_RCC_OscConfig+0x248>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eee:	f7fe faf9 	bl	80014e4 <HAL_GetTick>
 8002ef2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ef4:	e00e      	b.n	8002f14 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ef6:	f7fe faf5 	bl	80014e4 <HAL_GetTick>
 8002efa:	4602      	mov	r2, r0
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d907      	bls.n	8002f14 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e150      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
 8002f08:	40023800 	.word	0x40023800
 8002f0c:	42470000 	.word	0x42470000
 8002f10:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f14:	4b88      	ldr	r3, [pc, #544]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 8002f16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f18:	f003 0302 	and.w	r3, r3, #2
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d1ea      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0304 	and.w	r3, r3, #4
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	f000 8097 	beq.w	800305c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f32:	4b81      	ldr	r3, [pc, #516]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 8002f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d10f      	bne.n	8002f5e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f3e:	2300      	movs	r3, #0
 8002f40:	60bb      	str	r3, [r7, #8]
 8002f42:	4b7d      	ldr	r3, [pc, #500]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 8002f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f46:	4a7c      	ldr	r2, [pc, #496]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 8002f48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f4e:	4b7a      	ldr	r3, [pc, #488]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 8002f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f56:	60bb      	str	r3, [r7, #8]
 8002f58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f5e:	4b77      	ldr	r3, [pc, #476]	@ (800313c <HAL_RCC_OscConfig+0x474>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d118      	bne.n	8002f9c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f6a:	4b74      	ldr	r3, [pc, #464]	@ (800313c <HAL_RCC_OscConfig+0x474>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a73      	ldr	r2, [pc, #460]	@ (800313c <HAL_RCC_OscConfig+0x474>)
 8002f70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f76:	f7fe fab5 	bl	80014e4 <HAL_GetTick>
 8002f7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f7c:	e008      	b.n	8002f90 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f7e:	f7fe fab1 	bl	80014e4 <HAL_GetTick>
 8002f82:	4602      	mov	r2, r0
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	1ad3      	subs	r3, r2, r3
 8002f88:	2b02      	cmp	r3, #2
 8002f8a:	d901      	bls.n	8002f90 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f8c:	2303      	movs	r3, #3
 8002f8e:	e10c      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f90:	4b6a      	ldr	r3, [pc, #424]	@ (800313c <HAL_RCC_OscConfig+0x474>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d0f0      	beq.n	8002f7e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d106      	bne.n	8002fb2 <HAL_RCC_OscConfig+0x2ea>
 8002fa4:	4b64      	ldr	r3, [pc, #400]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 8002fa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fa8:	4a63      	ldr	r2, [pc, #396]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 8002faa:	f043 0301 	orr.w	r3, r3, #1
 8002fae:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fb0:	e01c      	b.n	8002fec <HAL_RCC_OscConfig+0x324>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	2b05      	cmp	r3, #5
 8002fb8:	d10c      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x30c>
 8002fba:	4b5f      	ldr	r3, [pc, #380]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 8002fbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fbe:	4a5e      	ldr	r2, [pc, #376]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 8002fc0:	f043 0304 	orr.w	r3, r3, #4
 8002fc4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fc6:	4b5c      	ldr	r3, [pc, #368]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 8002fc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fca:	4a5b      	ldr	r2, [pc, #364]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 8002fcc:	f043 0301 	orr.w	r3, r3, #1
 8002fd0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fd2:	e00b      	b.n	8002fec <HAL_RCC_OscConfig+0x324>
 8002fd4:	4b58      	ldr	r3, [pc, #352]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 8002fd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fd8:	4a57      	ldr	r2, [pc, #348]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 8002fda:	f023 0301 	bic.w	r3, r3, #1
 8002fde:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fe0:	4b55      	ldr	r3, [pc, #340]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 8002fe2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fe4:	4a54      	ldr	r2, [pc, #336]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 8002fe6:	f023 0304 	bic.w	r3, r3, #4
 8002fea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d015      	beq.n	8003020 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ff4:	f7fe fa76 	bl	80014e4 <HAL_GetTick>
 8002ff8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ffa:	e00a      	b.n	8003012 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ffc:	f7fe fa72 	bl	80014e4 <HAL_GetTick>
 8003000:	4602      	mov	r2, r0
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	f241 3288 	movw	r2, #5000	@ 0x1388
 800300a:	4293      	cmp	r3, r2
 800300c:	d901      	bls.n	8003012 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e0cb      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003012:	4b49      	ldr	r3, [pc, #292]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 8003014:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003016:	f003 0302 	and.w	r3, r3, #2
 800301a:	2b00      	cmp	r3, #0
 800301c:	d0ee      	beq.n	8002ffc <HAL_RCC_OscConfig+0x334>
 800301e:	e014      	b.n	800304a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003020:	f7fe fa60 	bl	80014e4 <HAL_GetTick>
 8003024:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003026:	e00a      	b.n	800303e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003028:	f7fe fa5c 	bl	80014e4 <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003036:	4293      	cmp	r3, r2
 8003038:	d901      	bls.n	800303e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e0b5      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800303e:	4b3e      	ldr	r3, [pc, #248]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 8003040:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003042:	f003 0302 	and.w	r3, r3, #2
 8003046:	2b00      	cmp	r3, #0
 8003048:	d1ee      	bne.n	8003028 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800304a:	7dfb      	ldrb	r3, [r7, #23]
 800304c:	2b01      	cmp	r3, #1
 800304e:	d105      	bne.n	800305c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003050:	4b39      	ldr	r3, [pc, #228]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 8003052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003054:	4a38      	ldr	r2, [pc, #224]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 8003056:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800305a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	699b      	ldr	r3, [r3, #24]
 8003060:	2b00      	cmp	r3, #0
 8003062:	f000 80a1 	beq.w	80031a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003066:	4b34      	ldr	r3, [pc, #208]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	f003 030c 	and.w	r3, r3, #12
 800306e:	2b08      	cmp	r3, #8
 8003070:	d05c      	beq.n	800312c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	699b      	ldr	r3, [r3, #24]
 8003076:	2b02      	cmp	r3, #2
 8003078:	d141      	bne.n	80030fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800307a:	4b31      	ldr	r3, [pc, #196]	@ (8003140 <HAL_RCC_OscConfig+0x478>)
 800307c:	2200      	movs	r2, #0
 800307e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003080:	f7fe fa30 	bl	80014e4 <HAL_GetTick>
 8003084:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003086:	e008      	b.n	800309a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003088:	f7fe fa2c 	bl	80014e4 <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	2b02      	cmp	r3, #2
 8003094:	d901      	bls.n	800309a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003096:	2303      	movs	r3, #3
 8003098:	e087      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800309a:	4b27      	ldr	r3, [pc, #156]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d1f0      	bne.n	8003088 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	69da      	ldr	r2, [r3, #28]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a1b      	ldr	r3, [r3, #32]
 80030ae:	431a      	orrs	r2, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b4:	019b      	lsls	r3, r3, #6
 80030b6:	431a      	orrs	r2, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030bc:	085b      	lsrs	r3, r3, #1
 80030be:	3b01      	subs	r3, #1
 80030c0:	041b      	lsls	r3, r3, #16
 80030c2:	431a      	orrs	r2, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030c8:	061b      	lsls	r3, r3, #24
 80030ca:	491b      	ldr	r1, [pc, #108]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 80030cc:	4313      	orrs	r3, r2
 80030ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030d0:	4b1b      	ldr	r3, [pc, #108]	@ (8003140 <HAL_RCC_OscConfig+0x478>)
 80030d2:	2201      	movs	r2, #1
 80030d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030d6:	f7fe fa05 	bl	80014e4 <HAL_GetTick>
 80030da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030dc:	e008      	b.n	80030f0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030de:	f7fe fa01 	bl	80014e4 <HAL_GetTick>
 80030e2:	4602      	mov	r2, r0
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d901      	bls.n	80030f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80030ec:	2303      	movs	r3, #3
 80030ee:	e05c      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030f0:	4b11      	ldr	r3, [pc, #68]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d0f0      	beq.n	80030de <HAL_RCC_OscConfig+0x416>
 80030fc:	e054      	b.n	80031a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030fe:	4b10      	ldr	r3, [pc, #64]	@ (8003140 <HAL_RCC_OscConfig+0x478>)
 8003100:	2200      	movs	r2, #0
 8003102:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003104:	f7fe f9ee 	bl	80014e4 <HAL_GetTick>
 8003108:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800310a:	e008      	b.n	800311e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800310c:	f7fe f9ea 	bl	80014e4 <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	2b02      	cmp	r3, #2
 8003118:	d901      	bls.n	800311e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800311a:	2303      	movs	r3, #3
 800311c:	e045      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800311e:	4b06      	ldr	r3, [pc, #24]	@ (8003138 <HAL_RCC_OscConfig+0x470>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d1f0      	bne.n	800310c <HAL_RCC_OscConfig+0x444>
 800312a:	e03d      	b.n	80031a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	699b      	ldr	r3, [r3, #24]
 8003130:	2b01      	cmp	r3, #1
 8003132:	d107      	bne.n	8003144 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e038      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
 8003138:	40023800 	.word	0x40023800
 800313c:	40007000 	.word	0x40007000
 8003140:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003144:	4b1b      	ldr	r3, [pc, #108]	@ (80031b4 <HAL_RCC_OscConfig+0x4ec>)
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	699b      	ldr	r3, [r3, #24]
 800314e:	2b01      	cmp	r3, #1
 8003150:	d028      	beq.n	80031a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800315c:	429a      	cmp	r2, r3
 800315e:	d121      	bne.n	80031a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800316a:	429a      	cmp	r2, r3
 800316c:	d11a      	bne.n	80031a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800316e:	68fa      	ldr	r2, [r7, #12]
 8003170:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003174:	4013      	ands	r3, r2
 8003176:	687a      	ldr	r2, [r7, #4]
 8003178:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800317a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800317c:	4293      	cmp	r3, r2
 800317e:	d111      	bne.n	80031a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800318a:	085b      	lsrs	r3, r3, #1
 800318c:	3b01      	subs	r3, #1
 800318e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003190:	429a      	cmp	r2, r3
 8003192:	d107      	bne.n	80031a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800319e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d001      	beq.n	80031a8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e000      	b.n	80031aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3718      	adds	r7, #24
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	40023800 	.word	0x40023800

080031b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d101      	bne.n	80031cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e0cc      	b.n	8003366 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80031cc:	4b68      	ldr	r3, [pc, #416]	@ (8003370 <HAL_RCC_ClockConfig+0x1b8>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 0307 	and.w	r3, r3, #7
 80031d4:	683a      	ldr	r2, [r7, #0]
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d90c      	bls.n	80031f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031da:	4b65      	ldr	r3, [pc, #404]	@ (8003370 <HAL_RCC_ClockConfig+0x1b8>)
 80031dc:	683a      	ldr	r2, [r7, #0]
 80031de:	b2d2      	uxtb	r2, r2
 80031e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031e2:	4b63      	ldr	r3, [pc, #396]	@ (8003370 <HAL_RCC_ClockConfig+0x1b8>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0307 	and.w	r3, r3, #7
 80031ea:	683a      	ldr	r2, [r7, #0]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d001      	beq.n	80031f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e0b8      	b.n	8003366 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0302 	and.w	r3, r3, #2
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d020      	beq.n	8003242 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 0304 	and.w	r3, r3, #4
 8003208:	2b00      	cmp	r3, #0
 800320a:	d005      	beq.n	8003218 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800320c:	4b59      	ldr	r3, [pc, #356]	@ (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	4a58      	ldr	r2, [pc, #352]	@ (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 8003212:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003216:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 0308 	and.w	r3, r3, #8
 8003220:	2b00      	cmp	r3, #0
 8003222:	d005      	beq.n	8003230 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003224:	4b53      	ldr	r3, [pc, #332]	@ (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	4a52      	ldr	r2, [pc, #328]	@ (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 800322a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800322e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003230:	4b50      	ldr	r3, [pc, #320]	@ (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	494d      	ldr	r1, [pc, #308]	@ (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 800323e:	4313      	orrs	r3, r2
 8003240:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0301 	and.w	r3, r3, #1
 800324a:	2b00      	cmp	r3, #0
 800324c:	d044      	beq.n	80032d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	2b01      	cmp	r3, #1
 8003254:	d107      	bne.n	8003266 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003256:	4b47      	ldr	r3, [pc, #284]	@ (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800325e:	2b00      	cmp	r3, #0
 8003260:	d119      	bne.n	8003296 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e07f      	b.n	8003366 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	2b02      	cmp	r3, #2
 800326c:	d003      	beq.n	8003276 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003272:	2b03      	cmp	r3, #3
 8003274:	d107      	bne.n	8003286 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003276:	4b3f      	ldr	r3, [pc, #252]	@ (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d109      	bne.n	8003296 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e06f      	b.n	8003366 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003286:	4b3b      	ldr	r3, [pc, #236]	@ (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 0302 	and.w	r3, r3, #2
 800328e:	2b00      	cmp	r3, #0
 8003290:	d101      	bne.n	8003296 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e067      	b.n	8003366 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003296:	4b37      	ldr	r3, [pc, #220]	@ (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	f023 0203 	bic.w	r2, r3, #3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	4934      	ldr	r1, [pc, #208]	@ (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 80032a4:	4313      	orrs	r3, r2
 80032a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032a8:	f7fe f91c 	bl	80014e4 <HAL_GetTick>
 80032ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032ae:	e00a      	b.n	80032c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032b0:	f7fe f918 	bl	80014e4 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032be:	4293      	cmp	r3, r2
 80032c0:	d901      	bls.n	80032c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	e04f      	b.n	8003366 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032c6:	4b2b      	ldr	r3, [pc, #172]	@ (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	f003 020c 	and.w	r2, r3, #12
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	009b      	lsls	r3, r3, #2
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d1eb      	bne.n	80032b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80032d8:	4b25      	ldr	r3, [pc, #148]	@ (8003370 <HAL_RCC_ClockConfig+0x1b8>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0307 	and.w	r3, r3, #7
 80032e0:	683a      	ldr	r2, [r7, #0]
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d20c      	bcs.n	8003300 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032e6:	4b22      	ldr	r3, [pc, #136]	@ (8003370 <HAL_RCC_ClockConfig+0x1b8>)
 80032e8:	683a      	ldr	r2, [r7, #0]
 80032ea:	b2d2      	uxtb	r2, r2
 80032ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032ee:	4b20      	ldr	r3, [pc, #128]	@ (8003370 <HAL_RCC_ClockConfig+0x1b8>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 0307 	and.w	r3, r3, #7
 80032f6:	683a      	ldr	r2, [r7, #0]
 80032f8:	429a      	cmp	r2, r3
 80032fa:	d001      	beq.n	8003300 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e032      	b.n	8003366 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 0304 	and.w	r3, r3, #4
 8003308:	2b00      	cmp	r3, #0
 800330a:	d008      	beq.n	800331e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800330c:	4b19      	ldr	r3, [pc, #100]	@ (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	4916      	ldr	r1, [pc, #88]	@ (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 800331a:	4313      	orrs	r3, r2
 800331c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 0308 	and.w	r3, r3, #8
 8003326:	2b00      	cmp	r3, #0
 8003328:	d009      	beq.n	800333e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800332a:	4b12      	ldr	r3, [pc, #72]	@ (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	691b      	ldr	r3, [r3, #16]
 8003336:	00db      	lsls	r3, r3, #3
 8003338:	490e      	ldr	r1, [pc, #56]	@ (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 800333a:	4313      	orrs	r3, r2
 800333c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800333e:	f000 f821 	bl	8003384 <HAL_RCC_GetSysClockFreq>
 8003342:	4602      	mov	r2, r0
 8003344:	4b0b      	ldr	r3, [pc, #44]	@ (8003374 <HAL_RCC_ClockConfig+0x1bc>)
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	091b      	lsrs	r3, r3, #4
 800334a:	f003 030f 	and.w	r3, r3, #15
 800334e:	490a      	ldr	r1, [pc, #40]	@ (8003378 <HAL_RCC_ClockConfig+0x1c0>)
 8003350:	5ccb      	ldrb	r3, [r1, r3]
 8003352:	fa22 f303 	lsr.w	r3, r2, r3
 8003356:	4a09      	ldr	r2, [pc, #36]	@ (800337c <HAL_RCC_ClockConfig+0x1c4>)
 8003358:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800335a:	4b09      	ldr	r3, [pc, #36]	@ (8003380 <HAL_RCC_ClockConfig+0x1c8>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4618      	mov	r0, r3
 8003360:	f7fd ff12 	bl	8001188 <HAL_InitTick>

  return HAL_OK;
 8003364:	2300      	movs	r3, #0
}
 8003366:	4618      	mov	r0, r3
 8003368:	3710      	adds	r7, #16
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop
 8003370:	40023c00 	.word	0x40023c00
 8003374:	40023800 	.word	0x40023800
 8003378:	08008854 	.word	0x08008854
 800337c:	20000004 	.word	0x20000004
 8003380:	20000008 	.word	0x20000008

08003384 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003384:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003388:	b090      	sub	sp, #64	@ 0x40
 800338a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800338c:	2300      	movs	r3, #0
 800338e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003390:	2300      	movs	r3, #0
 8003392:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003394:	2300      	movs	r3, #0
 8003396:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003398:	2300      	movs	r3, #0
 800339a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800339c:	4b59      	ldr	r3, [pc, #356]	@ (8003504 <HAL_RCC_GetSysClockFreq+0x180>)
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	f003 030c 	and.w	r3, r3, #12
 80033a4:	2b08      	cmp	r3, #8
 80033a6:	d00d      	beq.n	80033c4 <HAL_RCC_GetSysClockFreq+0x40>
 80033a8:	2b08      	cmp	r3, #8
 80033aa:	f200 80a1 	bhi.w	80034f0 <HAL_RCC_GetSysClockFreq+0x16c>
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d002      	beq.n	80033b8 <HAL_RCC_GetSysClockFreq+0x34>
 80033b2:	2b04      	cmp	r3, #4
 80033b4:	d003      	beq.n	80033be <HAL_RCC_GetSysClockFreq+0x3a>
 80033b6:	e09b      	b.n	80034f0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033b8:	4b53      	ldr	r3, [pc, #332]	@ (8003508 <HAL_RCC_GetSysClockFreq+0x184>)
 80033ba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80033bc:	e09b      	b.n	80034f6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80033be:	4b53      	ldr	r3, [pc, #332]	@ (800350c <HAL_RCC_GetSysClockFreq+0x188>)
 80033c0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80033c2:	e098      	b.n	80034f6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033c4:	4b4f      	ldr	r3, [pc, #316]	@ (8003504 <HAL_RCC_GetSysClockFreq+0x180>)
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80033cc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033ce:	4b4d      	ldr	r3, [pc, #308]	@ (8003504 <HAL_RCC_GetSysClockFreq+0x180>)
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d028      	beq.n	800342c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033da:	4b4a      	ldr	r3, [pc, #296]	@ (8003504 <HAL_RCC_GetSysClockFreq+0x180>)
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	099b      	lsrs	r3, r3, #6
 80033e0:	2200      	movs	r2, #0
 80033e2:	623b      	str	r3, [r7, #32]
 80033e4:	627a      	str	r2, [r7, #36]	@ 0x24
 80033e6:	6a3b      	ldr	r3, [r7, #32]
 80033e8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80033ec:	2100      	movs	r1, #0
 80033ee:	4b47      	ldr	r3, [pc, #284]	@ (800350c <HAL_RCC_GetSysClockFreq+0x188>)
 80033f0:	fb03 f201 	mul.w	r2, r3, r1
 80033f4:	2300      	movs	r3, #0
 80033f6:	fb00 f303 	mul.w	r3, r0, r3
 80033fa:	4413      	add	r3, r2
 80033fc:	4a43      	ldr	r2, [pc, #268]	@ (800350c <HAL_RCC_GetSysClockFreq+0x188>)
 80033fe:	fba0 1202 	umull	r1, r2, r0, r2
 8003402:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003404:	460a      	mov	r2, r1
 8003406:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003408:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800340a:	4413      	add	r3, r2
 800340c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800340e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003410:	2200      	movs	r2, #0
 8003412:	61bb      	str	r3, [r7, #24]
 8003414:	61fa      	str	r2, [r7, #28]
 8003416:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800341a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800341e:	f7fc ff2f 	bl	8000280 <__aeabi_uldivmod>
 8003422:	4602      	mov	r2, r0
 8003424:	460b      	mov	r3, r1
 8003426:	4613      	mov	r3, r2
 8003428:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800342a:	e053      	b.n	80034d4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800342c:	4b35      	ldr	r3, [pc, #212]	@ (8003504 <HAL_RCC_GetSysClockFreq+0x180>)
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	099b      	lsrs	r3, r3, #6
 8003432:	2200      	movs	r2, #0
 8003434:	613b      	str	r3, [r7, #16]
 8003436:	617a      	str	r2, [r7, #20]
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800343e:	f04f 0b00 	mov.w	fp, #0
 8003442:	4652      	mov	r2, sl
 8003444:	465b      	mov	r3, fp
 8003446:	f04f 0000 	mov.w	r0, #0
 800344a:	f04f 0100 	mov.w	r1, #0
 800344e:	0159      	lsls	r1, r3, #5
 8003450:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003454:	0150      	lsls	r0, r2, #5
 8003456:	4602      	mov	r2, r0
 8003458:	460b      	mov	r3, r1
 800345a:	ebb2 080a 	subs.w	r8, r2, sl
 800345e:	eb63 090b 	sbc.w	r9, r3, fp
 8003462:	f04f 0200 	mov.w	r2, #0
 8003466:	f04f 0300 	mov.w	r3, #0
 800346a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800346e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003472:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003476:	ebb2 0408 	subs.w	r4, r2, r8
 800347a:	eb63 0509 	sbc.w	r5, r3, r9
 800347e:	f04f 0200 	mov.w	r2, #0
 8003482:	f04f 0300 	mov.w	r3, #0
 8003486:	00eb      	lsls	r3, r5, #3
 8003488:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800348c:	00e2      	lsls	r2, r4, #3
 800348e:	4614      	mov	r4, r2
 8003490:	461d      	mov	r5, r3
 8003492:	eb14 030a 	adds.w	r3, r4, sl
 8003496:	603b      	str	r3, [r7, #0]
 8003498:	eb45 030b 	adc.w	r3, r5, fp
 800349c:	607b      	str	r3, [r7, #4]
 800349e:	f04f 0200 	mov.w	r2, #0
 80034a2:	f04f 0300 	mov.w	r3, #0
 80034a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80034aa:	4629      	mov	r1, r5
 80034ac:	028b      	lsls	r3, r1, #10
 80034ae:	4621      	mov	r1, r4
 80034b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034b4:	4621      	mov	r1, r4
 80034b6:	028a      	lsls	r2, r1, #10
 80034b8:	4610      	mov	r0, r2
 80034ba:	4619      	mov	r1, r3
 80034bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034be:	2200      	movs	r2, #0
 80034c0:	60bb      	str	r3, [r7, #8]
 80034c2:	60fa      	str	r2, [r7, #12]
 80034c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80034c8:	f7fc feda 	bl	8000280 <__aeabi_uldivmod>
 80034cc:	4602      	mov	r2, r0
 80034ce:	460b      	mov	r3, r1
 80034d0:	4613      	mov	r3, r2
 80034d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80034d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003504 <HAL_RCC_GetSysClockFreq+0x180>)
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	0c1b      	lsrs	r3, r3, #16
 80034da:	f003 0303 	and.w	r3, r3, #3
 80034de:	3301      	adds	r3, #1
 80034e0:	005b      	lsls	r3, r3, #1
 80034e2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80034e4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80034e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80034ee:	e002      	b.n	80034f6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80034f0:	4b05      	ldr	r3, [pc, #20]	@ (8003508 <HAL_RCC_GetSysClockFreq+0x184>)
 80034f2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80034f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3740      	adds	r7, #64	@ 0x40
 80034fc:	46bd      	mov	sp, r7
 80034fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003502:	bf00      	nop
 8003504:	40023800 	.word	0x40023800
 8003508:	00f42400 	.word	0x00f42400
 800350c:	017d7840 	.word	0x017d7840

08003510 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003510:	b480      	push	{r7}
 8003512:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003514:	4b03      	ldr	r3, [pc, #12]	@ (8003524 <HAL_RCC_GetHCLKFreq+0x14>)
 8003516:	681b      	ldr	r3, [r3, #0]
}
 8003518:	4618      	mov	r0, r3
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	20000004 	.word	0x20000004

08003528 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800352c:	f7ff fff0 	bl	8003510 <HAL_RCC_GetHCLKFreq>
 8003530:	4602      	mov	r2, r0
 8003532:	4b05      	ldr	r3, [pc, #20]	@ (8003548 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	0a9b      	lsrs	r3, r3, #10
 8003538:	f003 0307 	and.w	r3, r3, #7
 800353c:	4903      	ldr	r1, [pc, #12]	@ (800354c <HAL_RCC_GetPCLK1Freq+0x24>)
 800353e:	5ccb      	ldrb	r3, [r1, r3]
 8003540:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003544:	4618      	mov	r0, r3
 8003546:	bd80      	pop	{r7, pc}
 8003548:	40023800 	.word	0x40023800
 800354c:	08008864 	.word	0x08008864

08003550 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003554:	f7ff ffdc 	bl	8003510 <HAL_RCC_GetHCLKFreq>
 8003558:	4602      	mov	r2, r0
 800355a:	4b05      	ldr	r3, [pc, #20]	@ (8003570 <HAL_RCC_GetPCLK2Freq+0x20>)
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	0b5b      	lsrs	r3, r3, #13
 8003560:	f003 0307 	and.w	r3, r3, #7
 8003564:	4903      	ldr	r1, [pc, #12]	@ (8003574 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003566:	5ccb      	ldrb	r3, [r1, r3]
 8003568:	fa22 f303 	lsr.w	r3, r2, r3
}
 800356c:	4618      	mov	r0, r3
 800356e:	bd80      	pop	{r7, pc}
 8003570:	40023800 	.word	0x40023800
 8003574:	08008864 	.word	0x08008864

08003578 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	220f      	movs	r2, #15
 8003586:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003588:	4b12      	ldr	r3, [pc, #72]	@ (80035d4 <HAL_RCC_GetClockConfig+0x5c>)
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	f003 0203 	and.w	r2, r3, #3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003594:	4b0f      	ldr	r3, [pc, #60]	@ (80035d4 <HAL_RCC_GetClockConfig+0x5c>)
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80035a0:	4b0c      	ldr	r3, [pc, #48]	@ (80035d4 <HAL_RCC_GetClockConfig+0x5c>)
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80035ac:	4b09      	ldr	r3, [pc, #36]	@ (80035d4 <HAL_RCC_GetClockConfig+0x5c>)
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	08db      	lsrs	r3, r3, #3
 80035b2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80035ba:	4b07      	ldr	r3, [pc, #28]	@ (80035d8 <HAL_RCC_GetClockConfig+0x60>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0207 	and.w	r2, r3, #7
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	601a      	str	r2, [r3, #0]
}
 80035c6:	bf00      	nop
 80035c8:	370c      	adds	r7, #12
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr
 80035d2:	bf00      	nop
 80035d4:	40023800 	.word	0x40023800
 80035d8:	40023c00 	.word	0x40023c00

080035dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b082      	sub	sp, #8
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d101      	bne.n	80035ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e041      	b.n	8003672 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d106      	bne.n	8003608 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f000 f839 	bl	800367a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2202      	movs	r2, #2
 800360c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	3304      	adds	r3, #4
 8003618:	4619      	mov	r1, r3
 800361a:	4610      	mov	r0, r2
 800361c:	f000 f9b2 	bl	8003984 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2201      	movs	r2, #1
 8003624:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2201      	movs	r2, #1
 800362c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2201      	movs	r2, #1
 8003634:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2201      	movs	r2, #1
 800364c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2201      	movs	r2, #1
 8003654:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2201      	movs	r2, #1
 800365c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2201      	movs	r2, #1
 8003664:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2201      	movs	r2, #1
 800366c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	3708      	adds	r7, #8
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}

0800367a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800367a:	b480      	push	{r7}
 800367c:	b083      	sub	sp, #12
 800367e:	af00      	add	r7, sp, #0
 8003680:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003682:	bf00      	nop
 8003684:	370c      	adds	r7, #12
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr
	...

08003690 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003690:	b480      	push	{r7}
 8003692:	b085      	sub	sp, #20
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d001      	beq.n	80036a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e044      	b.n	8003732 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2202      	movs	r2, #2
 80036ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68da      	ldr	r2, [r3, #12]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f042 0201 	orr.w	r2, r2, #1
 80036be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a1e      	ldr	r2, [pc, #120]	@ (8003740 <HAL_TIM_Base_Start_IT+0xb0>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d018      	beq.n	80036fc <HAL_TIM_Base_Start_IT+0x6c>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036d2:	d013      	beq.n	80036fc <HAL_TIM_Base_Start_IT+0x6c>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a1a      	ldr	r2, [pc, #104]	@ (8003744 <HAL_TIM_Base_Start_IT+0xb4>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d00e      	beq.n	80036fc <HAL_TIM_Base_Start_IT+0x6c>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a19      	ldr	r2, [pc, #100]	@ (8003748 <HAL_TIM_Base_Start_IT+0xb8>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d009      	beq.n	80036fc <HAL_TIM_Base_Start_IT+0x6c>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a17      	ldr	r2, [pc, #92]	@ (800374c <HAL_TIM_Base_Start_IT+0xbc>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d004      	beq.n	80036fc <HAL_TIM_Base_Start_IT+0x6c>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a16      	ldr	r2, [pc, #88]	@ (8003750 <HAL_TIM_Base_Start_IT+0xc0>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d111      	bne.n	8003720 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	f003 0307 	and.w	r3, r3, #7
 8003706:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2b06      	cmp	r3, #6
 800370c:	d010      	beq.n	8003730 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f042 0201 	orr.w	r2, r2, #1
 800371c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800371e:	e007      	b.n	8003730 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f042 0201 	orr.w	r2, r2, #1
 800372e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003730:	2300      	movs	r3, #0
}
 8003732:	4618      	mov	r0, r3
 8003734:	3714      	adds	r7, #20
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr
 800373e:	bf00      	nop
 8003740:	40010000 	.word	0x40010000
 8003744:	40000400 	.word	0x40000400
 8003748:	40000800 	.word	0x40000800
 800374c:	40000c00 	.word	0x40000c00
 8003750:	40014000 	.word	0x40014000

08003754 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	68db      	ldr	r3, [r3, #12]
 8003762:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	691b      	ldr	r3, [r3, #16]
 800376a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	f003 0302 	and.w	r3, r3, #2
 8003772:	2b00      	cmp	r3, #0
 8003774:	d020      	beq.n	80037b8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	f003 0302 	and.w	r3, r3, #2
 800377c:	2b00      	cmp	r3, #0
 800377e:	d01b      	beq.n	80037b8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f06f 0202 	mvn.w	r2, #2
 8003788:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2201      	movs	r2, #1
 800378e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	699b      	ldr	r3, [r3, #24]
 8003796:	f003 0303 	and.w	r3, r3, #3
 800379a:	2b00      	cmp	r3, #0
 800379c:	d003      	beq.n	80037a6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f000 f8d2 	bl	8003948 <HAL_TIM_IC_CaptureCallback>
 80037a4:	e005      	b.n	80037b2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	f000 f8c4 	bl	8003934 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	f000 f8d5 	bl	800395c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	f003 0304 	and.w	r3, r3, #4
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d020      	beq.n	8003804 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f003 0304 	and.w	r3, r3, #4
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d01b      	beq.n	8003804 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f06f 0204 	mvn.w	r2, #4
 80037d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2202      	movs	r2, #2
 80037da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	699b      	ldr	r3, [r3, #24]
 80037e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d003      	beq.n	80037f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f000 f8ac 	bl	8003948 <HAL_TIM_IC_CaptureCallback>
 80037f0:	e005      	b.n	80037fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	f000 f89e 	bl	8003934 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	f000 f8af 	bl	800395c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	f003 0308 	and.w	r3, r3, #8
 800380a:	2b00      	cmp	r3, #0
 800380c:	d020      	beq.n	8003850 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	f003 0308 	and.w	r3, r3, #8
 8003814:	2b00      	cmp	r3, #0
 8003816:	d01b      	beq.n	8003850 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f06f 0208 	mvn.w	r2, #8
 8003820:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2204      	movs	r2, #4
 8003826:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	69db      	ldr	r3, [r3, #28]
 800382e:	f003 0303 	and.w	r3, r3, #3
 8003832:	2b00      	cmp	r3, #0
 8003834:	d003      	beq.n	800383e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f000 f886 	bl	8003948 <HAL_TIM_IC_CaptureCallback>
 800383c:	e005      	b.n	800384a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f000 f878 	bl	8003934 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003844:	6878      	ldr	r0, [r7, #4]
 8003846:	f000 f889 	bl	800395c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	f003 0310 	and.w	r3, r3, #16
 8003856:	2b00      	cmp	r3, #0
 8003858:	d020      	beq.n	800389c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	f003 0310 	and.w	r3, r3, #16
 8003860:	2b00      	cmp	r3, #0
 8003862:	d01b      	beq.n	800389c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f06f 0210 	mvn.w	r2, #16
 800386c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2208      	movs	r2, #8
 8003872:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	69db      	ldr	r3, [r3, #28]
 800387a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800387e:	2b00      	cmp	r3, #0
 8003880:	d003      	beq.n	800388a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	f000 f860 	bl	8003948 <HAL_TIM_IC_CaptureCallback>
 8003888:	e005      	b.n	8003896 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	f000 f852 	bl	8003934 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003890:	6878      	ldr	r0, [r7, #4]
 8003892:	f000 f863 	bl	800395c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2200      	movs	r2, #0
 800389a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	f003 0301 	and.w	r3, r3, #1
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d00c      	beq.n	80038c0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	f003 0301 	and.w	r3, r3, #1
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d007      	beq.n	80038c0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f06f 0201 	mvn.w	r2, #1
 80038b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f7fd fb3c 	bl	8000f38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d00c      	beq.n	80038e4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d007      	beq.n	80038e4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80038dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f000 f8e0 	bl	8003aa4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d00c      	beq.n	8003908 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d007      	beq.n	8003908 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003900:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003902:	6878      	ldr	r0, [r7, #4]
 8003904:	f000 f834 	bl	8003970 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	f003 0320 	and.w	r3, r3, #32
 800390e:	2b00      	cmp	r3, #0
 8003910:	d00c      	beq.n	800392c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	f003 0320 	and.w	r3, r3, #32
 8003918:	2b00      	cmp	r3, #0
 800391a:	d007      	beq.n	800392c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f06f 0220 	mvn.w	r2, #32
 8003924:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f000 f8b2 	bl	8003a90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800392c:	bf00      	nop
 800392e:	3710      	adds	r7, #16
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}

08003934 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003934:	b480      	push	{r7}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800393c:	bf00      	nop
 800393e:	370c      	adds	r7, #12
 8003940:	46bd      	mov	sp, r7
 8003942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003946:	4770      	bx	lr

08003948 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003948:	b480      	push	{r7}
 800394a:	b083      	sub	sp, #12
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003950:	bf00      	nop
 8003952:	370c      	adds	r7, #12
 8003954:	46bd      	mov	sp, r7
 8003956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395a:	4770      	bx	lr

0800395c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800395c:	b480      	push	{r7}
 800395e:	b083      	sub	sp, #12
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003964:	bf00      	nop
 8003966:	370c      	adds	r7, #12
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003978:	bf00      	nop
 800397a:	370c      	adds	r7, #12
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr

08003984 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003984:	b480      	push	{r7}
 8003986:	b085      	sub	sp, #20
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	4a37      	ldr	r2, [pc, #220]	@ (8003a74 <TIM_Base_SetConfig+0xf0>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d00f      	beq.n	80039bc <TIM_Base_SetConfig+0x38>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039a2:	d00b      	beq.n	80039bc <TIM_Base_SetConfig+0x38>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	4a34      	ldr	r2, [pc, #208]	@ (8003a78 <TIM_Base_SetConfig+0xf4>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d007      	beq.n	80039bc <TIM_Base_SetConfig+0x38>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	4a33      	ldr	r2, [pc, #204]	@ (8003a7c <TIM_Base_SetConfig+0xf8>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d003      	beq.n	80039bc <TIM_Base_SetConfig+0x38>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	4a32      	ldr	r2, [pc, #200]	@ (8003a80 <TIM_Base_SetConfig+0xfc>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d108      	bne.n	80039ce <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	68fa      	ldr	r2, [r7, #12]
 80039ca:	4313      	orrs	r3, r2
 80039cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	4a28      	ldr	r2, [pc, #160]	@ (8003a74 <TIM_Base_SetConfig+0xf0>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d01b      	beq.n	8003a0e <TIM_Base_SetConfig+0x8a>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039dc:	d017      	beq.n	8003a0e <TIM_Base_SetConfig+0x8a>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4a25      	ldr	r2, [pc, #148]	@ (8003a78 <TIM_Base_SetConfig+0xf4>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d013      	beq.n	8003a0e <TIM_Base_SetConfig+0x8a>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	4a24      	ldr	r2, [pc, #144]	@ (8003a7c <TIM_Base_SetConfig+0xf8>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d00f      	beq.n	8003a0e <TIM_Base_SetConfig+0x8a>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	4a23      	ldr	r2, [pc, #140]	@ (8003a80 <TIM_Base_SetConfig+0xfc>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d00b      	beq.n	8003a0e <TIM_Base_SetConfig+0x8a>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	4a22      	ldr	r2, [pc, #136]	@ (8003a84 <TIM_Base_SetConfig+0x100>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d007      	beq.n	8003a0e <TIM_Base_SetConfig+0x8a>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a21      	ldr	r2, [pc, #132]	@ (8003a88 <TIM_Base_SetConfig+0x104>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d003      	beq.n	8003a0e <TIM_Base_SetConfig+0x8a>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	4a20      	ldr	r2, [pc, #128]	@ (8003a8c <TIM_Base_SetConfig+0x108>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d108      	bne.n	8003a20 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	68fa      	ldr	r2, [r7, #12]
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	695b      	ldr	r3, [r3, #20]
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	689a      	ldr	r2, [r3, #8]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4a0c      	ldr	r2, [pc, #48]	@ (8003a74 <TIM_Base_SetConfig+0xf0>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d103      	bne.n	8003a4e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	691a      	ldr	r2, [r3, #16]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f043 0204 	orr.w	r2, r3, #4
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	68fa      	ldr	r2, [r7, #12]
 8003a64:	601a      	str	r2, [r3, #0]
}
 8003a66:	bf00      	nop
 8003a68:	3714      	adds	r7, #20
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr
 8003a72:	bf00      	nop
 8003a74:	40010000 	.word	0x40010000
 8003a78:	40000400 	.word	0x40000400
 8003a7c:	40000800 	.word	0x40000800
 8003a80:	40000c00 	.word	0x40000c00
 8003a84:	40014000 	.word	0x40014000
 8003a88:	40014400 	.word	0x40014400
 8003a8c:	40014800 	.word	0x40014800

08003a90 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003a98:	bf00      	nop
 8003a9a:	370c      	adds	r7, #12
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr

08003aa4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003aac:	bf00      	nop
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr

08003ab8 <__NVIC_SetPriority>:
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	4603      	mov	r3, r0
 8003ac0:	6039      	str	r1, [r7, #0]
 8003ac2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	db0a      	blt.n	8003ae2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	b2da      	uxtb	r2, r3
 8003ad0:	490c      	ldr	r1, [pc, #48]	@ (8003b04 <__NVIC_SetPriority+0x4c>)
 8003ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ad6:	0112      	lsls	r2, r2, #4
 8003ad8:	b2d2      	uxtb	r2, r2
 8003ada:	440b      	add	r3, r1
 8003adc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003ae0:	e00a      	b.n	8003af8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	b2da      	uxtb	r2, r3
 8003ae6:	4908      	ldr	r1, [pc, #32]	@ (8003b08 <__NVIC_SetPriority+0x50>)
 8003ae8:	79fb      	ldrb	r3, [r7, #7]
 8003aea:	f003 030f 	and.w	r3, r3, #15
 8003aee:	3b04      	subs	r3, #4
 8003af0:	0112      	lsls	r2, r2, #4
 8003af2:	b2d2      	uxtb	r2, r2
 8003af4:	440b      	add	r3, r1
 8003af6:	761a      	strb	r2, [r3, #24]
}
 8003af8:	bf00      	nop
 8003afa:	370c      	adds	r7, #12
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr
 8003b04:	e000e100 	.word	0xe000e100
 8003b08:	e000ed00 	.word	0xe000ed00

08003b0c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003b10:	4b05      	ldr	r3, [pc, #20]	@ (8003b28 <SysTick_Handler+0x1c>)
 8003b12:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003b14:	f002 fa32 	bl	8005f7c <xTaskGetSchedulerState>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d001      	beq.n	8003b22 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003b1e:	f003 f92b 	bl	8006d78 <xPortSysTickHandler>
  }
}
 8003b22:	bf00      	nop
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	e000e010 	.word	0xe000e010

08003b2c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003b30:	2100      	movs	r1, #0
 8003b32:	f06f 0004 	mvn.w	r0, #4
 8003b36:	f7ff ffbf 	bl	8003ab8 <__NVIC_SetPriority>
#endif
}
 8003b3a:	bf00      	nop
 8003b3c:	bd80      	pop	{r7, pc}
	...

08003b40 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003b46:	f3ef 8305 	mrs	r3, IPSR
 8003b4a:	603b      	str	r3, [r7, #0]
  return(result);
 8003b4c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d003      	beq.n	8003b5a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003b52:	f06f 0305 	mvn.w	r3, #5
 8003b56:	607b      	str	r3, [r7, #4]
 8003b58:	e00c      	b.n	8003b74 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003b5a:	4b0a      	ldr	r3, [pc, #40]	@ (8003b84 <osKernelInitialize+0x44>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d105      	bne.n	8003b6e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003b62:	4b08      	ldr	r3, [pc, #32]	@ (8003b84 <osKernelInitialize+0x44>)
 8003b64:	2201      	movs	r2, #1
 8003b66:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	607b      	str	r3, [r7, #4]
 8003b6c:	e002      	b.n	8003b74 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8003b72:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003b74:	687b      	ldr	r3, [r7, #4]
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	370c      	adds	r7, #12
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	20000238 	.word	0x20000238

08003b88 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b082      	sub	sp, #8
 8003b8c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003b8e:	f3ef 8305 	mrs	r3, IPSR
 8003b92:	603b      	str	r3, [r7, #0]
  return(result);
 8003b94:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d003      	beq.n	8003ba2 <osKernelStart+0x1a>
    stat = osErrorISR;
 8003b9a:	f06f 0305 	mvn.w	r3, #5
 8003b9e:	607b      	str	r3, [r7, #4]
 8003ba0:	e010      	b.n	8003bc4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003ba2:	4b0b      	ldr	r3, [pc, #44]	@ (8003bd0 <osKernelStart+0x48>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d109      	bne.n	8003bbe <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003baa:	f7ff ffbf 	bl	8003b2c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003bae:	4b08      	ldr	r3, [pc, #32]	@ (8003bd0 <osKernelStart+0x48>)
 8003bb0:	2202      	movs	r2, #2
 8003bb2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003bb4:	f001 fd6e 	bl	8005694 <vTaskStartScheduler>
      stat = osOK;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	607b      	str	r3, [r7, #4]
 8003bbc:	e002      	b.n	8003bc4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8003bc2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003bc4:	687b      	ldr	r3, [r7, #4]
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3708      	adds	r7, #8
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	20000238 	.word	0x20000238

08003bd4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b08e      	sub	sp, #56	@ 0x38
 8003bd8:	af04      	add	r7, sp, #16
 8003bda:	60f8      	str	r0, [r7, #12]
 8003bdc:	60b9      	str	r1, [r7, #8]
 8003bde:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003be0:	2300      	movs	r3, #0
 8003be2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003be4:	f3ef 8305 	mrs	r3, IPSR
 8003be8:	617b      	str	r3, [r7, #20]
  return(result);
 8003bea:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d17e      	bne.n	8003cee <osThreadNew+0x11a>
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d07b      	beq.n	8003cee <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003bf6:	2380      	movs	r3, #128	@ 0x80
 8003bf8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003bfa:	2318      	movs	r3, #24
 8003bfc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003c02:	f04f 33ff 	mov.w	r3, #4294967295
 8003c06:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d045      	beq.n	8003c9a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d002      	beq.n	8003c1c <osThreadNew+0x48>
        name = attr->name;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	699b      	ldr	r3, [r3, #24]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d002      	beq.n	8003c2a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003c2a:	69fb      	ldr	r3, [r7, #28]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d008      	beq.n	8003c42 <osThreadNew+0x6e>
 8003c30:	69fb      	ldr	r3, [r7, #28]
 8003c32:	2b38      	cmp	r3, #56	@ 0x38
 8003c34:	d805      	bhi.n	8003c42 <osThreadNew+0x6e>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	f003 0301 	and.w	r3, r3, #1
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d001      	beq.n	8003c46 <osThreadNew+0x72>
        return (NULL);
 8003c42:	2300      	movs	r3, #0
 8003c44:	e054      	b.n	8003cf0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	695b      	ldr	r3, [r3, #20]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d003      	beq.n	8003c56 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	695b      	ldr	r3, [r3, #20]
 8003c52:	089b      	lsrs	r3, r3, #2
 8003c54:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d00e      	beq.n	8003c7c <osThreadNew+0xa8>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	2ba7      	cmp	r3, #167	@ 0xa7
 8003c64:	d90a      	bls.n	8003c7c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d006      	beq.n	8003c7c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	695b      	ldr	r3, [r3, #20]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d002      	beq.n	8003c7c <osThreadNew+0xa8>
        mem = 1;
 8003c76:	2301      	movs	r3, #1
 8003c78:	61bb      	str	r3, [r7, #24]
 8003c7a:	e010      	b.n	8003c9e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d10c      	bne.n	8003c9e <osThreadNew+0xca>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	68db      	ldr	r3, [r3, #12]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d108      	bne.n	8003c9e <osThreadNew+0xca>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	691b      	ldr	r3, [r3, #16]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d104      	bne.n	8003c9e <osThreadNew+0xca>
          mem = 0;
 8003c94:	2300      	movs	r3, #0
 8003c96:	61bb      	str	r3, [r7, #24]
 8003c98:	e001      	b.n	8003c9e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d110      	bne.n	8003cc6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003ca8:	687a      	ldr	r2, [r7, #4]
 8003caa:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003cac:	9202      	str	r2, [sp, #8]
 8003cae:	9301      	str	r3, [sp, #4]
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	9300      	str	r3, [sp, #0]
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	6a3a      	ldr	r2, [r7, #32]
 8003cb8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003cba:	68f8      	ldr	r0, [r7, #12]
 8003cbc:	f001 faf6 	bl	80052ac <xTaskCreateStatic>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	613b      	str	r3, [r7, #16]
 8003cc4:	e013      	b.n	8003cee <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003cc6:	69bb      	ldr	r3, [r7, #24]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d110      	bne.n	8003cee <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003ccc:	6a3b      	ldr	r3, [r7, #32]
 8003cce:	b29a      	uxth	r2, r3
 8003cd0:	f107 0310 	add.w	r3, r7, #16
 8003cd4:	9301      	str	r3, [sp, #4]
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	9300      	str	r3, [sp, #0]
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003cde:	68f8      	ldr	r0, [r7, #12]
 8003ce0:	f001 fb44 	bl	800536c <xTaskCreate>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d001      	beq.n	8003cee <osThreadNew+0x11a>
            hTask = NULL;
 8003cea:	2300      	movs	r3, #0
 8003cec:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003cee:	693b      	ldr	r3, [r7, #16]
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	3728      	adds	r7, #40	@ 0x28
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}

08003cf8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d00:	f3ef 8305 	mrs	r3, IPSR
 8003d04:	60bb      	str	r3, [r7, #8]
  return(result);
 8003d06:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d003      	beq.n	8003d14 <osDelay+0x1c>
    stat = osErrorISR;
 8003d0c:	f06f 0305 	mvn.w	r3, #5
 8003d10:	60fb      	str	r3, [r7, #12]
 8003d12:	e007      	b.n	8003d24 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003d14:	2300      	movs	r3, #0
 8003d16:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d002      	beq.n	8003d24 <osDelay+0x2c>
      vTaskDelay(ticks);
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f001 fc82 	bl	8005628 <vTaskDelay>
    }
  }

  return (stat);
 8003d24:	68fb      	ldr	r3, [r7, #12]
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3710      	adds	r7, #16
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}

08003d2e <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8003d2e:	b580      	push	{r7, lr}
 8003d30:	b088      	sub	sp, #32
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8003d36:	2300      	movs	r3, #0
 8003d38:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d3a:	f3ef 8305 	mrs	r3, IPSR
 8003d3e:	60bb      	str	r3, [r7, #8]
  return(result);
 8003d40:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d174      	bne.n	8003e30 <osMutexNew+0x102>
    if (attr != NULL) {
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d003      	beq.n	8003d54 <osMutexNew+0x26>
      type = attr->attr_bits;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	61bb      	str	r3, [r7, #24]
 8003d52:	e001      	b.n	8003d58 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8003d54:	2300      	movs	r3, #0
 8003d56:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8003d58:	69bb      	ldr	r3, [r7, #24]
 8003d5a:	f003 0301 	and.w	r3, r3, #1
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d002      	beq.n	8003d68 <osMutexNew+0x3a>
      rmtx = 1U;
 8003d62:	2301      	movs	r3, #1
 8003d64:	617b      	str	r3, [r7, #20]
 8003d66:	e001      	b.n	8003d6c <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8003d6c:	69bb      	ldr	r3, [r7, #24]
 8003d6e:	f003 0308 	and.w	r3, r3, #8
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d15c      	bne.n	8003e30 <osMutexNew+0x102>
      mem = -1;
 8003d76:	f04f 33ff 	mov.w	r3, #4294967295
 8003d7a:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d015      	beq.n	8003dae <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d006      	beq.n	8003d98 <osMutexNew+0x6a>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	2b4f      	cmp	r3, #79	@ 0x4f
 8003d90:	d902      	bls.n	8003d98 <osMutexNew+0x6a>
          mem = 1;
 8003d92:	2301      	movs	r3, #1
 8003d94:	613b      	str	r3, [r7, #16]
 8003d96:	e00c      	b.n	8003db2 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d108      	bne.n	8003db2 <osMutexNew+0x84>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d104      	bne.n	8003db2 <osMutexNew+0x84>
            mem = 0;
 8003da8:	2300      	movs	r3, #0
 8003daa:	613b      	str	r3, [r7, #16]
 8003dac:	e001      	b.n	8003db2 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8003dae:	2300      	movs	r3, #0
 8003db0:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	2b01      	cmp	r3, #1
 8003db6:	d112      	bne.n	8003dde <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d007      	beq.n	8003dce <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	2004      	movs	r0, #4
 8003dc6:	f000 fc50 	bl	800466a <xQueueCreateMutexStatic>
 8003dca:	61f8      	str	r0, [r7, #28]
 8003dcc:	e016      	b.n	8003dfc <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	4619      	mov	r1, r3
 8003dd4:	2001      	movs	r0, #1
 8003dd6:	f000 fc48 	bl	800466a <xQueueCreateMutexStatic>
 8003dda:	61f8      	str	r0, [r7, #28]
 8003ddc:	e00e      	b.n	8003dfc <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d10b      	bne.n	8003dfc <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d004      	beq.n	8003df4 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8003dea:	2004      	movs	r0, #4
 8003dec:	f000 fc25 	bl	800463a <xQueueCreateMutex>
 8003df0:	61f8      	str	r0, [r7, #28]
 8003df2:	e003      	b.n	8003dfc <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8003df4:	2001      	movs	r0, #1
 8003df6:	f000 fc20 	bl	800463a <xQueueCreateMutex>
 8003dfa:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d00c      	beq.n	8003e1c <osMutexNew+0xee>
        if (attr != NULL) {
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d003      	beq.n	8003e10 <osMutexNew+0xe2>
          name = attr->name;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	60fb      	str	r3, [r7, #12]
 8003e0e:	e001      	b.n	8003e14 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8003e10:	2300      	movs	r3, #0
 8003e12:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8003e14:	68f9      	ldr	r1, [r7, #12]
 8003e16:	69f8      	ldr	r0, [r7, #28]
 8003e18:	f001 f9ea 	bl	80051f0 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8003e1c:	69fb      	ldr	r3, [r7, #28]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d006      	beq.n	8003e30 <osMutexNew+0x102>
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d003      	beq.n	8003e30 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	f043 0301 	orr.w	r3, r3, #1
 8003e2e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8003e30:	69fb      	ldr	r3, [r7, #28]
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	3720      	adds	r7, #32
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}

08003e3a <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8003e3a:	b580      	push	{r7, lr}
 8003e3c:	b086      	sub	sp, #24
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	6078      	str	r0, [r7, #4]
 8003e42:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	f023 0301 	bic.w	r3, r3, #1
 8003e4a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	f003 0301 	and.w	r3, r3, #1
 8003e52:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8003e54:	2300      	movs	r3, #0
 8003e56:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e58:	f3ef 8305 	mrs	r3, IPSR
 8003e5c:	60bb      	str	r3, [r7, #8]
  return(result);
 8003e5e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d003      	beq.n	8003e6c <osMutexAcquire+0x32>
    stat = osErrorISR;
 8003e64:	f06f 0305 	mvn.w	r3, #5
 8003e68:	617b      	str	r3, [r7, #20]
 8003e6a:	e02c      	b.n	8003ec6 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d103      	bne.n	8003e7a <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8003e72:	f06f 0303 	mvn.w	r3, #3
 8003e76:	617b      	str	r3, [r7, #20]
 8003e78:	e025      	b.n	8003ec6 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d011      	beq.n	8003ea4 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8003e80:	6839      	ldr	r1, [r7, #0]
 8003e82:	6938      	ldr	r0, [r7, #16]
 8003e84:	f000 fc41 	bl	800470a <xQueueTakeMutexRecursive>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d01b      	beq.n	8003ec6 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d003      	beq.n	8003e9c <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8003e94:	f06f 0301 	mvn.w	r3, #1
 8003e98:	617b      	str	r3, [r7, #20]
 8003e9a:	e014      	b.n	8003ec6 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8003e9c:	f06f 0302 	mvn.w	r3, #2
 8003ea0:	617b      	str	r3, [r7, #20]
 8003ea2:	e010      	b.n	8003ec6 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8003ea4:	6839      	ldr	r1, [r7, #0]
 8003ea6:	6938      	ldr	r0, [r7, #16]
 8003ea8:	f000 fee8 	bl	8004c7c <xQueueSemaphoreTake>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d009      	beq.n	8003ec6 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d003      	beq.n	8003ec0 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8003eb8:	f06f 0301 	mvn.w	r3, #1
 8003ebc:	617b      	str	r3, [r7, #20]
 8003ebe:	e002      	b.n	8003ec6 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8003ec0:	f06f 0302 	mvn.w	r3, #2
 8003ec4:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8003ec6:	697b      	ldr	r3, [r7, #20]
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3718      	adds	r7, #24
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}

08003ed0 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b086      	sub	sp, #24
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	f023 0301 	bic.w	r3, r3, #1
 8003ede:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	f003 0301 	and.w	r3, r3, #1
 8003ee6:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003eec:	f3ef 8305 	mrs	r3, IPSR
 8003ef0:	60bb      	str	r3, [r7, #8]
  return(result);
 8003ef2:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d003      	beq.n	8003f00 <osMutexRelease+0x30>
    stat = osErrorISR;
 8003ef8:	f06f 0305 	mvn.w	r3, #5
 8003efc:	617b      	str	r3, [r7, #20]
 8003efe:	e01f      	b.n	8003f40 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d103      	bne.n	8003f0e <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8003f06:	f06f 0303 	mvn.w	r3, #3
 8003f0a:	617b      	str	r3, [r7, #20]
 8003f0c:	e018      	b.n	8003f40 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d009      	beq.n	8003f28 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8003f14:	6938      	ldr	r0, [r7, #16]
 8003f16:	f000 fbc3 	bl	80046a0 <xQueueGiveMutexRecursive>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d00f      	beq.n	8003f40 <osMutexRelease+0x70>
        stat = osErrorResource;
 8003f20:	f06f 0302 	mvn.w	r3, #2
 8003f24:	617b      	str	r3, [r7, #20]
 8003f26:	e00b      	b.n	8003f40 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8003f28:	2300      	movs	r3, #0
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	2100      	movs	r1, #0
 8003f2e:	6938      	ldr	r0, [r7, #16]
 8003f30:	f000 fc22 	bl	8004778 <xQueueGenericSend>
 8003f34:	4603      	mov	r3, r0
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d002      	beq.n	8003f40 <osMutexRelease+0x70>
        stat = osErrorResource;
 8003f3a:	f06f 0302 	mvn.w	r3, #2
 8003f3e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8003f40:	697b      	ldr	r3, [r7, #20]
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3718      	adds	r7, #24
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}

08003f4a <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8003f4a:	b580      	push	{r7, lr}
 8003f4c:	b08a      	sub	sp, #40	@ 0x28
 8003f4e:	af02      	add	r7, sp, #8
 8003f50:	60f8      	str	r0, [r7, #12]
 8003f52:	60b9      	str	r1, [r7, #8]
 8003f54:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8003f56:	2300      	movs	r3, #0
 8003f58:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f5a:	f3ef 8305 	mrs	r3, IPSR
 8003f5e:	613b      	str	r3, [r7, #16]
  return(result);
 8003f60:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d15f      	bne.n	8004026 <osMessageQueueNew+0xdc>
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d05c      	beq.n	8004026 <osMessageQueueNew+0xdc>
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d059      	beq.n	8004026 <osMessageQueueNew+0xdc>
    mem = -1;
 8003f72:	f04f 33ff 	mov.w	r3, #4294967295
 8003f76:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d029      	beq.n	8003fd2 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d012      	beq.n	8003fac <osMessageQueueNew+0x62>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	68db      	ldr	r3, [r3, #12]
 8003f8a:	2b4f      	cmp	r3, #79	@ 0x4f
 8003f8c:	d90e      	bls.n	8003fac <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d00a      	beq.n	8003fac <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	695a      	ldr	r2, [r3, #20]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	68b9      	ldr	r1, [r7, #8]
 8003f9e:	fb01 f303 	mul.w	r3, r1, r3
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	d302      	bcc.n	8003fac <osMessageQueueNew+0x62>
        mem = 1;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	61bb      	str	r3, [r7, #24]
 8003faa:	e014      	b.n	8003fd6 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d110      	bne.n	8003fd6 <osMessageQueueNew+0x8c>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d10c      	bne.n	8003fd6 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d108      	bne.n	8003fd6 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	695b      	ldr	r3, [r3, #20]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d104      	bne.n	8003fd6 <osMessageQueueNew+0x8c>
          mem = 0;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	61bb      	str	r3, [r7, #24]
 8003fd0:	e001      	b.n	8003fd6 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d10b      	bne.n	8003ff4 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	691a      	ldr	r2, [r3, #16]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	2100      	movs	r1, #0
 8003fe6:	9100      	str	r1, [sp, #0]
 8003fe8:	68b9      	ldr	r1, [r7, #8]
 8003fea:	68f8      	ldr	r0, [r7, #12]
 8003fec:	f000 fa30 	bl	8004450 <xQueueGenericCreateStatic>
 8003ff0:	61f8      	str	r0, [r7, #28]
 8003ff2:	e008      	b.n	8004006 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d105      	bne.n	8004006 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	68b9      	ldr	r1, [r7, #8]
 8003ffe:	68f8      	ldr	r0, [r7, #12]
 8004000:	f000 faa3 	bl	800454a <xQueueGenericCreate>
 8004004:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d00c      	beq.n	8004026 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d003      	beq.n	800401a <osMessageQueueNew+0xd0>
        name = attr->name;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	617b      	str	r3, [r7, #20]
 8004018:	e001      	b.n	800401e <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800401a:	2300      	movs	r3, #0
 800401c:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800401e:	6979      	ldr	r1, [r7, #20]
 8004020:	69f8      	ldr	r0, [r7, #28]
 8004022:	f001 f8e5 	bl	80051f0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8004026:	69fb      	ldr	r3, [r7, #28]
}
 8004028:	4618      	mov	r0, r3
 800402a:	3720      	adds	r7, #32
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}

08004030 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8004030:	b580      	push	{r7, lr}
 8004032:	b088      	sub	sp, #32
 8004034:	af00      	add	r7, sp, #0
 8004036:	60f8      	str	r0, [r7, #12]
 8004038:	60b9      	str	r1, [r7, #8]
 800403a:	603b      	str	r3, [r7, #0]
 800403c:	4613      	mov	r3, r2
 800403e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004044:	2300      	movs	r3, #0
 8004046:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004048:	f3ef 8305 	mrs	r3, IPSR
 800404c:	617b      	str	r3, [r7, #20]
  return(result);
 800404e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004050:	2b00      	cmp	r3, #0
 8004052:	d028      	beq.n	80040a6 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004054:	69bb      	ldr	r3, [r7, #24]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d005      	beq.n	8004066 <osMessageQueuePut+0x36>
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d002      	beq.n	8004066 <osMessageQueuePut+0x36>
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d003      	beq.n	800406e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8004066:	f06f 0303 	mvn.w	r3, #3
 800406a:	61fb      	str	r3, [r7, #28]
 800406c:	e038      	b.n	80040e0 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800406e:	2300      	movs	r3, #0
 8004070:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8004072:	f107 0210 	add.w	r2, r7, #16
 8004076:	2300      	movs	r3, #0
 8004078:	68b9      	ldr	r1, [r7, #8]
 800407a:	69b8      	ldr	r0, [r7, #24]
 800407c:	f000 fc7e 	bl	800497c <xQueueGenericSendFromISR>
 8004080:	4603      	mov	r3, r0
 8004082:	2b01      	cmp	r3, #1
 8004084:	d003      	beq.n	800408e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8004086:	f06f 0302 	mvn.w	r3, #2
 800408a:	61fb      	str	r3, [r7, #28]
 800408c:	e028      	b.n	80040e0 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d025      	beq.n	80040e0 <osMessageQueuePut+0xb0>
 8004094:	4b15      	ldr	r3, [pc, #84]	@ (80040ec <osMessageQueuePut+0xbc>)
 8004096:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800409a:	601a      	str	r2, [r3, #0]
 800409c:	f3bf 8f4f 	dsb	sy
 80040a0:	f3bf 8f6f 	isb	sy
 80040a4:	e01c      	b.n	80040e0 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80040a6:	69bb      	ldr	r3, [r7, #24]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d002      	beq.n	80040b2 <osMessageQueuePut+0x82>
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d103      	bne.n	80040ba <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80040b2:	f06f 0303 	mvn.w	r3, #3
 80040b6:	61fb      	str	r3, [r7, #28]
 80040b8:	e012      	b.n	80040e0 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80040ba:	2300      	movs	r3, #0
 80040bc:	683a      	ldr	r2, [r7, #0]
 80040be:	68b9      	ldr	r1, [r7, #8]
 80040c0:	69b8      	ldr	r0, [r7, #24]
 80040c2:	f000 fb59 	bl	8004778 <xQueueGenericSend>
 80040c6:	4603      	mov	r3, r0
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d009      	beq.n	80040e0 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d003      	beq.n	80040da <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80040d2:	f06f 0301 	mvn.w	r3, #1
 80040d6:	61fb      	str	r3, [r7, #28]
 80040d8:	e002      	b.n	80040e0 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80040da:	f06f 0302 	mvn.w	r3, #2
 80040de:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80040e0:	69fb      	ldr	r3, [r7, #28]
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3720      	adds	r7, #32
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	bf00      	nop
 80040ec:	e000ed04 	.word	0xe000ed04

080040f0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b088      	sub	sp, #32
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	60f8      	str	r0, [r7, #12]
 80040f8:	60b9      	str	r1, [r7, #8]
 80040fa:	607a      	str	r2, [r7, #4]
 80040fc:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004102:	2300      	movs	r3, #0
 8004104:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004106:	f3ef 8305 	mrs	r3, IPSR
 800410a:	617b      	str	r3, [r7, #20]
  return(result);
 800410c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800410e:	2b00      	cmp	r3, #0
 8004110:	d028      	beq.n	8004164 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004112:	69bb      	ldr	r3, [r7, #24]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d005      	beq.n	8004124 <osMessageQueueGet+0x34>
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d002      	beq.n	8004124 <osMessageQueueGet+0x34>
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d003      	beq.n	800412c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8004124:	f06f 0303 	mvn.w	r3, #3
 8004128:	61fb      	str	r3, [r7, #28]
 800412a:	e037      	b.n	800419c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800412c:	2300      	movs	r3, #0
 800412e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8004130:	f107 0310 	add.w	r3, r7, #16
 8004134:	461a      	mov	r2, r3
 8004136:	68b9      	ldr	r1, [r7, #8]
 8004138:	69b8      	ldr	r0, [r7, #24]
 800413a:	f000 feaf 	bl	8004e9c <xQueueReceiveFromISR>
 800413e:	4603      	mov	r3, r0
 8004140:	2b01      	cmp	r3, #1
 8004142:	d003      	beq.n	800414c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8004144:	f06f 0302 	mvn.w	r3, #2
 8004148:	61fb      	str	r3, [r7, #28]
 800414a:	e027      	b.n	800419c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d024      	beq.n	800419c <osMessageQueueGet+0xac>
 8004152:	4b15      	ldr	r3, [pc, #84]	@ (80041a8 <osMessageQueueGet+0xb8>)
 8004154:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004158:	601a      	str	r2, [r3, #0]
 800415a:	f3bf 8f4f 	dsb	sy
 800415e:	f3bf 8f6f 	isb	sy
 8004162:	e01b      	b.n	800419c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004164:	69bb      	ldr	r3, [r7, #24]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d002      	beq.n	8004170 <osMessageQueueGet+0x80>
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d103      	bne.n	8004178 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8004170:	f06f 0303 	mvn.w	r3, #3
 8004174:	61fb      	str	r3, [r7, #28]
 8004176:	e011      	b.n	800419c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004178:	683a      	ldr	r2, [r7, #0]
 800417a:	68b9      	ldr	r1, [r7, #8]
 800417c:	69b8      	ldr	r0, [r7, #24]
 800417e:	f000 fc9b 	bl	8004ab8 <xQueueReceive>
 8004182:	4603      	mov	r3, r0
 8004184:	2b01      	cmp	r3, #1
 8004186:	d009      	beq.n	800419c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d003      	beq.n	8004196 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800418e:	f06f 0301 	mvn.w	r3, #1
 8004192:	61fb      	str	r3, [r7, #28]
 8004194:	e002      	b.n	800419c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8004196:	f06f 0302 	mvn.w	r3, #2
 800419a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800419c:	69fb      	ldr	r3, [r7, #28]
}
 800419e:	4618      	mov	r0, r3
 80041a0:	3720      	adds	r7, #32
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	bf00      	nop
 80041a8:	e000ed04 	.word	0xe000ed04

080041ac <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80041ac:	b480      	push	{r7}
 80041ae:	b085      	sub	sp, #20
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	60f8      	str	r0, [r7, #12]
 80041b4:	60b9      	str	r1, [r7, #8]
 80041b6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	4a07      	ldr	r2, [pc, #28]	@ (80041d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80041bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	4a06      	ldr	r2, [pc, #24]	@ (80041dc <vApplicationGetIdleTaskMemory+0x30>)
 80041c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2280      	movs	r2, #128	@ 0x80
 80041c8:	601a      	str	r2, [r3, #0]
}
 80041ca:	bf00      	nop
 80041cc:	3714      	adds	r7, #20
 80041ce:	46bd      	mov	sp, r7
 80041d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d4:	4770      	bx	lr
 80041d6:	bf00      	nop
 80041d8:	2000023c 	.word	0x2000023c
 80041dc:	200002e4 	.word	0x200002e4

080041e0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80041e0:	b480      	push	{r7}
 80041e2:	b085      	sub	sp, #20
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	60f8      	str	r0, [r7, #12]
 80041e8:	60b9      	str	r1, [r7, #8]
 80041ea:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	4a07      	ldr	r2, [pc, #28]	@ (800420c <vApplicationGetTimerTaskMemory+0x2c>)
 80041f0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	4a06      	ldr	r2, [pc, #24]	@ (8004210 <vApplicationGetTimerTaskMemory+0x30>)
 80041f6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80041fe:	601a      	str	r2, [r3, #0]
}
 8004200:	bf00      	nop
 8004202:	3714      	adds	r7, #20
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr
 800420c:	200004e4 	.word	0x200004e4
 8004210:	2000058c 	.word	0x2000058c

08004214 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004214:	b480      	push	{r7}
 8004216:	b083      	sub	sp, #12
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f103 0208 	add.w	r2, r3, #8
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	f04f 32ff 	mov.w	r2, #4294967295
 800422c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f103 0208 	add.w	r2, r3, #8
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f103 0208 	add.w	r2, r3, #8
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr

08004254 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004254:	b480      	push	{r7}
 8004256:	b083      	sub	sp, #12
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004262:	bf00      	nop
 8004264:	370c      	adds	r7, #12
 8004266:	46bd      	mov	sp, r7
 8004268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426c:	4770      	bx	lr

0800426e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800426e:	b480      	push	{r7}
 8004270:	b085      	sub	sp, #20
 8004272:	af00      	add	r7, sp, #0
 8004274:	6078      	str	r0, [r7, #4]
 8004276:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	68fa      	ldr	r2, [r7, #12]
 8004282:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	689a      	ldr	r2, [r3, #8]
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	683a      	ldr	r2, [r7, #0]
 8004292:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	683a      	ldr	r2, [r7, #0]
 8004298:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	1c5a      	adds	r2, r3, #1
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	601a      	str	r2, [r3, #0]
}
 80042aa:	bf00      	nop
 80042ac:	3714      	adds	r7, #20
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr

080042b6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80042b6:	b480      	push	{r7}
 80042b8:	b085      	sub	sp, #20
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	6078      	str	r0, [r7, #4]
 80042be:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042cc:	d103      	bne.n	80042d6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	60fb      	str	r3, [r7, #12]
 80042d4:	e00c      	b.n	80042f0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	3308      	adds	r3, #8
 80042da:	60fb      	str	r3, [r7, #12]
 80042dc:	e002      	b.n	80042e4 <vListInsert+0x2e>
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	60fb      	str	r3, [r7, #12]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	68ba      	ldr	r2, [r7, #8]
 80042ec:	429a      	cmp	r2, r3
 80042ee:	d2f6      	bcs.n	80042de <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	685a      	ldr	r2, [r3, #4]
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	683a      	ldr	r2, [r7, #0]
 80042fe:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	68fa      	ldr	r2, [r7, #12]
 8004304:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	683a      	ldr	r2, [r7, #0]
 800430a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	1c5a      	adds	r2, r3, #1
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	601a      	str	r2, [r3, #0]
}
 800431c:	bf00      	nop
 800431e:	3714      	adds	r7, #20
 8004320:	46bd      	mov	sp, r7
 8004322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004326:	4770      	bx	lr

08004328 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004328:	b480      	push	{r7}
 800432a:	b085      	sub	sp, #20
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	691b      	ldr	r3, [r3, #16]
 8004334:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	687a      	ldr	r2, [r7, #4]
 800433c:	6892      	ldr	r2, [r2, #8]
 800433e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	687a      	ldr	r2, [r7, #4]
 8004346:	6852      	ldr	r2, [r2, #4]
 8004348:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	687a      	ldr	r2, [r7, #4]
 8004350:	429a      	cmp	r2, r3
 8004352:	d103      	bne.n	800435c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	689a      	ldr	r2, [r3, #8]
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	1e5a      	subs	r2, r3, #1
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
}
 8004370:	4618      	mov	r0, r3
 8004372:	3714      	adds	r7, #20
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr

0800437c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d10b      	bne.n	80043a8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004394:	f383 8811 	msr	BASEPRI, r3
 8004398:	f3bf 8f6f 	isb	sy
 800439c:	f3bf 8f4f 	dsb	sy
 80043a0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80043a2:	bf00      	nop
 80043a4:	bf00      	nop
 80043a6:	e7fd      	b.n	80043a4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80043a8:	f002 fc56 	bl	8006c58 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043b4:	68f9      	ldr	r1, [r7, #12]
 80043b6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80043b8:	fb01 f303 	mul.w	r3, r1, r3
 80043bc:	441a      	add	r2, r3
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2200      	movs	r2, #0
 80043c6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043d8:	3b01      	subs	r3, #1
 80043da:	68f9      	ldr	r1, [r7, #12]
 80043dc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80043de:	fb01 f303 	mul.w	r3, r1, r3
 80043e2:	441a      	add	r2, r3
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	22ff      	movs	r2, #255	@ 0xff
 80043ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	22ff      	movs	r2, #255	@ 0xff
 80043f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d114      	bne.n	8004428 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	691b      	ldr	r3, [r3, #16]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d01a      	beq.n	800443c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	3310      	adds	r3, #16
 800440a:	4618      	mov	r0, r3
 800440c:	f001 fbe0 	bl	8005bd0 <xTaskRemoveFromEventList>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d012      	beq.n	800443c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004416:	4b0d      	ldr	r3, [pc, #52]	@ (800444c <xQueueGenericReset+0xd0>)
 8004418:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800441c:	601a      	str	r2, [r3, #0]
 800441e:	f3bf 8f4f 	dsb	sy
 8004422:	f3bf 8f6f 	isb	sy
 8004426:	e009      	b.n	800443c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	3310      	adds	r3, #16
 800442c:	4618      	mov	r0, r3
 800442e:	f7ff fef1 	bl	8004214 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	3324      	adds	r3, #36	@ 0x24
 8004436:	4618      	mov	r0, r3
 8004438:	f7ff feec 	bl	8004214 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800443c:	f002 fc3e 	bl	8006cbc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004440:	2301      	movs	r3, #1
}
 8004442:	4618      	mov	r0, r3
 8004444:	3710      	adds	r7, #16
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	e000ed04 	.word	0xe000ed04

08004450 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004450:	b580      	push	{r7, lr}
 8004452:	b08e      	sub	sp, #56	@ 0x38
 8004454:	af02      	add	r7, sp, #8
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	607a      	str	r2, [r7, #4]
 800445c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d10b      	bne.n	800447c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004468:	f383 8811 	msr	BASEPRI, r3
 800446c:	f3bf 8f6f 	isb	sy
 8004470:	f3bf 8f4f 	dsb	sy
 8004474:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004476:	bf00      	nop
 8004478:	bf00      	nop
 800447a:	e7fd      	b.n	8004478 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d10b      	bne.n	800449a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004486:	f383 8811 	msr	BASEPRI, r3
 800448a:	f3bf 8f6f 	isb	sy
 800448e:	f3bf 8f4f 	dsb	sy
 8004492:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004494:	bf00      	nop
 8004496:	bf00      	nop
 8004498:	e7fd      	b.n	8004496 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d002      	beq.n	80044a6 <xQueueGenericCreateStatic+0x56>
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d001      	beq.n	80044aa <xQueueGenericCreateStatic+0x5a>
 80044a6:	2301      	movs	r3, #1
 80044a8:	e000      	b.n	80044ac <xQueueGenericCreateStatic+0x5c>
 80044aa:	2300      	movs	r3, #0
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d10b      	bne.n	80044c8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80044b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044b4:	f383 8811 	msr	BASEPRI, r3
 80044b8:	f3bf 8f6f 	isb	sy
 80044bc:	f3bf 8f4f 	dsb	sy
 80044c0:	623b      	str	r3, [r7, #32]
}
 80044c2:	bf00      	nop
 80044c4:	bf00      	nop
 80044c6:	e7fd      	b.n	80044c4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d102      	bne.n	80044d4 <xQueueGenericCreateStatic+0x84>
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d101      	bne.n	80044d8 <xQueueGenericCreateStatic+0x88>
 80044d4:	2301      	movs	r3, #1
 80044d6:	e000      	b.n	80044da <xQueueGenericCreateStatic+0x8a>
 80044d8:	2300      	movs	r3, #0
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d10b      	bne.n	80044f6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80044de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044e2:	f383 8811 	msr	BASEPRI, r3
 80044e6:	f3bf 8f6f 	isb	sy
 80044ea:	f3bf 8f4f 	dsb	sy
 80044ee:	61fb      	str	r3, [r7, #28]
}
 80044f0:	bf00      	nop
 80044f2:	bf00      	nop
 80044f4:	e7fd      	b.n	80044f2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80044f6:	2350      	movs	r3, #80	@ 0x50
 80044f8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	2b50      	cmp	r3, #80	@ 0x50
 80044fe:	d00b      	beq.n	8004518 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004504:	f383 8811 	msr	BASEPRI, r3
 8004508:	f3bf 8f6f 	isb	sy
 800450c:	f3bf 8f4f 	dsb	sy
 8004510:	61bb      	str	r3, [r7, #24]
}
 8004512:	bf00      	nop
 8004514:	bf00      	nop
 8004516:	e7fd      	b.n	8004514 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004518:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800451e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004520:	2b00      	cmp	r3, #0
 8004522:	d00d      	beq.n	8004540 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004526:	2201      	movs	r2, #1
 8004528:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800452c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004532:	9300      	str	r3, [sp, #0]
 8004534:	4613      	mov	r3, r2
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	68b9      	ldr	r1, [r7, #8]
 800453a:	68f8      	ldr	r0, [r7, #12]
 800453c:	f000 f840 	bl	80045c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004542:	4618      	mov	r0, r3
 8004544:	3730      	adds	r7, #48	@ 0x30
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}

0800454a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800454a:	b580      	push	{r7, lr}
 800454c:	b08a      	sub	sp, #40	@ 0x28
 800454e:	af02      	add	r7, sp, #8
 8004550:	60f8      	str	r0, [r7, #12]
 8004552:	60b9      	str	r1, [r7, #8]
 8004554:	4613      	mov	r3, r2
 8004556:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d10b      	bne.n	8004576 <xQueueGenericCreate+0x2c>
	__asm volatile
 800455e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004562:	f383 8811 	msr	BASEPRI, r3
 8004566:	f3bf 8f6f 	isb	sy
 800456a:	f3bf 8f4f 	dsb	sy
 800456e:	613b      	str	r3, [r7, #16]
}
 8004570:	bf00      	nop
 8004572:	bf00      	nop
 8004574:	e7fd      	b.n	8004572 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	68ba      	ldr	r2, [r7, #8]
 800457a:	fb02 f303 	mul.w	r3, r2, r3
 800457e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004580:	69fb      	ldr	r3, [r7, #28]
 8004582:	3350      	adds	r3, #80	@ 0x50
 8004584:	4618      	mov	r0, r3
 8004586:	f002 fc89 	bl	8006e9c <pvPortMalloc>
 800458a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800458c:	69bb      	ldr	r3, [r7, #24]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d011      	beq.n	80045b6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004592:	69bb      	ldr	r3, [r7, #24]
 8004594:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	3350      	adds	r3, #80	@ 0x50
 800459a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800459c:	69bb      	ldr	r3, [r7, #24]
 800459e:	2200      	movs	r2, #0
 80045a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80045a4:	79fa      	ldrb	r2, [r7, #7]
 80045a6:	69bb      	ldr	r3, [r7, #24]
 80045a8:	9300      	str	r3, [sp, #0]
 80045aa:	4613      	mov	r3, r2
 80045ac:	697a      	ldr	r2, [r7, #20]
 80045ae:	68b9      	ldr	r1, [r7, #8]
 80045b0:	68f8      	ldr	r0, [r7, #12]
 80045b2:	f000 f805 	bl	80045c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80045b6:	69bb      	ldr	r3, [r7, #24]
	}
 80045b8:	4618      	mov	r0, r3
 80045ba:	3720      	adds	r7, #32
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}

080045c0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b084      	sub	sp, #16
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	60f8      	str	r0, [r7, #12]
 80045c8:	60b9      	str	r1, [r7, #8]
 80045ca:	607a      	str	r2, [r7, #4]
 80045cc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d103      	bne.n	80045dc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80045d4:	69bb      	ldr	r3, [r7, #24]
 80045d6:	69ba      	ldr	r2, [r7, #24]
 80045d8:	601a      	str	r2, [r3, #0]
 80045da:	e002      	b.n	80045e2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80045dc:	69bb      	ldr	r3, [r7, #24]
 80045de:	687a      	ldr	r2, [r7, #4]
 80045e0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80045e2:	69bb      	ldr	r3, [r7, #24]
 80045e4:	68fa      	ldr	r2, [r7, #12]
 80045e6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80045e8:	69bb      	ldr	r3, [r7, #24]
 80045ea:	68ba      	ldr	r2, [r7, #8]
 80045ec:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80045ee:	2101      	movs	r1, #1
 80045f0:	69b8      	ldr	r0, [r7, #24]
 80045f2:	f7ff fec3 	bl	800437c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80045f6:	69bb      	ldr	r3, [r7, #24]
 80045f8:	78fa      	ldrb	r2, [r7, #3]
 80045fa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80045fe:	bf00      	nop
 8004600:	3710      	adds	r7, #16
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}

08004606 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8004606:	b580      	push	{r7, lr}
 8004608:	b082      	sub	sp, #8
 800460a:	af00      	add	r7, sp, #0
 800460c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d00e      	beq.n	8004632 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2200      	movs	r2, #0
 8004618:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2200      	movs	r2, #0
 800461e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004626:	2300      	movs	r3, #0
 8004628:	2200      	movs	r2, #0
 800462a:	2100      	movs	r1, #0
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f000 f8a3 	bl	8004778 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004632:	bf00      	nop
 8004634:	3708      	adds	r7, #8
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}

0800463a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800463a:	b580      	push	{r7, lr}
 800463c:	b086      	sub	sp, #24
 800463e:	af00      	add	r7, sp, #0
 8004640:	4603      	mov	r3, r0
 8004642:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004644:	2301      	movs	r3, #1
 8004646:	617b      	str	r3, [r7, #20]
 8004648:	2300      	movs	r3, #0
 800464a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800464c:	79fb      	ldrb	r3, [r7, #7]
 800464e:	461a      	mov	r2, r3
 8004650:	6939      	ldr	r1, [r7, #16]
 8004652:	6978      	ldr	r0, [r7, #20]
 8004654:	f7ff ff79 	bl	800454a <xQueueGenericCreate>
 8004658:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800465a:	68f8      	ldr	r0, [r7, #12]
 800465c:	f7ff ffd3 	bl	8004606 <prvInitialiseMutex>

		return xNewQueue;
 8004660:	68fb      	ldr	r3, [r7, #12]
	}
 8004662:	4618      	mov	r0, r3
 8004664:	3718      	adds	r7, #24
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}

0800466a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800466a:	b580      	push	{r7, lr}
 800466c:	b088      	sub	sp, #32
 800466e:	af02      	add	r7, sp, #8
 8004670:	4603      	mov	r3, r0
 8004672:	6039      	str	r1, [r7, #0]
 8004674:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004676:	2301      	movs	r3, #1
 8004678:	617b      	str	r3, [r7, #20]
 800467a:	2300      	movs	r3, #0
 800467c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800467e:	79fb      	ldrb	r3, [r7, #7]
 8004680:	9300      	str	r3, [sp, #0]
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	2200      	movs	r2, #0
 8004686:	6939      	ldr	r1, [r7, #16]
 8004688:	6978      	ldr	r0, [r7, #20]
 800468a:	f7ff fee1 	bl	8004450 <xQueueGenericCreateStatic>
 800468e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004690:	68f8      	ldr	r0, [r7, #12]
 8004692:	f7ff ffb8 	bl	8004606 <prvInitialiseMutex>

		return xNewQueue;
 8004696:	68fb      	ldr	r3, [r7, #12]
	}
 8004698:	4618      	mov	r0, r3
 800469a:	3718      	adds	r7, #24
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}

080046a0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80046a0:	b590      	push	{r4, r7, lr}
 80046a2:	b087      	sub	sp, #28
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d10b      	bne.n	80046ca <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80046b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046b6:	f383 8811 	msr	BASEPRI, r3
 80046ba:	f3bf 8f6f 	isb	sy
 80046be:	f3bf 8f4f 	dsb	sy
 80046c2:	60fb      	str	r3, [r7, #12]
}
 80046c4:	bf00      	nop
 80046c6:	bf00      	nop
 80046c8:	e7fd      	b.n	80046c6 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	689c      	ldr	r4, [r3, #8]
 80046ce:	f001 fc45 	bl	8005f5c <xTaskGetCurrentTaskHandle>
 80046d2:	4603      	mov	r3, r0
 80046d4:	429c      	cmp	r4, r3
 80046d6:	d111      	bne.n	80046fc <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	1e5a      	subs	r2, r3, #1
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d105      	bne.n	80046f6 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80046ea:	2300      	movs	r3, #0
 80046ec:	2200      	movs	r2, #0
 80046ee:	2100      	movs	r1, #0
 80046f0:	6938      	ldr	r0, [r7, #16]
 80046f2:	f000 f841 	bl	8004778 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80046f6:	2301      	movs	r3, #1
 80046f8:	617b      	str	r3, [r7, #20]
 80046fa:	e001      	b.n	8004700 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80046fc:	2300      	movs	r3, #0
 80046fe:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8004700:	697b      	ldr	r3, [r7, #20]
	}
 8004702:	4618      	mov	r0, r3
 8004704:	371c      	adds	r7, #28
 8004706:	46bd      	mov	sp, r7
 8004708:	bd90      	pop	{r4, r7, pc}

0800470a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800470a:	b590      	push	{r4, r7, lr}
 800470c:	b087      	sub	sp, #28
 800470e:	af00      	add	r7, sp, #0
 8004710:	6078      	str	r0, [r7, #4]
 8004712:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d10b      	bne.n	8004736 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800471e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004722:	f383 8811 	msr	BASEPRI, r3
 8004726:	f3bf 8f6f 	isb	sy
 800472a:	f3bf 8f4f 	dsb	sy
 800472e:	60fb      	str	r3, [r7, #12]
}
 8004730:	bf00      	nop
 8004732:	bf00      	nop
 8004734:	e7fd      	b.n	8004732 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	689c      	ldr	r4, [r3, #8]
 800473a:	f001 fc0f 	bl	8005f5c <xTaskGetCurrentTaskHandle>
 800473e:	4603      	mov	r3, r0
 8004740:	429c      	cmp	r4, r3
 8004742:	d107      	bne.n	8004754 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	68db      	ldr	r3, [r3, #12]
 8004748:	1c5a      	adds	r2, r3, #1
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800474e:	2301      	movs	r3, #1
 8004750:	617b      	str	r3, [r7, #20]
 8004752:	e00c      	b.n	800476e <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8004754:	6839      	ldr	r1, [r7, #0]
 8004756:	6938      	ldr	r0, [r7, #16]
 8004758:	f000 fa90 	bl	8004c7c <xQueueSemaphoreTake>
 800475c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d004      	beq.n	800476e <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	1c5a      	adds	r2, r3, #1
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800476e:	697b      	ldr	r3, [r7, #20]
	}
 8004770:	4618      	mov	r0, r3
 8004772:	371c      	adds	r7, #28
 8004774:	46bd      	mov	sp, r7
 8004776:	bd90      	pop	{r4, r7, pc}

08004778 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b08e      	sub	sp, #56	@ 0x38
 800477c:	af00      	add	r7, sp, #0
 800477e:	60f8      	str	r0, [r7, #12]
 8004780:	60b9      	str	r1, [r7, #8]
 8004782:	607a      	str	r2, [r7, #4]
 8004784:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004786:	2300      	movs	r3, #0
 8004788:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800478e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004790:	2b00      	cmp	r3, #0
 8004792:	d10b      	bne.n	80047ac <xQueueGenericSend+0x34>
	__asm volatile
 8004794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004798:	f383 8811 	msr	BASEPRI, r3
 800479c:	f3bf 8f6f 	isb	sy
 80047a0:	f3bf 8f4f 	dsb	sy
 80047a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80047a6:	bf00      	nop
 80047a8:	bf00      	nop
 80047aa:	e7fd      	b.n	80047a8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d103      	bne.n	80047ba <xQueueGenericSend+0x42>
 80047b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d101      	bne.n	80047be <xQueueGenericSend+0x46>
 80047ba:	2301      	movs	r3, #1
 80047bc:	e000      	b.n	80047c0 <xQueueGenericSend+0x48>
 80047be:	2300      	movs	r3, #0
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d10b      	bne.n	80047dc <xQueueGenericSend+0x64>
	__asm volatile
 80047c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047c8:	f383 8811 	msr	BASEPRI, r3
 80047cc:	f3bf 8f6f 	isb	sy
 80047d0:	f3bf 8f4f 	dsb	sy
 80047d4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80047d6:	bf00      	nop
 80047d8:	bf00      	nop
 80047da:	e7fd      	b.n	80047d8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	2b02      	cmp	r3, #2
 80047e0:	d103      	bne.n	80047ea <xQueueGenericSend+0x72>
 80047e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d101      	bne.n	80047ee <xQueueGenericSend+0x76>
 80047ea:	2301      	movs	r3, #1
 80047ec:	e000      	b.n	80047f0 <xQueueGenericSend+0x78>
 80047ee:	2300      	movs	r3, #0
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d10b      	bne.n	800480c <xQueueGenericSend+0x94>
	__asm volatile
 80047f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047f8:	f383 8811 	msr	BASEPRI, r3
 80047fc:	f3bf 8f6f 	isb	sy
 8004800:	f3bf 8f4f 	dsb	sy
 8004804:	623b      	str	r3, [r7, #32]
}
 8004806:	bf00      	nop
 8004808:	bf00      	nop
 800480a:	e7fd      	b.n	8004808 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800480c:	f001 fbb6 	bl	8005f7c <xTaskGetSchedulerState>
 8004810:	4603      	mov	r3, r0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d102      	bne.n	800481c <xQueueGenericSend+0xa4>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d101      	bne.n	8004820 <xQueueGenericSend+0xa8>
 800481c:	2301      	movs	r3, #1
 800481e:	e000      	b.n	8004822 <xQueueGenericSend+0xaa>
 8004820:	2300      	movs	r3, #0
 8004822:	2b00      	cmp	r3, #0
 8004824:	d10b      	bne.n	800483e <xQueueGenericSend+0xc6>
	__asm volatile
 8004826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800482a:	f383 8811 	msr	BASEPRI, r3
 800482e:	f3bf 8f6f 	isb	sy
 8004832:	f3bf 8f4f 	dsb	sy
 8004836:	61fb      	str	r3, [r7, #28]
}
 8004838:	bf00      	nop
 800483a:	bf00      	nop
 800483c:	e7fd      	b.n	800483a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800483e:	f002 fa0b 	bl	8006c58 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004844:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004848:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800484a:	429a      	cmp	r2, r3
 800484c:	d302      	bcc.n	8004854 <xQueueGenericSend+0xdc>
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	2b02      	cmp	r3, #2
 8004852:	d129      	bne.n	80048a8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004854:	683a      	ldr	r2, [r7, #0]
 8004856:	68b9      	ldr	r1, [r7, #8]
 8004858:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800485a:	f000 fbb9 	bl	8004fd0 <prvCopyDataToQueue>
 800485e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004864:	2b00      	cmp	r3, #0
 8004866:	d010      	beq.n	800488a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800486a:	3324      	adds	r3, #36	@ 0x24
 800486c:	4618      	mov	r0, r3
 800486e:	f001 f9af 	bl	8005bd0 <xTaskRemoveFromEventList>
 8004872:	4603      	mov	r3, r0
 8004874:	2b00      	cmp	r3, #0
 8004876:	d013      	beq.n	80048a0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004878:	4b3f      	ldr	r3, [pc, #252]	@ (8004978 <xQueueGenericSend+0x200>)
 800487a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800487e:	601a      	str	r2, [r3, #0]
 8004880:	f3bf 8f4f 	dsb	sy
 8004884:	f3bf 8f6f 	isb	sy
 8004888:	e00a      	b.n	80048a0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800488a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800488c:	2b00      	cmp	r3, #0
 800488e:	d007      	beq.n	80048a0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004890:	4b39      	ldr	r3, [pc, #228]	@ (8004978 <xQueueGenericSend+0x200>)
 8004892:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004896:	601a      	str	r2, [r3, #0]
 8004898:	f3bf 8f4f 	dsb	sy
 800489c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80048a0:	f002 fa0c 	bl	8006cbc <vPortExitCritical>
				return pdPASS;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e063      	b.n	8004970 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d103      	bne.n	80048b6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80048ae:	f002 fa05 	bl	8006cbc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80048b2:	2300      	movs	r3, #0
 80048b4:	e05c      	b.n	8004970 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80048b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d106      	bne.n	80048ca <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80048bc:	f107 0314 	add.w	r3, r7, #20
 80048c0:	4618      	mov	r0, r3
 80048c2:	f001 f9e9 	bl	8005c98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80048c6:	2301      	movs	r3, #1
 80048c8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80048ca:	f002 f9f7 	bl	8006cbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80048ce:	f000 ff51 	bl	8005774 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80048d2:	f002 f9c1 	bl	8006c58 <vPortEnterCritical>
 80048d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80048dc:	b25b      	sxtb	r3, r3
 80048de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048e2:	d103      	bne.n	80048ec <xQueueGenericSend+0x174>
 80048e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048e6:	2200      	movs	r2, #0
 80048e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80048f2:	b25b      	sxtb	r3, r3
 80048f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048f8:	d103      	bne.n	8004902 <xQueueGenericSend+0x18a>
 80048fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048fc:	2200      	movs	r2, #0
 80048fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004902:	f002 f9db 	bl	8006cbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004906:	1d3a      	adds	r2, r7, #4
 8004908:	f107 0314 	add.w	r3, r7, #20
 800490c:	4611      	mov	r1, r2
 800490e:	4618      	mov	r0, r3
 8004910:	f001 f9d8 	bl	8005cc4 <xTaskCheckForTimeOut>
 8004914:	4603      	mov	r3, r0
 8004916:	2b00      	cmp	r3, #0
 8004918:	d124      	bne.n	8004964 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800491a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800491c:	f000 fc50 	bl	80051c0 <prvIsQueueFull>
 8004920:	4603      	mov	r3, r0
 8004922:	2b00      	cmp	r3, #0
 8004924:	d018      	beq.n	8004958 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004928:	3310      	adds	r3, #16
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	4611      	mov	r1, r2
 800492e:	4618      	mov	r0, r3
 8004930:	f001 f8fc 	bl	8005b2c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004934:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004936:	f000 fbdb 	bl	80050f0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800493a:	f000 ff29 	bl	8005790 <xTaskResumeAll>
 800493e:	4603      	mov	r3, r0
 8004940:	2b00      	cmp	r3, #0
 8004942:	f47f af7c 	bne.w	800483e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004946:	4b0c      	ldr	r3, [pc, #48]	@ (8004978 <xQueueGenericSend+0x200>)
 8004948:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800494c:	601a      	str	r2, [r3, #0]
 800494e:	f3bf 8f4f 	dsb	sy
 8004952:	f3bf 8f6f 	isb	sy
 8004956:	e772      	b.n	800483e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004958:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800495a:	f000 fbc9 	bl	80050f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800495e:	f000 ff17 	bl	8005790 <xTaskResumeAll>
 8004962:	e76c      	b.n	800483e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004964:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004966:	f000 fbc3 	bl	80050f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800496a:	f000 ff11 	bl	8005790 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800496e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004970:	4618      	mov	r0, r3
 8004972:	3738      	adds	r7, #56	@ 0x38
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}
 8004978:	e000ed04 	.word	0xe000ed04

0800497c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b090      	sub	sp, #64	@ 0x40
 8004980:	af00      	add	r7, sp, #0
 8004982:	60f8      	str	r0, [r7, #12]
 8004984:	60b9      	str	r1, [r7, #8]
 8004986:	607a      	str	r2, [r7, #4]
 8004988:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800498e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004990:	2b00      	cmp	r3, #0
 8004992:	d10b      	bne.n	80049ac <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004998:	f383 8811 	msr	BASEPRI, r3
 800499c:	f3bf 8f6f 	isb	sy
 80049a0:	f3bf 8f4f 	dsb	sy
 80049a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80049a6:	bf00      	nop
 80049a8:	bf00      	nop
 80049aa:	e7fd      	b.n	80049a8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d103      	bne.n	80049ba <xQueueGenericSendFromISR+0x3e>
 80049b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d101      	bne.n	80049be <xQueueGenericSendFromISR+0x42>
 80049ba:	2301      	movs	r3, #1
 80049bc:	e000      	b.n	80049c0 <xQueueGenericSendFromISR+0x44>
 80049be:	2300      	movs	r3, #0
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d10b      	bne.n	80049dc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80049c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049c8:	f383 8811 	msr	BASEPRI, r3
 80049cc:	f3bf 8f6f 	isb	sy
 80049d0:	f3bf 8f4f 	dsb	sy
 80049d4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80049d6:	bf00      	nop
 80049d8:	bf00      	nop
 80049da:	e7fd      	b.n	80049d8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	2b02      	cmp	r3, #2
 80049e0:	d103      	bne.n	80049ea <xQueueGenericSendFromISR+0x6e>
 80049e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d101      	bne.n	80049ee <xQueueGenericSendFromISR+0x72>
 80049ea:	2301      	movs	r3, #1
 80049ec:	e000      	b.n	80049f0 <xQueueGenericSendFromISR+0x74>
 80049ee:	2300      	movs	r3, #0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d10b      	bne.n	8004a0c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80049f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049f8:	f383 8811 	msr	BASEPRI, r3
 80049fc:	f3bf 8f6f 	isb	sy
 8004a00:	f3bf 8f4f 	dsb	sy
 8004a04:	623b      	str	r3, [r7, #32]
}
 8004a06:	bf00      	nop
 8004a08:	bf00      	nop
 8004a0a:	e7fd      	b.n	8004a08 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004a0c:	f002 fa04 	bl	8006e18 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004a10:	f3ef 8211 	mrs	r2, BASEPRI
 8004a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a18:	f383 8811 	msr	BASEPRI, r3
 8004a1c:	f3bf 8f6f 	isb	sy
 8004a20:	f3bf 8f4f 	dsb	sy
 8004a24:	61fa      	str	r2, [r7, #28]
 8004a26:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004a28:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004a2a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a2e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d302      	bcc.n	8004a3e <xQueueGenericSendFromISR+0xc2>
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	2b02      	cmp	r3, #2
 8004a3c:	d12f      	bne.n	8004a9e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a40:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004a44:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004a48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004a4e:	683a      	ldr	r2, [r7, #0]
 8004a50:	68b9      	ldr	r1, [r7, #8]
 8004a52:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004a54:	f000 fabc 	bl	8004fd0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004a58:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a60:	d112      	bne.n	8004a88 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d016      	beq.n	8004a98 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a6c:	3324      	adds	r3, #36	@ 0x24
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f001 f8ae 	bl	8005bd0 <xTaskRemoveFromEventList>
 8004a74:	4603      	mov	r3, r0
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d00e      	beq.n	8004a98 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d00b      	beq.n	8004a98 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2201      	movs	r2, #1
 8004a84:	601a      	str	r2, [r3, #0]
 8004a86:	e007      	b.n	8004a98 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004a88:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004a8c:	3301      	adds	r3, #1
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	b25a      	sxtb	r2, r3
 8004a92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004a9c:	e001      	b.n	8004aa2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004aa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004aa4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004aac:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004aae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	3740      	adds	r7, #64	@ 0x40
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}

08004ab8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b08c      	sub	sp, #48	@ 0x30
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	60f8      	str	r0, [r7, #12]
 8004ac0:	60b9      	str	r1, [r7, #8]
 8004ac2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d10b      	bne.n	8004aea <xQueueReceive+0x32>
	__asm volatile
 8004ad2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ad6:	f383 8811 	msr	BASEPRI, r3
 8004ada:	f3bf 8f6f 	isb	sy
 8004ade:	f3bf 8f4f 	dsb	sy
 8004ae2:	623b      	str	r3, [r7, #32]
}
 8004ae4:	bf00      	nop
 8004ae6:	bf00      	nop
 8004ae8:	e7fd      	b.n	8004ae6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d103      	bne.n	8004af8 <xQueueReceive+0x40>
 8004af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d101      	bne.n	8004afc <xQueueReceive+0x44>
 8004af8:	2301      	movs	r3, #1
 8004afa:	e000      	b.n	8004afe <xQueueReceive+0x46>
 8004afc:	2300      	movs	r3, #0
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d10b      	bne.n	8004b1a <xQueueReceive+0x62>
	__asm volatile
 8004b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b06:	f383 8811 	msr	BASEPRI, r3
 8004b0a:	f3bf 8f6f 	isb	sy
 8004b0e:	f3bf 8f4f 	dsb	sy
 8004b12:	61fb      	str	r3, [r7, #28]
}
 8004b14:	bf00      	nop
 8004b16:	bf00      	nop
 8004b18:	e7fd      	b.n	8004b16 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004b1a:	f001 fa2f 	bl	8005f7c <xTaskGetSchedulerState>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d102      	bne.n	8004b2a <xQueueReceive+0x72>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d101      	bne.n	8004b2e <xQueueReceive+0x76>
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e000      	b.n	8004b30 <xQueueReceive+0x78>
 8004b2e:	2300      	movs	r3, #0
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d10b      	bne.n	8004b4c <xQueueReceive+0x94>
	__asm volatile
 8004b34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b38:	f383 8811 	msr	BASEPRI, r3
 8004b3c:	f3bf 8f6f 	isb	sy
 8004b40:	f3bf 8f4f 	dsb	sy
 8004b44:	61bb      	str	r3, [r7, #24]
}
 8004b46:	bf00      	nop
 8004b48:	bf00      	nop
 8004b4a:	e7fd      	b.n	8004b48 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004b4c:	f002 f884 	bl	8006c58 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b54:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d01f      	beq.n	8004b9c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004b5c:	68b9      	ldr	r1, [r7, #8]
 8004b5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b60:	f000 faa0 	bl	80050a4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b66:	1e5a      	subs	r2, r3, #1
 8004b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b6a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b6e:	691b      	ldr	r3, [r3, #16]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d00f      	beq.n	8004b94 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b76:	3310      	adds	r3, #16
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f001 f829 	bl	8005bd0 <xTaskRemoveFromEventList>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d007      	beq.n	8004b94 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004b84:	4b3c      	ldr	r3, [pc, #240]	@ (8004c78 <xQueueReceive+0x1c0>)
 8004b86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b8a:	601a      	str	r2, [r3, #0]
 8004b8c:	f3bf 8f4f 	dsb	sy
 8004b90:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004b94:	f002 f892 	bl	8006cbc <vPortExitCritical>
				return pdPASS;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	e069      	b.n	8004c70 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d103      	bne.n	8004baa <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004ba2:	f002 f88b 	bl	8006cbc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	e062      	b.n	8004c70 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d106      	bne.n	8004bbe <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004bb0:	f107 0310 	add.w	r3, r7, #16
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	f001 f86f 	bl	8005c98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004bbe:	f002 f87d 	bl	8006cbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004bc2:	f000 fdd7 	bl	8005774 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004bc6:	f002 f847 	bl	8006c58 <vPortEnterCritical>
 8004bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bcc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004bd0:	b25b      	sxtb	r3, r3
 8004bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bd6:	d103      	bne.n	8004be0 <xQueueReceive+0x128>
 8004bd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bda:	2200      	movs	r2, #0
 8004bdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004be0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004be2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004be6:	b25b      	sxtb	r3, r3
 8004be8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bec:	d103      	bne.n	8004bf6 <xQueueReceive+0x13e>
 8004bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004bf6:	f002 f861 	bl	8006cbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004bfa:	1d3a      	adds	r2, r7, #4
 8004bfc:	f107 0310 	add.w	r3, r7, #16
 8004c00:	4611      	mov	r1, r2
 8004c02:	4618      	mov	r0, r3
 8004c04:	f001 f85e 	bl	8005cc4 <xTaskCheckForTimeOut>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d123      	bne.n	8004c56 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004c0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c10:	f000 fac0 	bl	8005194 <prvIsQueueEmpty>
 8004c14:	4603      	mov	r3, r0
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d017      	beq.n	8004c4a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c1c:	3324      	adds	r3, #36	@ 0x24
 8004c1e:	687a      	ldr	r2, [r7, #4]
 8004c20:	4611      	mov	r1, r2
 8004c22:	4618      	mov	r0, r3
 8004c24:	f000 ff82 	bl	8005b2c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004c28:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c2a:	f000 fa61 	bl	80050f0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004c2e:	f000 fdaf 	bl	8005790 <xTaskResumeAll>
 8004c32:	4603      	mov	r3, r0
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d189      	bne.n	8004b4c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004c38:	4b0f      	ldr	r3, [pc, #60]	@ (8004c78 <xQueueReceive+0x1c0>)
 8004c3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c3e:	601a      	str	r2, [r3, #0]
 8004c40:	f3bf 8f4f 	dsb	sy
 8004c44:	f3bf 8f6f 	isb	sy
 8004c48:	e780      	b.n	8004b4c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004c4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c4c:	f000 fa50 	bl	80050f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004c50:	f000 fd9e 	bl	8005790 <xTaskResumeAll>
 8004c54:	e77a      	b.n	8004b4c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004c56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c58:	f000 fa4a 	bl	80050f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004c5c:	f000 fd98 	bl	8005790 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004c60:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c62:	f000 fa97 	bl	8005194 <prvIsQueueEmpty>
 8004c66:	4603      	mov	r3, r0
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	f43f af6f 	beq.w	8004b4c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004c6e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004c70:	4618      	mov	r0, r3
 8004c72:	3730      	adds	r7, #48	@ 0x30
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}
 8004c78:	e000ed04 	.word	0xe000ed04

08004c7c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b08e      	sub	sp, #56	@ 0x38
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
 8004c84:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004c86:	2300      	movs	r3, #0
 8004c88:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004c92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d10b      	bne.n	8004cb0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8004c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c9c:	f383 8811 	msr	BASEPRI, r3
 8004ca0:	f3bf 8f6f 	isb	sy
 8004ca4:	f3bf 8f4f 	dsb	sy
 8004ca8:	623b      	str	r3, [r7, #32]
}
 8004caa:	bf00      	nop
 8004cac:	bf00      	nop
 8004cae:	e7fd      	b.n	8004cac <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004cb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d00b      	beq.n	8004cd0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8004cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cbc:	f383 8811 	msr	BASEPRI, r3
 8004cc0:	f3bf 8f6f 	isb	sy
 8004cc4:	f3bf 8f4f 	dsb	sy
 8004cc8:	61fb      	str	r3, [r7, #28]
}
 8004cca:	bf00      	nop
 8004ccc:	bf00      	nop
 8004cce:	e7fd      	b.n	8004ccc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004cd0:	f001 f954 	bl	8005f7c <xTaskGetSchedulerState>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d102      	bne.n	8004ce0 <xQueueSemaphoreTake+0x64>
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d101      	bne.n	8004ce4 <xQueueSemaphoreTake+0x68>
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e000      	b.n	8004ce6 <xQueueSemaphoreTake+0x6a>
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d10b      	bne.n	8004d02 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8004cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cee:	f383 8811 	msr	BASEPRI, r3
 8004cf2:	f3bf 8f6f 	isb	sy
 8004cf6:	f3bf 8f4f 	dsb	sy
 8004cfa:	61bb      	str	r3, [r7, #24]
}
 8004cfc:	bf00      	nop
 8004cfe:	bf00      	nop
 8004d00:	e7fd      	b.n	8004cfe <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004d02:	f001 ffa9 	bl	8006c58 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004d06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d0a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d024      	beq.n	8004d5c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d14:	1e5a      	subs	r2, r3, #1
 8004d16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d18:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004d1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d104      	bne.n	8004d2c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004d22:	f001 faa5 	bl	8006270 <pvTaskIncrementMutexHeldCount>
 8004d26:	4602      	mov	r2, r0
 8004d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d2a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d2e:	691b      	ldr	r3, [r3, #16]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d00f      	beq.n	8004d54 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d36:	3310      	adds	r3, #16
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f000 ff49 	bl	8005bd0 <xTaskRemoveFromEventList>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d007      	beq.n	8004d54 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004d44:	4b54      	ldr	r3, [pc, #336]	@ (8004e98 <xQueueSemaphoreTake+0x21c>)
 8004d46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d4a:	601a      	str	r2, [r3, #0]
 8004d4c:	f3bf 8f4f 	dsb	sy
 8004d50:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004d54:	f001 ffb2 	bl	8006cbc <vPortExitCritical>
				return pdPASS;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e098      	b.n	8004e8e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d112      	bne.n	8004d88 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d00b      	beq.n	8004d80 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d6c:	f383 8811 	msr	BASEPRI, r3
 8004d70:	f3bf 8f6f 	isb	sy
 8004d74:	f3bf 8f4f 	dsb	sy
 8004d78:	617b      	str	r3, [r7, #20]
}
 8004d7a:	bf00      	nop
 8004d7c:	bf00      	nop
 8004d7e:	e7fd      	b.n	8004d7c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004d80:	f001 ff9c 	bl	8006cbc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004d84:	2300      	movs	r3, #0
 8004d86:	e082      	b.n	8004e8e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004d88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d106      	bne.n	8004d9c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004d8e:	f107 030c 	add.w	r3, r7, #12
 8004d92:	4618      	mov	r0, r3
 8004d94:	f000 ff80 	bl	8005c98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004d9c:	f001 ff8e 	bl	8006cbc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004da0:	f000 fce8 	bl	8005774 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004da4:	f001 ff58 	bl	8006c58 <vPortEnterCritical>
 8004da8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004daa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004dae:	b25b      	sxtb	r3, r3
 8004db0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004db4:	d103      	bne.n	8004dbe <xQueueSemaphoreTake+0x142>
 8004db6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004db8:	2200      	movs	r2, #0
 8004dba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004dbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dc0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004dc4:	b25b      	sxtb	r3, r3
 8004dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dca:	d103      	bne.n	8004dd4 <xQueueSemaphoreTake+0x158>
 8004dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004dd4:	f001 ff72 	bl	8006cbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004dd8:	463a      	mov	r2, r7
 8004dda:	f107 030c 	add.w	r3, r7, #12
 8004dde:	4611      	mov	r1, r2
 8004de0:	4618      	mov	r0, r3
 8004de2:	f000 ff6f 	bl	8005cc4 <xTaskCheckForTimeOut>
 8004de6:	4603      	mov	r3, r0
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d132      	bne.n	8004e52 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004dec:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004dee:	f000 f9d1 	bl	8005194 <prvIsQueueEmpty>
 8004df2:	4603      	mov	r3, r0
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d026      	beq.n	8004e46 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004df8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d109      	bne.n	8004e14 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8004e00:	f001 ff2a 	bl	8006c58 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	4618      	mov	r0, r3
 8004e0a:	f001 f8d5 	bl	8005fb8 <xTaskPriorityInherit>
 8004e0e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8004e10:	f001 ff54 	bl	8006cbc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004e14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e16:	3324      	adds	r3, #36	@ 0x24
 8004e18:	683a      	ldr	r2, [r7, #0]
 8004e1a:	4611      	mov	r1, r2
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	f000 fe85 	bl	8005b2c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004e22:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004e24:	f000 f964 	bl	80050f0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004e28:	f000 fcb2 	bl	8005790 <xTaskResumeAll>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	f47f af67 	bne.w	8004d02 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8004e34:	4b18      	ldr	r3, [pc, #96]	@ (8004e98 <xQueueSemaphoreTake+0x21c>)
 8004e36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e3a:	601a      	str	r2, [r3, #0]
 8004e3c:	f3bf 8f4f 	dsb	sy
 8004e40:	f3bf 8f6f 	isb	sy
 8004e44:	e75d      	b.n	8004d02 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004e46:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004e48:	f000 f952 	bl	80050f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004e4c:	f000 fca0 	bl	8005790 <xTaskResumeAll>
 8004e50:	e757      	b.n	8004d02 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004e52:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004e54:	f000 f94c 	bl	80050f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004e58:	f000 fc9a 	bl	8005790 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004e5c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004e5e:	f000 f999 	bl	8005194 <prvIsQueueEmpty>
 8004e62:	4603      	mov	r3, r0
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	f43f af4c 	beq.w	8004d02 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d00d      	beq.n	8004e8c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8004e70:	f001 fef2 	bl	8006c58 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004e74:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004e76:	f000 f893 	bl	8004fa0 <prvGetDisinheritPriorityAfterTimeout>
 8004e7a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004e7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004e82:	4618      	mov	r0, r3
 8004e84:	f001 f970 	bl	8006168 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004e88:	f001 ff18 	bl	8006cbc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004e8c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3738      	adds	r7, #56	@ 0x38
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	bf00      	nop
 8004e98:	e000ed04 	.word	0xe000ed04

08004e9c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b08e      	sub	sp, #56	@ 0x38
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	60f8      	str	r0, [r7, #12]
 8004ea4:	60b9      	str	r1, [r7, #8]
 8004ea6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d10b      	bne.n	8004eca <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8004eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eb6:	f383 8811 	msr	BASEPRI, r3
 8004eba:	f3bf 8f6f 	isb	sy
 8004ebe:	f3bf 8f4f 	dsb	sy
 8004ec2:	623b      	str	r3, [r7, #32]
}
 8004ec4:	bf00      	nop
 8004ec6:	bf00      	nop
 8004ec8:	e7fd      	b.n	8004ec6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d103      	bne.n	8004ed8 <xQueueReceiveFromISR+0x3c>
 8004ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d101      	bne.n	8004edc <xQueueReceiveFromISR+0x40>
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e000      	b.n	8004ede <xQueueReceiveFromISR+0x42>
 8004edc:	2300      	movs	r3, #0
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d10b      	bne.n	8004efa <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8004ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ee6:	f383 8811 	msr	BASEPRI, r3
 8004eea:	f3bf 8f6f 	isb	sy
 8004eee:	f3bf 8f4f 	dsb	sy
 8004ef2:	61fb      	str	r3, [r7, #28]
}
 8004ef4:	bf00      	nop
 8004ef6:	bf00      	nop
 8004ef8:	e7fd      	b.n	8004ef6 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004efa:	f001 ff8d 	bl	8006e18 <vPortValidateInterruptPriority>
	__asm volatile
 8004efe:	f3ef 8211 	mrs	r2, BASEPRI
 8004f02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f06:	f383 8811 	msr	BASEPRI, r3
 8004f0a:	f3bf 8f6f 	isb	sy
 8004f0e:	f3bf 8f4f 	dsb	sy
 8004f12:	61ba      	str	r2, [r7, #24]
 8004f14:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004f16:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004f18:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f1e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d02f      	beq.n	8004f86 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f28:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004f2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004f30:	68b9      	ldr	r1, [r7, #8]
 8004f32:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f34:	f000 f8b6 	bl	80050a4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f3a:	1e5a      	subs	r2, r3, #1
 8004f3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f3e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004f40:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f48:	d112      	bne.n	8004f70 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f4c:	691b      	ldr	r3, [r3, #16]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d016      	beq.n	8004f80 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f54:	3310      	adds	r3, #16
 8004f56:	4618      	mov	r0, r3
 8004f58:	f000 fe3a 	bl	8005bd0 <xTaskRemoveFromEventList>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d00e      	beq.n	8004f80 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d00b      	beq.n	8004f80 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	601a      	str	r2, [r3, #0]
 8004f6e:	e007      	b.n	8004f80 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004f70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f74:	3301      	adds	r3, #1
 8004f76:	b2db      	uxtb	r3, r3
 8004f78:	b25a      	sxtb	r2, r3
 8004f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8004f80:	2301      	movs	r3, #1
 8004f82:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f84:	e001      	b.n	8004f8a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8004f86:	2300      	movs	r3, #0
 8004f88:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f8c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	f383 8811 	msr	BASEPRI, r3
}
 8004f94:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004f96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	3738      	adds	r7, #56	@ 0x38
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}

08004fa0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b085      	sub	sp, #20
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d006      	beq.n	8004fbe <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8004fba:	60fb      	str	r3, [r7, #12]
 8004fbc:	e001      	b.n	8004fc2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
	}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3714      	adds	r7, #20
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr

08004fd0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b086      	sub	sp, #24
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	60f8      	str	r0, [r7, #12]
 8004fd8:	60b9      	str	r1, [r7, #8]
 8004fda:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004fdc:	2300      	movs	r3, #0
 8004fde:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fe4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d10d      	bne.n	800500a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d14d      	bne.n	8005092 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f001 f844 	bl	8006088 <xTaskPriorityDisinherit>
 8005000:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2200      	movs	r2, #0
 8005006:	609a      	str	r2, [r3, #8]
 8005008:	e043      	b.n	8005092 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d119      	bne.n	8005044 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	6858      	ldr	r0, [r3, #4]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005018:	461a      	mov	r2, r3
 800501a:	68b9      	ldr	r1, [r7, #8]
 800501c:	f002 fc45 	bl	80078aa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	685a      	ldr	r2, [r3, #4]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005028:	441a      	add	r2, r3
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	685a      	ldr	r2, [r3, #4]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	429a      	cmp	r2, r3
 8005038:	d32b      	bcc.n	8005092 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	605a      	str	r2, [r3, #4]
 8005042:	e026      	b.n	8005092 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	68d8      	ldr	r0, [r3, #12]
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800504c:	461a      	mov	r2, r3
 800504e:	68b9      	ldr	r1, [r7, #8]
 8005050:	f002 fc2b 	bl	80078aa <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	68da      	ldr	r2, [r3, #12]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800505c:	425b      	negs	r3, r3
 800505e:	441a      	add	r2, r3
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	68da      	ldr	r2, [r3, #12]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	429a      	cmp	r2, r3
 800506e:	d207      	bcs.n	8005080 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	689a      	ldr	r2, [r3, #8]
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005078:	425b      	negs	r3, r3
 800507a:	441a      	add	r2, r3
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2b02      	cmp	r3, #2
 8005084:	d105      	bne.n	8005092 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d002      	beq.n	8005092 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	3b01      	subs	r3, #1
 8005090:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	1c5a      	adds	r2, r3, #1
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800509a:	697b      	ldr	r3, [r7, #20]
}
 800509c:	4618      	mov	r0, r3
 800509e:	3718      	adds	r7, #24
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}

080050a4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b082      	sub	sp, #8
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
 80050ac:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d018      	beq.n	80050e8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	68da      	ldr	r2, [r3, #12]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050be:	441a      	add	r2, r3
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	68da      	ldr	r2, [r3, #12]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	429a      	cmp	r2, r3
 80050ce:	d303      	bcc.n	80050d8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681a      	ldr	r2, [r3, #0]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	68d9      	ldr	r1, [r3, #12]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050e0:	461a      	mov	r2, r3
 80050e2:	6838      	ldr	r0, [r7, #0]
 80050e4:	f002 fbe1 	bl	80078aa <memcpy>
	}
}
 80050e8:	bf00      	nop
 80050ea:	3708      	adds	r7, #8
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}

080050f0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b084      	sub	sp, #16
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80050f8:	f001 fdae 	bl	8006c58 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005102:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005104:	e011      	b.n	800512a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800510a:	2b00      	cmp	r3, #0
 800510c:	d012      	beq.n	8005134 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	3324      	adds	r3, #36	@ 0x24
 8005112:	4618      	mov	r0, r3
 8005114:	f000 fd5c 	bl	8005bd0 <xTaskRemoveFromEventList>
 8005118:	4603      	mov	r3, r0
 800511a:	2b00      	cmp	r3, #0
 800511c:	d001      	beq.n	8005122 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800511e:	f000 fe35 	bl	8005d8c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005122:	7bfb      	ldrb	r3, [r7, #15]
 8005124:	3b01      	subs	r3, #1
 8005126:	b2db      	uxtb	r3, r3
 8005128:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800512a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800512e:	2b00      	cmp	r3, #0
 8005130:	dce9      	bgt.n	8005106 <prvUnlockQueue+0x16>
 8005132:	e000      	b.n	8005136 <prvUnlockQueue+0x46>
					break;
 8005134:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	22ff      	movs	r2, #255	@ 0xff
 800513a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800513e:	f001 fdbd 	bl	8006cbc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005142:	f001 fd89 	bl	8006c58 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800514c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800514e:	e011      	b.n	8005174 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	691b      	ldr	r3, [r3, #16]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d012      	beq.n	800517e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	3310      	adds	r3, #16
 800515c:	4618      	mov	r0, r3
 800515e:	f000 fd37 	bl	8005bd0 <xTaskRemoveFromEventList>
 8005162:	4603      	mov	r3, r0
 8005164:	2b00      	cmp	r3, #0
 8005166:	d001      	beq.n	800516c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005168:	f000 fe10 	bl	8005d8c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800516c:	7bbb      	ldrb	r3, [r7, #14]
 800516e:	3b01      	subs	r3, #1
 8005170:	b2db      	uxtb	r3, r3
 8005172:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005174:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005178:	2b00      	cmp	r3, #0
 800517a:	dce9      	bgt.n	8005150 <prvUnlockQueue+0x60>
 800517c:	e000      	b.n	8005180 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800517e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	22ff      	movs	r2, #255	@ 0xff
 8005184:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005188:	f001 fd98 	bl	8006cbc <vPortExitCritical>
}
 800518c:	bf00      	nop
 800518e:	3710      	adds	r7, #16
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}

08005194 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b084      	sub	sp, #16
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800519c:	f001 fd5c 	bl	8006c58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d102      	bne.n	80051ae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80051a8:	2301      	movs	r3, #1
 80051aa:	60fb      	str	r3, [r7, #12]
 80051ac:	e001      	b.n	80051b2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80051ae:	2300      	movs	r3, #0
 80051b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80051b2:	f001 fd83 	bl	8006cbc <vPortExitCritical>

	return xReturn;
 80051b6:	68fb      	ldr	r3, [r7, #12]
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	3710      	adds	r7, #16
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}

080051c0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b084      	sub	sp, #16
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80051c8:	f001 fd46 	bl	8006c58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051d4:	429a      	cmp	r2, r3
 80051d6:	d102      	bne.n	80051de <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80051d8:	2301      	movs	r3, #1
 80051da:	60fb      	str	r3, [r7, #12]
 80051dc:	e001      	b.n	80051e2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80051de:	2300      	movs	r3, #0
 80051e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80051e2:	f001 fd6b 	bl	8006cbc <vPortExitCritical>

	return xReturn;
 80051e6:	68fb      	ldr	r3, [r7, #12]
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3710      	adds	r7, #16
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}

080051f0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80051f0:	b480      	push	{r7}
 80051f2:	b085      	sub	sp, #20
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80051fa:	2300      	movs	r3, #0
 80051fc:	60fb      	str	r3, [r7, #12]
 80051fe:	e014      	b.n	800522a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005200:	4a0f      	ldr	r2, [pc, #60]	@ (8005240 <vQueueAddToRegistry+0x50>)
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d10b      	bne.n	8005224 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800520c:	490c      	ldr	r1, [pc, #48]	@ (8005240 <vQueueAddToRegistry+0x50>)
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	683a      	ldr	r2, [r7, #0]
 8005212:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005216:	4a0a      	ldr	r2, [pc, #40]	@ (8005240 <vQueueAddToRegistry+0x50>)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	00db      	lsls	r3, r3, #3
 800521c:	4413      	add	r3, r2
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005222:	e006      	b.n	8005232 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	3301      	adds	r3, #1
 8005228:	60fb      	str	r3, [r7, #12]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2b07      	cmp	r3, #7
 800522e:	d9e7      	bls.n	8005200 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005230:	bf00      	nop
 8005232:	bf00      	nop
 8005234:	3714      	adds	r7, #20
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr
 800523e:	bf00      	nop
 8005240:	2000098c 	.word	0x2000098c

08005244 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005244:	b580      	push	{r7, lr}
 8005246:	b086      	sub	sp, #24
 8005248:	af00      	add	r7, sp, #0
 800524a:	60f8      	str	r0, [r7, #12]
 800524c:	60b9      	str	r1, [r7, #8]
 800524e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005254:	f001 fd00 	bl	8006c58 <vPortEnterCritical>
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800525e:	b25b      	sxtb	r3, r3
 8005260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005264:	d103      	bne.n	800526e <vQueueWaitForMessageRestricted+0x2a>
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	2200      	movs	r2, #0
 800526a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005274:	b25b      	sxtb	r3, r3
 8005276:	f1b3 3fff 	cmp.w	r3, #4294967295
 800527a:	d103      	bne.n	8005284 <vQueueWaitForMessageRestricted+0x40>
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	2200      	movs	r2, #0
 8005280:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005284:	f001 fd1a 	bl	8006cbc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800528c:	2b00      	cmp	r3, #0
 800528e:	d106      	bne.n	800529e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	3324      	adds	r3, #36	@ 0x24
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	68b9      	ldr	r1, [r7, #8]
 8005298:	4618      	mov	r0, r3
 800529a:	f000 fc6d 	bl	8005b78 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800529e:	6978      	ldr	r0, [r7, #20]
 80052a0:	f7ff ff26 	bl	80050f0 <prvUnlockQueue>
	}
 80052a4:	bf00      	nop
 80052a6:	3718      	adds	r7, #24
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}

080052ac <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b08e      	sub	sp, #56	@ 0x38
 80052b0:	af04      	add	r7, sp, #16
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	60b9      	str	r1, [r7, #8]
 80052b6:	607a      	str	r2, [r7, #4]
 80052b8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80052ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d10b      	bne.n	80052d8 <xTaskCreateStatic+0x2c>
	__asm volatile
 80052c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052c4:	f383 8811 	msr	BASEPRI, r3
 80052c8:	f3bf 8f6f 	isb	sy
 80052cc:	f3bf 8f4f 	dsb	sy
 80052d0:	623b      	str	r3, [r7, #32]
}
 80052d2:	bf00      	nop
 80052d4:	bf00      	nop
 80052d6:	e7fd      	b.n	80052d4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80052d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d10b      	bne.n	80052f6 <xTaskCreateStatic+0x4a>
	__asm volatile
 80052de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052e2:	f383 8811 	msr	BASEPRI, r3
 80052e6:	f3bf 8f6f 	isb	sy
 80052ea:	f3bf 8f4f 	dsb	sy
 80052ee:	61fb      	str	r3, [r7, #28]
}
 80052f0:	bf00      	nop
 80052f2:	bf00      	nop
 80052f4:	e7fd      	b.n	80052f2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80052f6:	23a8      	movs	r3, #168	@ 0xa8
 80052f8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	2ba8      	cmp	r3, #168	@ 0xa8
 80052fe:	d00b      	beq.n	8005318 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005304:	f383 8811 	msr	BASEPRI, r3
 8005308:	f3bf 8f6f 	isb	sy
 800530c:	f3bf 8f4f 	dsb	sy
 8005310:	61bb      	str	r3, [r7, #24]
}
 8005312:	bf00      	nop
 8005314:	bf00      	nop
 8005316:	e7fd      	b.n	8005314 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005318:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800531a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800531c:	2b00      	cmp	r3, #0
 800531e:	d01e      	beq.n	800535e <xTaskCreateStatic+0xb2>
 8005320:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005322:	2b00      	cmp	r3, #0
 8005324:	d01b      	beq.n	800535e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005328:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800532a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800532c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800532e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005332:	2202      	movs	r2, #2
 8005334:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005338:	2300      	movs	r3, #0
 800533a:	9303      	str	r3, [sp, #12]
 800533c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800533e:	9302      	str	r3, [sp, #8]
 8005340:	f107 0314 	add.w	r3, r7, #20
 8005344:	9301      	str	r3, [sp, #4]
 8005346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005348:	9300      	str	r3, [sp, #0]
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	687a      	ldr	r2, [r7, #4]
 800534e:	68b9      	ldr	r1, [r7, #8]
 8005350:	68f8      	ldr	r0, [r7, #12]
 8005352:	f000 f851 	bl	80053f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005356:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005358:	f000 f8f6 	bl	8005548 <prvAddNewTaskToReadyList>
 800535c:	e001      	b.n	8005362 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800535e:	2300      	movs	r3, #0
 8005360:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005362:	697b      	ldr	r3, [r7, #20]
	}
 8005364:	4618      	mov	r0, r3
 8005366:	3728      	adds	r7, #40	@ 0x28
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800536c:	b580      	push	{r7, lr}
 800536e:	b08c      	sub	sp, #48	@ 0x30
 8005370:	af04      	add	r7, sp, #16
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	60b9      	str	r1, [r7, #8]
 8005376:	603b      	str	r3, [r7, #0]
 8005378:	4613      	mov	r3, r2
 800537a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800537c:	88fb      	ldrh	r3, [r7, #6]
 800537e:	009b      	lsls	r3, r3, #2
 8005380:	4618      	mov	r0, r3
 8005382:	f001 fd8b 	bl	8006e9c <pvPortMalloc>
 8005386:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d00e      	beq.n	80053ac <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800538e:	20a8      	movs	r0, #168	@ 0xa8
 8005390:	f001 fd84 	bl	8006e9c <pvPortMalloc>
 8005394:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005396:	69fb      	ldr	r3, [r7, #28]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d003      	beq.n	80053a4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800539c:	69fb      	ldr	r3, [r7, #28]
 800539e:	697a      	ldr	r2, [r7, #20]
 80053a0:	631a      	str	r2, [r3, #48]	@ 0x30
 80053a2:	e005      	b.n	80053b0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80053a4:	6978      	ldr	r0, [r7, #20]
 80053a6:	f001 fe47 	bl	8007038 <vPortFree>
 80053aa:	e001      	b.n	80053b0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80053ac:	2300      	movs	r3, #0
 80053ae:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d017      	beq.n	80053e6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80053b6:	69fb      	ldr	r3, [r7, #28]
 80053b8:	2200      	movs	r2, #0
 80053ba:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80053be:	88fa      	ldrh	r2, [r7, #6]
 80053c0:	2300      	movs	r3, #0
 80053c2:	9303      	str	r3, [sp, #12]
 80053c4:	69fb      	ldr	r3, [r7, #28]
 80053c6:	9302      	str	r3, [sp, #8]
 80053c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053ca:	9301      	str	r3, [sp, #4]
 80053cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ce:	9300      	str	r3, [sp, #0]
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	68b9      	ldr	r1, [r7, #8]
 80053d4:	68f8      	ldr	r0, [r7, #12]
 80053d6:	f000 f80f 	bl	80053f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80053da:	69f8      	ldr	r0, [r7, #28]
 80053dc:	f000 f8b4 	bl	8005548 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80053e0:	2301      	movs	r3, #1
 80053e2:	61bb      	str	r3, [r7, #24]
 80053e4:	e002      	b.n	80053ec <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80053e6:	f04f 33ff 	mov.w	r3, #4294967295
 80053ea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80053ec:	69bb      	ldr	r3, [r7, #24]
	}
 80053ee:	4618      	mov	r0, r3
 80053f0:	3720      	adds	r7, #32
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}
	...

080053f8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b088      	sub	sp, #32
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	60f8      	str	r0, [r7, #12]
 8005400:	60b9      	str	r1, [r7, #8]
 8005402:	607a      	str	r2, [r7, #4]
 8005404:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005408:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	009b      	lsls	r3, r3, #2
 800540e:	461a      	mov	r2, r3
 8005410:	21a5      	movs	r1, #165	@ 0xa5
 8005412:	f002 f971 	bl	80076f8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005418:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005420:	3b01      	subs	r3, #1
 8005422:	009b      	lsls	r3, r3, #2
 8005424:	4413      	add	r3, r2
 8005426:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005428:	69bb      	ldr	r3, [r7, #24]
 800542a:	f023 0307 	bic.w	r3, r3, #7
 800542e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005430:	69bb      	ldr	r3, [r7, #24]
 8005432:	f003 0307 	and.w	r3, r3, #7
 8005436:	2b00      	cmp	r3, #0
 8005438:	d00b      	beq.n	8005452 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800543a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800543e:	f383 8811 	msr	BASEPRI, r3
 8005442:	f3bf 8f6f 	isb	sy
 8005446:	f3bf 8f4f 	dsb	sy
 800544a:	617b      	str	r3, [r7, #20]
}
 800544c:	bf00      	nop
 800544e:	bf00      	nop
 8005450:	e7fd      	b.n	800544e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d01f      	beq.n	8005498 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005458:	2300      	movs	r3, #0
 800545a:	61fb      	str	r3, [r7, #28]
 800545c:	e012      	b.n	8005484 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800545e:	68ba      	ldr	r2, [r7, #8]
 8005460:	69fb      	ldr	r3, [r7, #28]
 8005462:	4413      	add	r3, r2
 8005464:	7819      	ldrb	r1, [r3, #0]
 8005466:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005468:	69fb      	ldr	r3, [r7, #28]
 800546a:	4413      	add	r3, r2
 800546c:	3334      	adds	r3, #52	@ 0x34
 800546e:	460a      	mov	r2, r1
 8005470:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005472:	68ba      	ldr	r2, [r7, #8]
 8005474:	69fb      	ldr	r3, [r7, #28]
 8005476:	4413      	add	r3, r2
 8005478:	781b      	ldrb	r3, [r3, #0]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d006      	beq.n	800548c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800547e:	69fb      	ldr	r3, [r7, #28]
 8005480:	3301      	adds	r3, #1
 8005482:	61fb      	str	r3, [r7, #28]
 8005484:	69fb      	ldr	r3, [r7, #28]
 8005486:	2b0f      	cmp	r3, #15
 8005488:	d9e9      	bls.n	800545e <prvInitialiseNewTask+0x66>
 800548a:	e000      	b.n	800548e <prvInitialiseNewTask+0x96>
			{
				break;
 800548c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800548e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005490:	2200      	movs	r2, #0
 8005492:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005496:	e003      	b.n	80054a0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800549a:	2200      	movs	r2, #0
 800549c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80054a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054a2:	2b37      	cmp	r3, #55	@ 0x37
 80054a4:	d901      	bls.n	80054aa <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80054a6:	2337      	movs	r3, #55	@ 0x37
 80054a8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80054aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054ae:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80054b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054b4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80054b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b8:	2200      	movs	r2, #0
 80054ba:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80054bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054be:	3304      	adds	r3, #4
 80054c0:	4618      	mov	r0, r3
 80054c2:	f7fe fec7 	bl	8004254 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80054c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c8:	3318      	adds	r3, #24
 80054ca:	4618      	mov	r0, r3
 80054cc:	f7fe fec2 	bl	8004254 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80054d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054d4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054d8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80054dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054de:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80054e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054e4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80054e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e8:	2200      	movs	r2, #0
 80054ea:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80054ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f0:	2200      	movs	r2, #0
 80054f2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80054f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f8:	3354      	adds	r3, #84	@ 0x54
 80054fa:	224c      	movs	r2, #76	@ 0x4c
 80054fc:	2100      	movs	r1, #0
 80054fe:	4618      	mov	r0, r3
 8005500:	f002 f8fa 	bl	80076f8 <memset>
 8005504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005506:	4a0d      	ldr	r2, [pc, #52]	@ (800553c <prvInitialiseNewTask+0x144>)
 8005508:	659a      	str	r2, [r3, #88]	@ 0x58
 800550a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800550c:	4a0c      	ldr	r2, [pc, #48]	@ (8005540 <prvInitialiseNewTask+0x148>)
 800550e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005512:	4a0c      	ldr	r2, [pc, #48]	@ (8005544 <prvInitialiseNewTask+0x14c>)
 8005514:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005516:	683a      	ldr	r2, [r7, #0]
 8005518:	68f9      	ldr	r1, [r7, #12]
 800551a:	69b8      	ldr	r0, [r7, #24]
 800551c:	f001 fa6a 	bl	80069f4 <pxPortInitialiseStack>
 8005520:	4602      	mov	r2, r0
 8005522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005524:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005528:	2b00      	cmp	r3, #0
 800552a:	d002      	beq.n	8005532 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800552c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800552e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005530:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005532:	bf00      	nop
 8005534:	3720      	adds	r7, #32
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
 800553a:	bf00      	nop
 800553c:	20004c20 	.word	0x20004c20
 8005540:	20004c88 	.word	0x20004c88
 8005544:	20004cf0 	.word	0x20004cf0

08005548 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b082      	sub	sp, #8
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005550:	f001 fb82 	bl	8006c58 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005554:	4b2d      	ldr	r3, [pc, #180]	@ (800560c <prvAddNewTaskToReadyList+0xc4>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	3301      	adds	r3, #1
 800555a:	4a2c      	ldr	r2, [pc, #176]	@ (800560c <prvAddNewTaskToReadyList+0xc4>)
 800555c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800555e:	4b2c      	ldr	r3, [pc, #176]	@ (8005610 <prvAddNewTaskToReadyList+0xc8>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d109      	bne.n	800557a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005566:	4a2a      	ldr	r2, [pc, #168]	@ (8005610 <prvAddNewTaskToReadyList+0xc8>)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800556c:	4b27      	ldr	r3, [pc, #156]	@ (800560c <prvAddNewTaskToReadyList+0xc4>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	2b01      	cmp	r3, #1
 8005572:	d110      	bne.n	8005596 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005574:	f000 fc2e 	bl	8005dd4 <prvInitialiseTaskLists>
 8005578:	e00d      	b.n	8005596 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800557a:	4b26      	ldr	r3, [pc, #152]	@ (8005614 <prvAddNewTaskToReadyList+0xcc>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d109      	bne.n	8005596 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005582:	4b23      	ldr	r3, [pc, #140]	@ (8005610 <prvAddNewTaskToReadyList+0xc8>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800558c:	429a      	cmp	r2, r3
 800558e:	d802      	bhi.n	8005596 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005590:	4a1f      	ldr	r2, [pc, #124]	@ (8005610 <prvAddNewTaskToReadyList+0xc8>)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005596:	4b20      	ldr	r3, [pc, #128]	@ (8005618 <prvAddNewTaskToReadyList+0xd0>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	3301      	adds	r3, #1
 800559c:	4a1e      	ldr	r2, [pc, #120]	@ (8005618 <prvAddNewTaskToReadyList+0xd0>)
 800559e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80055a0:	4b1d      	ldr	r3, [pc, #116]	@ (8005618 <prvAddNewTaskToReadyList+0xd0>)
 80055a2:	681a      	ldr	r2, [r3, #0]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055ac:	4b1b      	ldr	r3, [pc, #108]	@ (800561c <prvAddNewTaskToReadyList+0xd4>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d903      	bls.n	80055bc <prvAddNewTaskToReadyList+0x74>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055b8:	4a18      	ldr	r2, [pc, #96]	@ (800561c <prvAddNewTaskToReadyList+0xd4>)
 80055ba:	6013      	str	r3, [r2, #0]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055c0:	4613      	mov	r3, r2
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	4413      	add	r3, r2
 80055c6:	009b      	lsls	r3, r3, #2
 80055c8:	4a15      	ldr	r2, [pc, #84]	@ (8005620 <prvAddNewTaskToReadyList+0xd8>)
 80055ca:	441a      	add	r2, r3
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	3304      	adds	r3, #4
 80055d0:	4619      	mov	r1, r3
 80055d2:	4610      	mov	r0, r2
 80055d4:	f7fe fe4b 	bl	800426e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80055d8:	f001 fb70 	bl	8006cbc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80055dc:	4b0d      	ldr	r3, [pc, #52]	@ (8005614 <prvAddNewTaskToReadyList+0xcc>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d00e      	beq.n	8005602 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80055e4:	4b0a      	ldr	r3, [pc, #40]	@ (8005610 <prvAddNewTaskToReadyList+0xc8>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ee:	429a      	cmp	r2, r3
 80055f0:	d207      	bcs.n	8005602 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80055f2:	4b0c      	ldr	r3, [pc, #48]	@ (8005624 <prvAddNewTaskToReadyList+0xdc>)
 80055f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055f8:	601a      	str	r2, [r3, #0]
 80055fa:	f3bf 8f4f 	dsb	sy
 80055fe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005602:	bf00      	nop
 8005604:	3708      	adds	r7, #8
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}
 800560a:	bf00      	nop
 800560c:	20000ea0 	.word	0x20000ea0
 8005610:	200009cc 	.word	0x200009cc
 8005614:	20000eac 	.word	0x20000eac
 8005618:	20000ebc 	.word	0x20000ebc
 800561c:	20000ea8 	.word	0x20000ea8
 8005620:	200009d0 	.word	0x200009d0
 8005624:	e000ed04 	.word	0xe000ed04

08005628 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005628:	b580      	push	{r7, lr}
 800562a:	b084      	sub	sp, #16
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005630:	2300      	movs	r3, #0
 8005632:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d018      	beq.n	800566c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800563a:	4b14      	ldr	r3, [pc, #80]	@ (800568c <vTaskDelay+0x64>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d00b      	beq.n	800565a <vTaskDelay+0x32>
	__asm volatile
 8005642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005646:	f383 8811 	msr	BASEPRI, r3
 800564a:	f3bf 8f6f 	isb	sy
 800564e:	f3bf 8f4f 	dsb	sy
 8005652:	60bb      	str	r3, [r7, #8]
}
 8005654:	bf00      	nop
 8005656:	bf00      	nop
 8005658:	e7fd      	b.n	8005656 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800565a:	f000 f88b 	bl	8005774 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800565e:	2100      	movs	r1, #0
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f000 fe19 	bl	8006298 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005666:	f000 f893 	bl	8005790 <xTaskResumeAll>
 800566a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d107      	bne.n	8005682 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005672:	4b07      	ldr	r3, [pc, #28]	@ (8005690 <vTaskDelay+0x68>)
 8005674:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005678:	601a      	str	r2, [r3, #0]
 800567a:	f3bf 8f4f 	dsb	sy
 800567e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005682:	bf00      	nop
 8005684:	3710      	adds	r7, #16
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}
 800568a:	bf00      	nop
 800568c:	20000ec8 	.word	0x20000ec8
 8005690:	e000ed04 	.word	0xe000ed04

08005694 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b08a      	sub	sp, #40	@ 0x28
 8005698:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800569a:	2300      	movs	r3, #0
 800569c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800569e:	2300      	movs	r3, #0
 80056a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80056a2:	463a      	mov	r2, r7
 80056a4:	1d39      	adds	r1, r7, #4
 80056a6:	f107 0308 	add.w	r3, r7, #8
 80056aa:	4618      	mov	r0, r3
 80056ac:	f7fe fd7e 	bl	80041ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80056b0:	6839      	ldr	r1, [r7, #0]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	68ba      	ldr	r2, [r7, #8]
 80056b6:	9202      	str	r2, [sp, #8]
 80056b8:	9301      	str	r3, [sp, #4]
 80056ba:	2300      	movs	r3, #0
 80056bc:	9300      	str	r3, [sp, #0]
 80056be:	2300      	movs	r3, #0
 80056c0:	460a      	mov	r2, r1
 80056c2:	4924      	ldr	r1, [pc, #144]	@ (8005754 <vTaskStartScheduler+0xc0>)
 80056c4:	4824      	ldr	r0, [pc, #144]	@ (8005758 <vTaskStartScheduler+0xc4>)
 80056c6:	f7ff fdf1 	bl	80052ac <xTaskCreateStatic>
 80056ca:	4603      	mov	r3, r0
 80056cc:	4a23      	ldr	r2, [pc, #140]	@ (800575c <vTaskStartScheduler+0xc8>)
 80056ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80056d0:	4b22      	ldr	r3, [pc, #136]	@ (800575c <vTaskStartScheduler+0xc8>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d002      	beq.n	80056de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80056d8:	2301      	movs	r3, #1
 80056da:	617b      	str	r3, [r7, #20]
 80056dc:	e001      	b.n	80056e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80056de:	2300      	movs	r3, #0
 80056e0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d102      	bne.n	80056ee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80056e8:	f000 fe2a 	bl	8006340 <xTimerCreateTimerTask>
 80056ec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	2b01      	cmp	r3, #1
 80056f2:	d11b      	bne.n	800572c <vTaskStartScheduler+0x98>
	__asm volatile
 80056f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056f8:	f383 8811 	msr	BASEPRI, r3
 80056fc:	f3bf 8f6f 	isb	sy
 8005700:	f3bf 8f4f 	dsb	sy
 8005704:	613b      	str	r3, [r7, #16]
}
 8005706:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005708:	4b15      	ldr	r3, [pc, #84]	@ (8005760 <vTaskStartScheduler+0xcc>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	3354      	adds	r3, #84	@ 0x54
 800570e:	4a15      	ldr	r2, [pc, #84]	@ (8005764 <vTaskStartScheduler+0xd0>)
 8005710:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005712:	4b15      	ldr	r3, [pc, #84]	@ (8005768 <vTaskStartScheduler+0xd4>)
 8005714:	f04f 32ff 	mov.w	r2, #4294967295
 8005718:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800571a:	4b14      	ldr	r3, [pc, #80]	@ (800576c <vTaskStartScheduler+0xd8>)
 800571c:	2201      	movs	r2, #1
 800571e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005720:	4b13      	ldr	r3, [pc, #76]	@ (8005770 <vTaskStartScheduler+0xdc>)
 8005722:	2200      	movs	r2, #0
 8005724:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005726:	f001 f9f3 	bl	8006b10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800572a:	e00f      	b.n	800574c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005732:	d10b      	bne.n	800574c <vTaskStartScheduler+0xb8>
	__asm volatile
 8005734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005738:	f383 8811 	msr	BASEPRI, r3
 800573c:	f3bf 8f6f 	isb	sy
 8005740:	f3bf 8f4f 	dsb	sy
 8005744:	60fb      	str	r3, [r7, #12]
}
 8005746:	bf00      	nop
 8005748:	bf00      	nop
 800574a:	e7fd      	b.n	8005748 <vTaskStartScheduler+0xb4>
}
 800574c:	bf00      	nop
 800574e:	3718      	adds	r7, #24
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}
 8005754:	08008784 	.word	0x08008784
 8005758:	08005da5 	.word	0x08005da5
 800575c:	20000ec4 	.word	0x20000ec4
 8005760:	200009cc 	.word	0x200009cc
 8005764:	20000020 	.word	0x20000020
 8005768:	20000ec0 	.word	0x20000ec0
 800576c:	20000eac 	.word	0x20000eac
 8005770:	20000ea4 	.word	0x20000ea4

08005774 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005774:	b480      	push	{r7}
 8005776:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005778:	4b04      	ldr	r3, [pc, #16]	@ (800578c <vTaskSuspendAll+0x18>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	3301      	adds	r3, #1
 800577e:	4a03      	ldr	r2, [pc, #12]	@ (800578c <vTaskSuspendAll+0x18>)
 8005780:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005782:	bf00      	nop
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr
 800578c:	20000ec8 	.word	0x20000ec8

08005790 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b084      	sub	sp, #16
 8005794:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005796:	2300      	movs	r3, #0
 8005798:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800579a:	2300      	movs	r3, #0
 800579c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800579e:	4b42      	ldr	r3, [pc, #264]	@ (80058a8 <xTaskResumeAll+0x118>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d10b      	bne.n	80057be <xTaskResumeAll+0x2e>
	__asm volatile
 80057a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057aa:	f383 8811 	msr	BASEPRI, r3
 80057ae:	f3bf 8f6f 	isb	sy
 80057b2:	f3bf 8f4f 	dsb	sy
 80057b6:	603b      	str	r3, [r7, #0]
}
 80057b8:	bf00      	nop
 80057ba:	bf00      	nop
 80057bc:	e7fd      	b.n	80057ba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80057be:	f001 fa4b 	bl	8006c58 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80057c2:	4b39      	ldr	r3, [pc, #228]	@ (80058a8 <xTaskResumeAll+0x118>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	3b01      	subs	r3, #1
 80057c8:	4a37      	ldr	r2, [pc, #220]	@ (80058a8 <xTaskResumeAll+0x118>)
 80057ca:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80057cc:	4b36      	ldr	r3, [pc, #216]	@ (80058a8 <xTaskResumeAll+0x118>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d162      	bne.n	800589a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80057d4:	4b35      	ldr	r3, [pc, #212]	@ (80058ac <xTaskResumeAll+0x11c>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d05e      	beq.n	800589a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80057dc:	e02f      	b.n	800583e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057de:	4b34      	ldr	r3, [pc, #208]	@ (80058b0 <xTaskResumeAll+0x120>)
 80057e0:	68db      	ldr	r3, [r3, #12]
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	3318      	adds	r3, #24
 80057ea:	4618      	mov	r0, r3
 80057ec:	f7fe fd9c 	bl	8004328 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	3304      	adds	r3, #4
 80057f4:	4618      	mov	r0, r3
 80057f6:	f7fe fd97 	bl	8004328 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057fe:	4b2d      	ldr	r3, [pc, #180]	@ (80058b4 <xTaskResumeAll+0x124>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	429a      	cmp	r2, r3
 8005804:	d903      	bls.n	800580e <xTaskResumeAll+0x7e>
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800580a:	4a2a      	ldr	r2, [pc, #168]	@ (80058b4 <xTaskResumeAll+0x124>)
 800580c:	6013      	str	r3, [r2, #0]
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005812:	4613      	mov	r3, r2
 8005814:	009b      	lsls	r3, r3, #2
 8005816:	4413      	add	r3, r2
 8005818:	009b      	lsls	r3, r3, #2
 800581a:	4a27      	ldr	r2, [pc, #156]	@ (80058b8 <xTaskResumeAll+0x128>)
 800581c:	441a      	add	r2, r3
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	3304      	adds	r3, #4
 8005822:	4619      	mov	r1, r3
 8005824:	4610      	mov	r0, r2
 8005826:	f7fe fd22 	bl	800426e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800582e:	4b23      	ldr	r3, [pc, #140]	@ (80058bc <xTaskResumeAll+0x12c>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005834:	429a      	cmp	r2, r3
 8005836:	d302      	bcc.n	800583e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005838:	4b21      	ldr	r3, [pc, #132]	@ (80058c0 <xTaskResumeAll+0x130>)
 800583a:	2201      	movs	r2, #1
 800583c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800583e:	4b1c      	ldr	r3, [pc, #112]	@ (80058b0 <xTaskResumeAll+0x120>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d1cb      	bne.n	80057de <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d001      	beq.n	8005850 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800584c:	f000 fb66 	bl	8005f1c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005850:	4b1c      	ldr	r3, [pc, #112]	@ (80058c4 <xTaskResumeAll+0x134>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d010      	beq.n	800587e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800585c:	f000 f846 	bl	80058ec <xTaskIncrementTick>
 8005860:	4603      	mov	r3, r0
 8005862:	2b00      	cmp	r3, #0
 8005864:	d002      	beq.n	800586c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005866:	4b16      	ldr	r3, [pc, #88]	@ (80058c0 <xTaskResumeAll+0x130>)
 8005868:	2201      	movs	r2, #1
 800586a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	3b01      	subs	r3, #1
 8005870:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d1f1      	bne.n	800585c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005878:	4b12      	ldr	r3, [pc, #72]	@ (80058c4 <xTaskResumeAll+0x134>)
 800587a:	2200      	movs	r2, #0
 800587c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800587e:	4b10      	ldr	r3, [pc, #64]	@ (80058c0 <xTaskResumeAll+0x130>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d009      	beq.n	800589a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005886:	2301      	movs	r3, #1
 8005888:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800588a:	4b0f      	ldr	r3, [pc, #60]	@ (80058c8 <xTaskResumeAll+0x138>)
 800588c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005890:	601a      	str	r2, [r3, #0]
 8005892:	f3bf 8f4f 	dsb	sy
 8005896:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800589a:	f001 fa0f 	bl	8006cbc <vPortExitCritical>

	return xAlreadyYielded;
 800589e:	68bb      	ldr	r3, [r7, #8]
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3710      	adds	r7, #16
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}
 80058a8:	20000ec8 	.word	0x20000ec8
 80058ac:	20000ea0 	.word	0x20000ea0
 80058b0:	20000e60 	.word	0x20000e60
 80058b4:	20000ea8 	.word	0x20000ea8
 80058b8:	200009d0 	.word	0x200009d0
 80058bc:	200009cc 	.word	0x200009cc
 80058c0:	20000eb4 	.word	0x20000eb4
 80058c4:	20000eb0 	.word	0x20000eb0
 80058c8:	e000ed04 	.word	0xe000ed04

080058cc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80058cc:	b480      	push	{r7}
 80058ce:	b083      	sub	sp, #12
 80058d0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80058d2:	4b05      	ldr	r3, [pc, #20]	@ (80058e8 <xTaskGetTickCount+0x1c>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80058d8:	687b      	ldr	r3, [r7, #4]
}
 80058da:	4618      	mov	r0, r3
 80058dc:	370c      	adds	r7, #12
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr
 80058e6:	bf00      	nop
 80058e8:	20000ea4 	.word	0x20000ea4

080058ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b086      	sub	sp, #24
 80058f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80058f2:	2300      	movs	r3, #0
 80058f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80058f6:	4b4f      	ldr	r3, [pc, #316]	@ (8005a34 <xTaskIncrementTick+0x148>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	f040 8090 	bne.w	8005a20 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005900:	4b4d      	ldr	r3, [pc, #308]	@ (8005a38 <xTaskIncrementTick+0x14c>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	3301      	adds	r3, #1
 8005906:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005908:	4a4b      	ldr	r2, [pc, #300]	@ (8005a38 <xTaskIncrementTick+0x14c>)
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d121      	bne.n	8005958 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005914:	4b49      	ldr	r3, [pc, #292]	@ (8005a3c <xTaskIncrementTick+0x150>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d00b      	beq.n	8005936 <xTaskIncrementTick+0x4a>
	__asm volatile
 800591e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005922:	f383 8811 	msr	BASEPRI, r3
 8005926:	f3bf 8f6f 	isb	sy
 800592a:	f3bf 8f4f 	dsb	sy
 800592e:	603b      	str	r3, [r7, #0]
}
 8005930:	bf00      	nop
 8005932:	bf00      	nop
 8005934:	e7fd      	b.n	8005932 <xTaskIncrementTick+0x46>
 8005936:	4b41      	ldr	r3, [pc, #260]	@ (8005a3c <xTaskIncrementTick+0x150>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	60fb      	str	r3, [r7, #12]
 800593c:	4b40      	ldr	r3, [pc, #256]	@ (8005a40 <xTaskIncrementTick+0x154>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4a3e      	ldr	r2, [pc, #248]	@ (8005a3c <xTaskIncrementTick+0x150>)
 8005942:	6013      	str	r3, [r2, #0]
 8005944:	4a3e      	ldr	r2, [pc, #248]	@ (8005a40 <xTaskIncrementTick+0x154>)
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	6013      	str	r3, [r2, #0]
 800594a:	4b3e      	ldr	r3, [pc, #248]	@ (8005a44 <xTaskIncrementTick+0x158>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	3301      	adds	r3, #1
 8005950:	4a3c      	ldr	r2, [pc, #240]	@ (8005a44 <xTaskIncrementTick+0x158>)
 8005952:	6013      	str	r3, [r2, #0]
 8005954:	f000 fae2 	bl	8005f1c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005958:	4b3b      	ldr	r3, [pc, #236]	@ (8005a48 <xTaskIncrementTick+0x15c>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	693a      	ldr	r2, [r7, #16]
 800595e:	429a      	cmp	r2, r3
 8005960:	d349      	bcc.n	80059f6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005962:	4b36      	ldr	r3, [pc, #216]	@ (8005a3c <xTaskIncrementTick+0x150>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d104      	bne.n	8005976 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800596c:	4b36      	ldr	r3, [pc, #216]	@ (8005a48 <xTaskIncrementTick+0x15c>)
 800596e:	f04f 32ff 	mov.w	r2, #4294967295
 8005972:	601a      	str	r2, [r3, #0]
					break;
 8005974:	e03f      	b.n	80059f6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005976:	4b31      	ldr	r3, [pc, #196]	@ (8005a3c <xTaskIncrementTick+0x150>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	68db      	ldr	r3, [r3, #12]
 800597c:	68db      	ldr	r3, [r3, #12]
 800597e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005986:	693a      	ldr	r2, [r7, #16]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	429a      	cmp	r2, r3
 800598c:	d203      	bcs.n	8005996 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800598e:	4a2e      	ldr	r2, [pc, #184]	@ (8005a48 <xTaskIncrementTick+0x15c>)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005994:	e02f      	b.n	80059f6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	3304      	adds	r3, #4
 800599a:	4618      	mov	r0, r3
 800599c:	f7fe fcc4 	bl	8004328 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d004      	beq.n	80059b2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	3318      	adds	r3, #24
 80059ac:	4618      	mov	r0, r3
 80059ae:	f7fe fcbb 	bl	8004328 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059b6:	4b25      	ldr	r3, [pc, #148]	@ (8005a4c <xTaskIncrementTick+0x160>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	429a      	cmp	r2, r3
 80059bc:	d903      	bls.n	80059c6 <xTaskIncrementTick+0xda>
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059c2:	4a22      	ldr	r2, [pc, #136]	@ (8005a4c <xTaskIncrementTick+0x160>)
 80059c4:	6013      	str	r3, [r2, #0]
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059ca:	4613      	mov	r3, r2
 80059cc:	009b      	lsls	r3, r3, #2
 80059ce:	4413      	add	r3, r2
 80059d0:	009b      	lsls	r3, r3, #2
 80059d2:	4a1f      	ldr	r2, [pc, #124]	@ (8005a50 <xTaskIncrementTick+0x164>)
 80059d4:	441a      	add	r2, r3
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	3304      	adds	r3, #4
 80059da:	4619      	mov	r1, r3
 80059dc:	4610      	mov	r0, r2
 80059de:	f7fe fc46 	bl	800426e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059e6:	4b1b      	ldr	r3, [pc, #108]	@ (8005a54 <xTaskIncrementTick+0x168>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d3b8      	bcc.n	8005962 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80059f0:	2301      	movs	r3, #1
 80059f2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80059f4:	e7b5      	b.n	8005962 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80059f6:	4b17      	ldr	r3, [pc, #92]	@ (8005a54 <xTaskIncrementTick+0x168>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059fc:	4914      	ldr	r1, [pc, #80]	@ (8005a50 <xTaskIncrementTick+0x164>)
 80059fe:	4613      	mov	r3, r2
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	4413      	add	r3, r2
 8005a04:	009b      	lsls	r3, r3, #2
 8005a06:	440b      	add	r3, r1
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	2b01      	cmp	r3, #1
 8005a0c:	d901      	bls.n	8005a12 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005a12:	4b11      	ldr	r3, [pc, #68]	@ (8005a58 <xTaskIncrementTick+0x16c>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d007      	beq.n	8005a2a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	617b      	str	r3, [r7, #20]
 8005a1e:	e004      	b.n	8005a2a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005a20:	4b0e      	ldr	r3, [pc, #56]	@ (8005a5c <xTaskIncrementTick+0x170>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	3301      	adds	r3, #1
 8005a26:	4a0d      	ldr	r2, [pc, #52]	@ (8005a5c <xTaskIncrementTick+0x170>)
 8005a28:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005a2a:	697b      	ldr	r3, [r7, #20]
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3718      	adds	r7, #24
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}
 8005a34:	20000ec8 	.word	0x20000ec8
 8005a38:	20000ea4 	.word	0x20000ea4
 8005a3c:	20000e58 	.word	0x20000e58
 8005a40:	20000e5c 	.word	0x20000e5c
 8005a44:	20000eb8 	.word	0x20000eb8
 8005a48:	20000ec0 	.word	0x20000ec0
 8005a4c:	20000ea8 	.word	0x20000ea8
 8005a50:	200009d0 	.word	0x200009d0
 8005a54:	200009cc 	.word	0x200009cc
 8005a58:	20000eb4 	.word	0x20000eb4
 8005a5c:	20000eb0 	.word	0x20000eb0

08005a60 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005a60:	b480      	push	{r7}
 8005a62:	b085      	sub	sp, #20
 8005a64:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005a66:	4b2b      	ldr	r3, [pc, #172]	@ (8005b14 <vTaskSwitchContext+0xb4>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d003      	beq.n	8005a76 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005a6e:	4b2a      	ldr	r3, [pc, #168]	@ (8005b18 <vTaskSwitchContext+0xb8>)
 8005a70:	2201      	movs	r2, #1
 8005a72:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005a74:	e047      	b.n	8005b06 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005a76:	4b28      	ldr	r3, [pc, #160]	@ (8005b18 <vTaskSwitchContext+0xb8>)
 8005a78:	2200      	movs	r2, #0
 8005a7a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a7c:	4b27      	ldr	r3, [pc, #156]	@ (8005b1c <vTaskSwitchContext+0xbc>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	60fb      	str	r3, [r7, #12]
 8005a82:	e011      	b.n	8005aa8 <vTaskSwitchContext+0x48>
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d10b      	bne.n	8005aa2 <vTaskSwitchContext+0x42>
	__asm volatile
 8005a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a8e:	f383 8811 	msr	BASEPRI, r3
 8005a92:	f3bf 8f6f 	isb	sy
 8005a96:	f3bf 8f4f 	dsb	sy
 8005a9a:	607b      	str	r3, [r7, #4]
}
 8005a9c:	bf00      	nop
 8005a9e:	bf00      	nop
 8005aa0:	e7fd      	b.n	8005a9e <vTaskSwitchContext+0x3e>
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	3b01      	subs	r3, #1
 8005aa6:	60fb      	str	r3, [r7, #12]
 8005aa8:	491d      	ldr	r1, [pc, #116]	@ (8005b20 <vTaskSwitchContext+0xc0>)
 8005aaa:	68fa      	ldr	r2, [r7, #12]
 8005aac:	4613      	mov	r3, r2
 8005aae:	009b      	lsls	r3, r3, #2
 8005ab0:	4413      	add	r3, r2
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	440b      	add	r3, r1
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d0e3      	beq.n	8005a84 <vTaskSwitchContext+0x24>
 8005abc:	68fa      	ldr	r2, [r7, #12]
 8005abe:	4613      	mov	r3, r2
 8005ac0:	009b      	lsls	r3, r3, #2
 8005ac2:	4413      	add	r3, r2
 8005ac4:	009b      	lsls	r3, r3, #2
 8005ac6:	4a16      	ldr	r2, [pc, #88]	@ (8005b20 <vTaskSwitchContext+0xc0>)
 8005ac8:	4413      	add	r3, r2
 8005aca:	60bb      	str	r3, [r7, #8]
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	685a      	ldr	r2, [r3, #4]
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	605a      	str	r2, [r3, #4]
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	685a      	ldr	r2, [r3, #4]
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	3308      	adds	r3, #8
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	d104      	bne.n	8005aec <vTaskSwitchContext+0x8c>
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	685a      	ldr	r2, [r3, #4]
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	605a      	str	r2, [r3, #4]
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	68db      	ldr	r3, [r3, #12]
 8005af2:	4a0c      	ldr	r2, [pc, #48]	@ (8005b24 <vTaskSwitchContext+0xc4>)
 8005af4:	6013      	str	r3, [r2, #0]
 8005af6:	4a09      	ldr	r2, [pc, #36]	@ (8005b1c <vTaskSwitchContext+0xbc>)
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005afc:	4b09      	ldr	r3, [pc, #36]	@ (8005b24 <vTaskSwitchContext+0xc4>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	3354      	adds	r3, #84	@ 0x54
 8005b02:	4a09      	ldr	r2, [pc, #36]	@ (8005b28 <vTaskSwitchContext+0xc8>)
 8005b04:	6013      	str	r3, [r2, #0]
}
 8005b06:	bf00      	nop
 8005b08:	3714      	adds	r7, #20
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b10:	4770      	bx	lr
 8005b12:	bf00      	nop
 8005b14:	20000ec8 	.word	0x20000ec8
 8005b18:	20000eb4 	.word	0x20000eb4
 8005b1c:	20000ea8 	.word	0x20000ea8
 8005b20:	200009d0 	.word	0x200009d0
 8005b24:	200009cc 	.word	0x200009cc
 8005b28:	20000020 	.word	0x20000020

08005b2c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
 8005b34:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d10b      	bne.n	8005b54 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b40:	f383 8811 	msr	BASEPRI, r3
 8005b44:	f3bf 8f6f 	isb	sy
 8005b48:	f3bf 8f4f 	dsb	sy
 8005b4c:	60fb      	str	r3, [r7, #12]
}
 8005b4e:	bf00      	nop
 8005b50:	bf00      	nop
 8005b52:	e7fd      	b.n	8005b50 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005b54:	4b07      	ldr	r3, [pc, #28]	@ (8005b74 <vTaskPlaceOnEventList+0x48>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	3318      	adds	r3, #24
 8005b5a:	4619      	mov	r1, r3
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f7fe fbaa 	bl	80042b6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005b62:	2101      	movs	r1, #1
 8005b64:	6838      	ldr	r0, [r7, #0]
 8005b66:	f000 fb97 	bl	8006298 <prvAddCurrentTaskToDelayedList>
}
 8005b6a:	bf00      	nop
 8005b6c:	3710      	adds	r7, #16
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
 8005b72:	bf00      	nop
 8005b74:	200009cc 	.word	0x200009cc

08005b78 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b086      	sub	sp, #24
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d10b      	bne.n	8005ba2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b8e:	f383 8811 	msr	BASEPRI, r3
 8005b92:	f3bf 8f6f 	isb	sy
 8005b96:	f3bf 8f4f 	dsb	sy
 8005b9a:	617b      	str	r3, [r7, #20]
}
 8005b9c:	bf00      	nop
 8005b9e:	bf00      	nop
 8005ba0:	e7fd      	b.n	8005b9e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005ba2:	4b0a      	ldr	r3, [pc, #40]	@ (8005bcc <vTaskPlaceOnEventListRestricted+0x54>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	3318      	adds	r3, #24
 8005ba8:	4619      	mov	r1, r3
 8005baa:	68f8      	ldr	r0, [r7, #12]
 8005bac:	f7fe fb5f 	bl	800426e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d002      	beq.n	8005bbc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8005bba:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005bbc:	6879      	ldr	r1, [r7, #4]
 8005bbe:	68b8      	ldr	r0, [r7, #8]
 8005bc0:	f000 fb6a 	bl	8006298 <prvAddCurrentTaskToDelayedList>
	}
 8005bc4:	bf00      	nop
 8005bc6:	3718      	adds	r7, #24
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}
 8005bcc:	200009cc 	.word	0x200009cc

08005bd0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b086      	sub	sp, #24
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	68db      	ldr	r3, [r3, #12]
 8005bdc:	68db      	ldr	r3, [r3, #12]
 8005bde:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d10b      	bne.n	8005bfe <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bea:	f383 8811 	msr	BASEPRI, r3
 8005bee:	f3bf 8f6f 	isb	sy
 8005bf2:	f3bf 8f4f 	dsb	sy
 8005bf6:	60fb      	str	r3, [r7, #12]
}
 8005bf8:	bf00      	nop
 8005bfa:	bf00      	nop
 8005bfc:	e7fd      	b.n	8005bfa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	3318      	adds	r3, #24
 8005c02:	4618      	mov	r0, r3
 8005c04:	f7fe fb90 	bl	8004328 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c08:	4b1d      	ldr	r3, [pc, #116]	@ (8005c80 <xTaskRemoveFromEventList+0xb0>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d11d      	bne.n	8005c4c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	3304      	adds	r3, #4
 8005c14:	4618      	mov	r0, r3
 8005c16:	f7fe fb87 	bl	8004328 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c1e:	4b19      	ldr	r3, [pc, #100]	@ (8005c84 <xTaskRemoveFromEventList+0xb4>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d903      	bls.n	8005c2e <xTaskRemoveFromEventList+0x5e>
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c2a:	4a16      	ldr	r2, [pc, #88]	@ (8005c84 <xTaskRemoveFromEventList+0xb4>)
 8005c2c:	6013      	str	r3, [r2, #0]
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c32:	4613      	mov	r3, r2
 8005c34:	009b      	lsls	r3, r3, #2
 8005c36:	4413      	add	r3, r2
 8005c38:	009b      	lsls	r3, r3, #2
 8005c3a:	4a13      	ldr	r2, [pc, #76]	@ (8005c88 <xTaskRemoveFromEventList+0xb8>)
 8005c3c:	441a      	add	r2, r3
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	3304      	adds	r3, #4
 8005c42:	4619      	mov	r1, r3
 8005c44:	4610      	mov	r0, r2
 8005c46:	f7fe fb12 	bl	800426e <vListInsertEnd>
 8005c4a:	e005      	b.n	8005c58 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	3318      	adds	r3, #24
 8005c50:	4619      	mov	r1, r3
 8005c52:	480e      	ldr	r0, [pc, #56]	@ (8005c8c <xTaskRemoveFromEventList+0xbc>)
 8005c54:	f7fe fb0b 	bl	800426e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8005c90 <xTaskRemoveFromEventList+0xc0>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c62:	429a      	cmp	r2, r3
 8005c64:	d905      	bls.n	8005c72 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005c66:	2301      	movs	r3, #1
 8005c68:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005c6a:	4b0a      	ldr	r3, [pc, #40]	@ (8005c94 <xTaskRemoveFromEventList+0xc4>)
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	601a      	str	r2, [r3, #0]
 8005c70:	e001      	b.n	8005c76 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005c72:	2300      	movs	r3, #0
 8005c74:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005c76:	697b      	ldr	r3, [r7, #20]
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	3718      	adds	r7, #24
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	bd80      	pop	{r7, pc}
 8005c80:	20000ec8 	.word	0x20000ec8
 8005c84:	20000ea8 	.word	0x20000ea8
 8005c88:	200009d0 	.word	0x200009d0
 8005c8c:	20000e60 	.word	0x20000e60
 8005c90:	200009cc 	.word	0x200009cc
 8005c94:	20000eb4 	.word	0x20000eb4

08005c98 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b083      	sub	sp, #12
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005ca0:	4b06      	ldr	r3, [pc, #24]	@ (8005cbc <vTaskInternalSetTimeOutState+0x24>)
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005ca8:	4b05      	ldr	r3, [pc, #20]	@ (8005cc0 <vTaskInternalSetTimeOutState+0x28>)
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	605a      	str	r2, [r3, #4]
}
 8005cb0:	bf00      	nop
 8005cb2:	370c      	adds	r7, #12
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr
 8005cbc:	20000eb8 	.word	0x20000eb8
 8005cc0:	20000ea4 	.word	0x20000ea4

08005cc4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b088      	sub	sp, #32
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d10b      	bne.n	8005cec <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005cd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cd8:	f383 8811 	msr	BASEPRI, r3
 8005cdc:	f3bf 8f6f 	isb	sy
 8005ce0:	f3bf 8f4f 	dsb	sy
 8005ce4:	613b      	str	r3, [r7, #16]
}
 8005ce6:	bf00      	nop
 8005ce8:	bf00      	nop
 8005cea:	e7fd      	b.n	8005ce8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d10b      	bne.n	8005d0a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cf6:	f383 8811 	msr	BASEPRI, r3
 8005cfa:	f3bf 8f6f 	isb	sy
 8005cfe:	f3bf 8f4f 	dsb	sy
 8005d02:	60fb      	str	r3, [r7, #12]
}
 8005d04:	bf00      	nop
 8005d06:	bf00      	nop
 8005d08:	e7fd      	b.n	8005d06 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005d0a:	f000 ffa5 	bl	8006c58 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005d0e:	4b1d      	ldr	r3, [pc, #116]	@ (8005d84 <xTaskCheckForTimeOut+0xc0>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	69ba      	ldr	r2, [r7, #24]
 8005d1a:	1ad3      	subs	r3, r2, r3
 8005d1c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d26:	d102      	bne.n	8005d2e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	61fb      	str	r3, [r7, #28]
 8005d2c:	e023      	b.n	8005d76 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	4b15      	ldr	r3, [pc, #84]	@ (8005d88 <xTaskCheckForTimeOut+0xc4>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	429a      	cmp	r2, r3
 8005d38:	d007      	beq.n	8005d4a <xTaskCheckForTimeOut+0x86>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	685b      	ldr	r3, [r3, #4]
 8005d3e:	69ba      	ldr	r2, [r7, #24]
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d302      	bcc.n	8005d4a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005d44:	2301      	movs	r3, #1
 8005d46:	61fb      	str	r3, [r7, #28]
 8005d48:	e015      	b.n	8005d76 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	697a      	ldr	r2, [r7, #20]
 8005d50:	429a      	cmp	r2, r3
 8005d52:	d20b      	bcs.n	8005d6c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	681a      	ldr	r2, [r3, #0]
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	1ad2      	subs	r2, r2, r3
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005d60:	6878      	ldr	r0, [r7, #4]
 8005d62:	f7ff ff99 	bl	8005c98 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005d66:	2300      	movs	r3, #0
 8005d68:	61fb      	str	r3, [r7, #28]
 8005d6a:	e004      	b.n	8005d76 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005d72:	2301      	movs	r3, #1
 8005d74:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005d76:	f000 ffa1 	bl	8006cbc <vPortExitCritical>

	return xReturn;
 8005d7a:	69fb      	ldr	r3, [r7, #28]
}
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	3720      	adds	r7, #32
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bd80      	pop	{r7, pc}
 8005d84:	20000ea4 	.word	0x20000ea4
 8005d88:	20000eb8 	.word	0x20000eb8

08005d8c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005d90:	4b03      	ldr	r3, [pc, #12]	@ (8005da0 <vTaskMissedYield+0x14>)
 8005d92:	2201      	movs	r2, #1
 8005d94:	601a      	str	r2, [r3, #0]
}
 8005d96:	bf00      	nop
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9e:	4770      	bx	lr
 8005da0:	20000eb4 	.word	0x20000eb4

08005da4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b082      	sub	sp, #8
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005dac:	f000 f852 	bl	8005e54 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005db0:	4b06      	ldr	r3, [pc, #24]	@ (8005dcc <prvIdleTask+0x28>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	d9f9      	bls.n	8005dac <prvIdleTask+0x8>
			{
				taskYIELD();
 8005db8:	4b05      	ldr	r3, [pc, #20]	@ (8005dd0 <prvIdleTask+0x2c>)
 8005dba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005dbe:	601a      	str	r2, [r3, #0]
 8005dc0:	f3bf 8f4f 	dsb	sy
 8005dc4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005dc8:	e7f0      	b.n	8005dac <prvIdleTask+0x8>
 8005dca:	bf00      	nop
 8005dcc:	200009d0 	.word	0x200009d0
 8005dd0:	e000ed04 	.word	0xe000ed04

08005dd4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b082      	sub	sp, #8
 8005dd8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005dda:	2300      	movs	r3, #0
 8005ddc:	607b      	str	r3, [r7, #4]
 8005dde:	e00c      	b.n	8005dfa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005de0:	687a      	ldr	r2, [r7, #4]
 8005de2:	4613      	mov	r3, r2
 8005de4:	009b      	lsls	r3, r3, #2
 8005de6:	4413      	add	r3, r2
 8005de8:	009b      	lsls	r3, r3, #2
 8005dea:	4a12      	ldr	r2, [pc, #72]	@ (8005e34 <prvInitialiseTaskLists+0x60>)
 8005dec:	4413      	add	r3, r2
 8005dee:	4618      	mov	r0, r3
 8005df0:	f7fe fa10 	bl	8004214 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	3301      	adds	r3, #1
 8005df8:	607b      	str	r3, [r7, #4]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2b37      	cmp	r3, #55	@ 0x37
 8005dfe:	d9ef      	bls.n	8005de0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005e00:	480d      	ldr	r0, [pc, #52]	@ (8005e38 <prvInitialiseTaskLists+0x64>)
 8005e02:	f7fe fa07 	bl	8004214 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005e06:	480d      	ldr	r0, [pc, #52]	@ (8005e3c <prvInitialiseTaskLists+0x68>)
 8005e08:	f7fe fa04 	bl	8004214 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005e0c:	480c      	ldr	r0, [pc, #48]	@ (8005e40 <prvInitialiseTaskLists+0x6c>)
 8005e0e:	f7fe fa01 	bl	8004214 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005e12:	480c      	ldr	r0, [pc, #48]	@ (8005e44 <prvInitialiseTaskLists+0x70>)
 8005e14:	f7fe f9fe 	bl	8004214 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005e18:	480b      	ldr	r0, [pc, #44]	@ (8005e48 <prvInitialiseTaskLists+0x74>)
 8005e1a:	f7fe f9fb 	bl	8004214 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005e1e:	4b0b      	ldr	r3, [pc, #44]	@ (8005e4c <prvInitialiseTaskLists+0x78>)
 8005e20:	4a05      	ldr	r2, [pc, #20]	@ (8005e38 <prvInitialiseTaskLists+0x64>)
 8005e22:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005e24:	4b0a      	ldr	r3, [pc, #40]	@ (8005e50 <prvInitialiseTaskLists+0x7c>)
 8005e26:	4a05      	ldr	r2, [pc, #20]	@ (8005e3c <prvInitialiseTaskLists+0x68>)
 8005e28:	601a      	str	r2, [r3, #0]
}
 8005e2a:	bf00      	nop
 8005e2c:	3708      	adds	r7, #8
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
 8005e32:	bf00      	nop
 8005e34:	200009d0 	.word	0x200009d0
 8005e38:	20000e30 	.word	0x20000e30
 8005e3c:	20000e44 	.word	0x20000e44
 8005e40:	20000e60 	.word	0x20000e60
 8005e44:	20000e74 	.word	0x20000e74
 8005e48:	20000e8c 	.word	0x20000e8c
 8005e4c:	20000e58 	.word	0x20000e58
 8005e50:	20000e5c 	.word	0x20000e5c

08005e54 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b082      	sub	sp, #8
 8005e58:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005e5a:	e019      	b.n	8005e90 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005e5c:	f000 fefc 	bl	8006c58 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e60:	4b10      	ldr	r3, [pc, #64]	@ (8005ea4 <prvCheckTasksWaitingTermination+0x50>)
 8005e62:	68db      	ldr	r3, [r3, #12]
 8005e64:	68db      	ldr	r3, [r3, #12]
 8005e66:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	3304      	adds	r3, #4
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f7fe fa5b 	bl	8004328 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005e72:	4b0d      	ldr	r3, [pc, #52]	@ (8005ea8 <prvCheckTasksWaitingTermination+0x54>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	3b01      	subs	r3, #1
 8005e78:	4a0b      	ldr	r2, [pc, #44]	@ (8005ea8 <prvCheckTasksWaitingTermination+0x54>)
 8005e7a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8005eac <prvCheckTasksWaitingTermination+0x58>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	3b01      	subs	r3, #1
 8005e82:	4a0a      	ldr	r2, [pc, #40]	@ (8005eac <prvCheckTasksWaitingTermination+0x58>)
 8005e84:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005e86:	f000 ff19 	bl	8006cbc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f000 f810 	bl	8005eb0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005e90:	4b06      	ldr	r3, [pc, #24]	@ (8005eac <prvCheckTasksWaitingTermination+0x58>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d1e1      	bne.n	8005e5c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005e98:	bf00      	nop
 8005e9a:	bf00      	nop
 8005e9c:	3708      	adds	r7, #8
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}
 8005ea2:	bf00      	nop
 8005ea4:	20000e74 	.word	0x20000e74
 8005ea8:	20000ea0 	.word	0x20000ea0
 8005eac:	20000e88 	.word	0x20000e88

08005eb0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b084      	sub	sp, #16
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	3354      	adds	r3, #84	@ 0x54
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	f001 fc33 	bl	8007728 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d108      	bne.n	8005ede <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f001 f8b1 	bl	8007038 <vPortFree>
				vPortFree( pxTCB );
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f001 f8ae 	bl	8007038 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005edc:	e019      	b.n	8005f12 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005ee4:	2b01      	cmp	r3, #1
 8005ee6:	d103      	bne.n	8005ef0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005ee8:	6878      	ldr	r0, [r7, #4]
 8005eea:	f001 f8a5 	bl	8007038 <vPortFree>
	}
 8005eee:	e010      	b.n	8005f12 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005ef6:	2b02      	cmp	r3, #2
 8005ef8:	d00b      	beq.n	8005f12 <prvDeleteTCB+0x62>
	__asm volatile
 8005efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005efe:	f383 8811 	msr	BASEPRI, r3
 8005f02:	f3bf 8f6f 	isb	sy
 8005f06:	f3bf 8f4f 	dsb	sy
 8005f0a:	60fb      	str	r3, [r7, #12]
}
 8005f0c:	bf00      	nop
 8005f0e:	bf00      	nop
 8005f10:	e7fd      	b.n	8005f0e <prvDeleteTCB+0x5e>
	}
 8005f12:	bf00      	nop
 8005f14:	3710      	adds	r7, #16
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}
	...

08005f1c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b083      	sub	sp, #12
 8005f20:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f22:	4b0c      	ldr	r3, [pc, #48]	@ (8005f54 <prvResetNextTaskUnblockTime+0x38>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d104      	bne.n	8005f36 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8005f58 <prvResetNextTaskUnblockTime+0x3c>)
 8005f2e:	f04f 32ff 	mov.w	r2, #4294967295
 8005f32:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005f34:	e008      	b.n	8005f48 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f36:	4b07      	ldr	r3, [pc, #28]	@ (8005f54 <prvResetNextTaskUnblockTime+0x38>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	68db      	ldr	r3, [r3, #12]
 8005f3c:	68db      	ldr	r3, [r3, #12]
 8005f3e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	4a04      	ldr	r2, [pc, #16]	@ (8005f58 <prvResetNextTaskUnblockTime+0x3c>)
 8005f46:	6013      	str	r3, [r2, #0]
}
 8005f48:	bf00      	nop
 8005f4a:	370c      	adds	r7, #12
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr
 8005f54:	20000e58 	.word	0x20000e58
 8005f58:	20000ec0 	.word	0x20000ec0

08005f5c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b083      	sub	sp, #12
 8005f60:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8005f62:	4b05      	ldr	r3, [pc, #20]	@ (8005f78 <xTaskGetCurrentTaskHandle+0x1c>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	607b      	str	r3, [r7, #4]

		return xReturn;
 8005f68:	687b      	ldr	r3, [r7, #4]
	}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	370c      	adds	r7, #12
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f74:	4770      	bx	lr
 8005f76:	bf00      	nop
 8005f78:	200009cc 	.word	0x200009cc

08005f7c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b083      	sub	sp, #12
 8005f80:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005f82:	4b0b      	ldr	r3, [pc, #44]	@ (8005fb0 <xTaskGetSchedulerState+0x34>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d102      	bne.n	8005f90 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	607b      	str	r3, [r7, #4]
 8005f8e:	e008      	b.n	8005fa2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f90:	4b08      	ldr	r3, [pc, #32]	@ (8005fb4 <xTaskGetSchedulerState+0x38>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d102      	bne.n	8005f9e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005f98:	2302      	movs	r3, #2
 8005f9a:	607b      	str	r3, [r7, #4]
 8005f9c:	e001      	b.n	8005fa2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005fa2:	687b      	ldr	r3, [r7, #4]
	}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	370c      	adds	r7, #12
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr
 8005fb0:	20000eac 	.word	0x20000eac
 8005fb4:	20000ec8 	.word	0x20000ec8

08005fb8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b084      	sub	sp, #16
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d051      	beq.n	8006072 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fd2:	4b2a      	ldr	r3, [pc, #168]	@ (800607c <xTaskPriorityInherit+0xc4>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d241      	bcs.n	8006060 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	699b      	ldr	r3, [r3, #24]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	db06      	blt.n	8005ff2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fe4:	4b25      	ldr	r3, [pc, #148]	@ (800607c <xTaskPriorityInherit+0xc4>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fea:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	6959      	ldr	r1, [r3, #20]
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ffa:	4613      	mov	r3, r2
 8005ffc:	009b      	lsls	r3, r3, #2
 8005ffe:	4413      	add	r3, r2
 8006000:	009b      	lsls	r3, r3, #2
 8006002:	4a1f      	ldr	r2, [pc, #124]	@ (8006080 <xTaskPriorityInherit+0xc8>)
 8006004:	4413      	add	r3, r2
 8006006:	4299      	cmp	r1, r3
 8006008:	d122      	bne.n	8006050 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	3304      	adds	r3, #4
 800600e:	4618      	mov	r0, r3
 8006010:	f7fe f98a 	bl	8004328 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006014:	4b19      	ldr	r3, [pc, #100]	@ (800607c <xTaskPriorityInherit+0xc4>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006022:	4b18      	ldr	r3, [pc, #96]	@ (8006084 <xTaskPriorityInherit+0xcc>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	429a      	cmp	r2, r3
 8006028:	d903      	bls.n	8006032 <xTaskPriorityInherit+0x7a>
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800602e:	4a15      	ldr	r2, [pc, #84]	@ (8006084 <xTaskPriorityInherit+0xcc>)
 8006030:	6013      	str	r3, [r2, #0]
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006036:	4613      	mov	r3, r2
 8006038:	009b      	lsls	r3, r3, #2
 800603a:	4413      	add	r3, r2
 800603c:	009b      	lsls	r3, r3, #2
 800603e:	4a10      	ldr	r2, [pc, #64]	@ (8006080 <xTaskPriorityInherit+0xc8>)
 8006040:	441a      	add	r2, r3
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	3304      	adds	r3, #4
 8006046:	4619      	mov	r1, r3
 8006048:	4610      	mov	r0, r2
 800604a:	f7fe f910 	bl	800426e <vListInsertEnd>
 800604e:	e004      	b.n	800605a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006050:	4b0a      	ldr	r3, [pc, #40]	@ (800607c <xTaskPriorityInherit+0xc4>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800605a:	2301      	movs	r3, #1
 800605c:	60fb      	str	r3, [r7, #12]
 800605e:	e008      	b.n	8006072 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006064:	4b05      	ldr	r3, [pc, #20]	@ (800607c <xTaskPriorityInherit+0xc4>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800606a:	429a      	cmp	r2, r3
 800606c:	d201      	bcs.n	8006072 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800606e:	2301      	movs	r3, #1
 8006070:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006072:	68fb      	ldr	r3, [r7, #12]
	}
 8006074:	4618      	mov	r0, r3
 8006076:	3710      	adds	r7, #16
 8006078:	46bd      	mov	sp, r7
 800607a:	bd80      	pop	{r7, pc}
 800607c:	200009cc 	.word	0x200009cc
 8006080:	200009d0 	.word	0x200009d0
 8006084:	20000ea8 	.word	0x20000ea8

08006088 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006088:	b580      	push	{r7, lr}
 800608a:	b086      	sub	sp, #24
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006094:	2300      	movs	r3, #0
 8006096:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d058      	beq.n	8006150 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800609e:	4b2f      	ldr	r3, [pc, #188]	@ (800615c <xTaskPriorityDisinherit+0xd4>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	693a      	ldr	r2, [r7, #16]
 80060a4:	429a      	cmp	r2, r3
 80060a6:	d00b      	beq.n	80060c0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80060a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ac:	f383 8811 	msr	BASEPRI, r3
 80060b0:	f3bf 8f6f 	isb	sy
 80060b4:	f3bf 8f4f 	dsb	sy
 80060b8:	60fb      	str	r3, [r7, #12]
}
 80060ba:	bf00      	nop
 80060bc:	bf00      	nop
 80060be:	e7fd      	b.n	80060bc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d10b      	bne.n	80060e0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80060c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060cc:	f383 8811 	msr	BASEPRI, r3
 80060d0:	f3bf 8f6f 	isb	sy
 80060d4:	f3bf 8f4f 	dsb	sy
 80060d8:	60bb      	str	r3, [r7, #8]
}
 80060da:	bf00      	nop
 80060dc:	bf00      	nop
 80060de:	e7fd      	b.n	80060dc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80060e0:	693b      	ldr	r3, [r7, #16]
 80060e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060e4:	1e5a      	subs	r2, r3, #1
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80060ea:	693b      	ldr	r3, [r7, #16]
 80060ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060ee:	693b      	ldr	r3, [r7, #16]
 80060f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060f2:	429a      	cmp	r2, r3
 80060f4:	d02c      	beq.n	8006150 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80060f6:	693b      	ldr	r3, [r7, #16]
 80060f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d128      	bne.n	8006150 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	3304      	adds	r3, #4
 8006102:	4618      	mov	r0, r3
 8006104:	f7fe f910 	bl	8004328 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006108:	693b      	ldr	r3, [r7, #16]
 800610a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800610c:	693b      	ldr	r3, [r7, #16]
 800610e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006114:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006120:	4b0f      	ldr	r3, [pc, #60]	@ (8006160 <xTaskPriorityDisinherit+0xd8>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	429a      	cmp	r2, r3
 8006126:	d903      	bls.n	8006130 <xTaskPriorityDisinherit+0xa8>
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800612c:	4a0c      	ldr	r2, [pc, #48]	@ (8006160 <xTaskPriorityDisinherit+0xd8>)
 800612e:	6013      	str	r3, [r2, #0]
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006134:	4613      	mov	r3, r2
 8006136:	009b      	lsls	r3, r3, #2
 8006138:	4413      	add	r3, r2
 800613a:	009b      	lsls	r3, r3, #2
 800613c:	4a09      	ldr	r2, [pc, #36]	@ (8006164 <xTaskPriorityDisinherit+0xdc>)
 800613e:	441a      	add	r2, r3
 8006140:	693b      	ldr	r3, [r7, #16]
 8006142:	3304      	adds	r3, #4
 8006144:	4619      	mov	r1, r3
 8006146:	4610      	mov	r0, r2
 8006148:	f7fe f891 	bl	800426e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800614c:	2301      	movs	r3, #1
 800614e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006150:	697b      	ldr	r3, [r7, #20]
	}
 8006152:	4618      	mov	r0, r3
 8006154:	3718      	adds	r7, #24
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}
 800615a:	bf00      	nop
 800615c:	200009cc 	.word	0x200009cc
 8006160:	20000ea8 	.word	0x20000ea8
 8006164:	200009d0 	.word	0x200009d0

08006168 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006168:	b580      	push	{r7, lr}
 800616a:	b088      	sub	sp, #32
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
 8006170:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006176:	2301      	movs	r3, #1
 8006178:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d06c      	beq.n	800625a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006180:	69bb      	ldr	r3, [r7, #24]
 8006182:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006184:	2b00      	cmp	r3, #0
 8006186:	d10b      	bne.n	80061a0 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800618c:	f383 8811 	msr	BASEPRI, r3
 8006190:	f3bf 8f6f 	isb	sy
 8006194:	f3bf 8f4f 	dsb	sy
 8006198:	60fb      	str	r3, [r7, #12]
}
 800619a:	bf00      	nop
 800619c:	bf00      	nop
 800619e:	e7fd      	b.n	800619c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80061a0:	69bb      	ldr	r3, [r7, #24]
 80061a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061a4:	683a      	ldr	r2, [r7, #0]
 80061a6:	429a      	cmp	r2, r3
 80061a8:	d902      	bls.n	80061b0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	61fb      	str	r3, [r7, #28]
 80061ae:	e002      	b.n	80061b6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80061b0:	69bb      	ldr	r3, [r7, #24]
 80061b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061b4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80061b6:	69bb      	ldr	r3, [r7, #24]
 80061b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ba:	69fa      	ldr	r2, [r7, #28]
 80061bc:	429a      	cmp	r2, r3
 80061be:	d04c      	beq.n	800625a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80061c0:	69bb      	ldr	r3, [r7, #24]
 80061c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061c4:	697a      	ldr	r2, [r7, #20]
 80061c6:	429a      	cmp	r2, r3
 80061c8:	d147      	bne.n	800625a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80061ca:	4b26      	ldr	r3, [pc, #152]	@ (8006264 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	69ba      	ldr	r2, [r7, #24]
 80061d0:	429a      	cmp	r2, r3
 80061d2:	d10b      	bne.n	80061ec <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80061d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061d8:	f383 8811 	msr	BASEPRI, r3
 80061dc:	f3bf 8f6f 	isb	sy
 80061e0:	f3bf 8f4f 	dsb	sy
 80061e4:	60bb      	str	r3, [r7, #8]
}
 80061e6:	bf00      	nop
 80061e8:	bf00      	nop
 80061ea:	e7fd      	b.n	80061e8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80061ec:	69bb      	ldr	r3, [r7, #24]
 80061ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061f0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80061f2:	69bb      	ldr	r3, [r7, #24]
 80061f4:	69fa      	ldr	r2, [r7, #28]
 80061f6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80061f8:	69bb      	ldr	r3, [r7, #24]
 80061fa:	699b      	ldr	r3, [r3, #24]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	db04      	blt.n	800620a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006200:	69fb      	ldr	r3, [r7, #28]
 8006202:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006206:	69bb      	ldr	r3, [r7, #24]
 8006208:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800620a:	69bb      	ldr	r3, [r7, #24]
 800620c:	6959      	ldr	r1, [r3, #20]
 800620e:	693a      	ldr	r2, [r7, #16]
 8006210:	4613      	mov	r3, r2
 8006212:	009b      	lsls	r3, r3, #2
 8006214:	4413      	add	r3, r2
 8006216:	009b      	lsls	r3, r3, #2
 8006218:	4a13      	ldr	r2, [pc, #76]	@ (8006268 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800621a:	4413      	add	r3, r2
 800621c:	4299      	cmp	r1, r3
 800621e:	d11c      	bne.n	800625a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006220:	69bb      	ldr	r3, [r7, #24]
 8006222:	3304      	adds	r3, #4
 8006224:	4618      	mov	r0, r3
 8006226:	f7fe f87f 	bl	8004328 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800622a:	69bb      	ldr	r3, [r7, #24]
 800622c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800622e:	4b0f      	ldr	r3, [pc, #60]	@ (800626c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	429a      	cmp	r2, r3
 8006234:	d903      	bls.n	800623e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8006236:	69bb      	ldr	r3, [r7, #24]
 8006238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800623a:	4a0c      	ldr	r2, [pc, #48]	@ (800626c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800623c:	6013      	str	r3, [r2, #0]
 800623e:	69bb      	ldr	r3, [r7, #24]
 8006240:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006242:	4613      	mov	r3, r2
 8006244:	009b      	lsls	r3, r3, #2
 8006246:	4413      	add	r3, r2
 8006248:	009b      	lsls	r3, r3, #2
 800624a:	4a07      	ldr	r2, [pc, #28]	@ (8006268 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800624c:	441a      	add	r2, r3
 800624e:	69bb      	ldr	r3, [r7, #24]
 8006250:	3304      	adds	r3, #4
 8006252:	4619      	mov	r1, r3
 8006254:	4610      	mov	r0, r2
 8006256:	f7fe f80a 	bl	800426e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800625a:	bf00      	nop
 800625c:	3720      	adds	r7, #32
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}
 8006262:	bf00      	nop
 8006264:	200009cc 	.word	0x200009cc
 8006268:	200009d0 	.word	0x200009d0
 800626c:	20000ea8 	.word	0x20000ea8

08006270 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006270:	b480      	push	{r7}
 8006272:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006274:	4b07      	ldr	r3, [pc, #28]	@ (8006294 <pvTaskIncrementMutexHeldCount+0x24>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d004      	beq.n	8006286 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800627c:	4b05      	ldr	r3, [pc, #20]	@ (8006294 <pvTaskIncrementMutexHeldCount+0x24>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006282:	3201      	adds	r2, #1
 8006284:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8006286:	4b03      	ldr	r3, [pc, #12]	@ (8006294 <pvTaskIncrementMutexHeldCount+0x24>)
 8006288:	681b      	ldr	r3, [r3, #0]
	}
 800628a:	4618      	mov	r0, r3
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr
 8006294:	200009cc 	.word	0x200009cc

08006298 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b084      	sub	sp, #16
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
 80062a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80062a2:	4b21      	ldr	r3, [pc, #132]	@ (8006328 <prvAddCurrentTaskToDelayedList+0x90>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80062a8:	4b20      	ldr	r3, [pc, #128]	@ (800632c <prvAddCurrentTaskToDelayedList+0x94>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	3304      	adds	r3, #4
 80062ae:	4618      	mov	r0, r3
 80062b0:	f7fe f83a 	bl	8004328 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ba:	d10a      	bne.n	80062d2 <prvAddCurrentTaskToDelayedList+0x3a>
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d007      	beq.n	80062d2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80062c2:	4b1a      	ldr	r3, [pc, #104]	@ (800632c <prvAddCurrentTaskToDelayedList+0x94>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	3304      	adds	r3, #4
 80062c8:	4619      	mov	r1, r3
 80062ca:	4819      	ldr	r0, [pc, #100]	@ (8006330 <prvAddCurrentTaskToDelayedList+0x98>)
 80062cc:	f7fd ffcf 	bl	800426e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80062d0:	e026      	b.n	8006320 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80062d2:	68fa      	ldr	r2, [r7, #12]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	4413      	add	r3, r2
 80062d8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80062da:	4b14      	ldr	r3, [pc, #80]	@ (800632c <prvAddCurrentTaskToDelayedList+0x94>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	68ba      	ldr	r2, [r7, #8]
 80062e0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80062e2:	68ba      	ldr	r2, [r7, #8]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d209      	bcs.n	80062fe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80062ea:	4b12      	ldr	r3, [pc, #72]	@ (8006334 <prvAddCurrentTaskToDelayedList+0x9c>)
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	4b0f      	ldr	r3, [pc, #60]	@ (800632c <prvAddCurrentTaskToDelayedList+0x94>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	3304      	adds	r3, #4
 80062f4:	4619      	mov	r1, r3
 80062f6:	4610      	mov	r0, r2
 80062f8:	f7fd ffdd 	bl	80042b6 <vListInsert>
}
 80062fc:	e010      	b.n	8006320 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80062fe:	4b0e      	ldr	r3, [pc, #56]	@ (8006338 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006300:	681a      	ldr	r2, [r3, #0]
 8006302:	4b0a      	ldr	r3, [pc, #40]	@ (800632c <prvAddCurrentTaskToDelayedList+0x94>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	3304      	adds	r3, #4
 8006308:	4619      	mov	r1, r3
 800630a:	4610      	mov	r0, r2
 800630c:	f7fd ffd3 	bl	80042b6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006310:	4b0a      	ldr	r3, [pc, #40]	@ (800633c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	68ba      	ldr	r2, [r7, #8]
 8006316:	429a      	cmp	r2, r3
 8006318:	d202      	bcs.n	8006320 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800631a:	4a08      	ldr	r2, [pc, #32]	@ (800633c <prvAddCurrentTaskToDelayedList+0xa4>)
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	6013      	str	r3, [r2, #0]
}
 8006320:	bf00      	nop
 8006322:	3710      	adds	r7, #16
 8006324:	46bd      	mov	sp, r7
 8006326:	bd80      	pop	{r7, pc}
 8006328:	20000ea4 	.word	0x20000ea4
 800632c:	200009cc 	.word	0x200009cc
 8006330:	20000e8c 	.word	0x20000e8c
 8006334:	20000e5c 	.word	0x20000e5c
 8006338:	20000e58 	.word	0x20000e58
 800633c:	20000ec0 	.word	0x20000ec0

08006340 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b08a      	sub	sp, #40	@ 0x28
 8006344:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006346:	2300      	movs	r3, #0
 8006348:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800634a:	f000 fb13 	bl	8006974 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800634e:	4b1d      	ldr	r3, [pc, #116]	@ (80063c4 <xTimerCreateTimerTask+0x84>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d021      	beq.n	800639a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006356:	2300      	movs	r3, #0
 8006358:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800635a:	2300      	movs	r3, #0
 800635c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800635e:	1d3a      	adds	r2, r7, #4
 8006360:	f107 0108 	add.w	r1, r7, #8
 8006364:	f107 030c 	add.w	r3, r7, #12
 8006368:	4618      	mov	r0, r3
 800636a:	f7fd ff39 	bl	80041e0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800636e:	6879      	ldr	r1, [r7, #4]
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	68fa      	ldr	r2, [r7, #12]
 8006374:	9202      	str	r2, [sp, #8]
 8006376:	9301      	str	r3, [sp, #4]
 8006378:	2302      	movs	r3, #2
 800637a:	9300      	str	r3, [sp, #0]
 800637c:	2300      	movs	r3, #0
 800637e:	460a      	mov	r2, r1
 8006380:	4911      	ldr	r1, [pc, #68]	@ (80063c8 <xTimerCreateTimerTask+0x88>)
 8006382:	4812      	ldr	r0, [pc, #72]	@ (80063cc <xTimerCreateTimerTask+0x8c>)
 8006384:	f7fe ff92 	bl	80052ac <xTaskCreateStatic>
 8006388:	4603      	mov	r3, r0
 800638a:	4a11      	ldr	r2, [pc, #68]	@ (80063d0 <xTimerCreateTimerTask+0x90>)
 800638c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800638e:	4b10      	ldr	r3, [pc, #64]	@ (80063d0 <xTimerCreateTimerTask+0x90>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d001      	beq.n	800639a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006396:	2301      	movs	r3, #1
 8006398:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d10b      	bne.n	80063b8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80063a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063a4:	f383 8811 	msr	BASEPRI, r3
 80063a8:	f3bf 8f6f 	isb	sy
 80063ac:	f3bf 8f4f 	dsb	sy
 80063b0:	613b      	str	r3, [r7, #16]
}
 80063b2:	bf00      	nop
 80063b4:	bf00      	nop
 80063b6:	e7fd      	b.n	80063b4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80063b8:	697b      	ldr	r3, [r7, #20]
}
 80063ba:	4618      	mov	r0, r3
 80063bc:	3718      	adds	r7, #24
 80063be:	46bd      	mov	sp, r7
 80063c0:	bd80      	pop	{r7, pc}
 80063c2:	bf00      	nop
 80063c4:	20000efc 	.word	0x20000efc
 80063c8:	0800878c 	.word	0x0800878c
 80063cc:	0800650d 	.word	0x0800650d
 80063d0:	20000f00 	.word	0x20000f00

080063d4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b08a      	sub	sp, #40	@ 0x28
 80063d8:	af00      	add	r7, sp, #0
 80063da:	60f8      	str	r0, [r7, #12]
 80063dc:	60b9      	str	r1, [r7, #8]
 80063de:	607a      	str	r2, [r7, #4]
 80063e0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80063e2:	2300      	movs	r3, #0
 80063e4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d10b      	bne.n	8006404 <xTimerGenericCommand+0x30>
	__asm volatile
 80063ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063f0:	f383 8811 	msr	BASEPRI, r3
 80063f4:	f3bf 8f6f 	isb	sy
 80063f8:	f3bf 8f4f 	dsb	sy
 80063fc:	623b      	str	r3, [r7, #32]
}
 80063fe:	bf00      	nop
 8006400:	bf00      	nop
 8006402:	e7fd      	b.n	8006400 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006404:	4b19      	ldr	r3, [pc, #100]	@ (800646c <xTimerGenericCommand+0x98>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d02a      	beq.n	8006462 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	2b05      	cmp	r3, #5
 800641c:	dc18      	bgt.n	8006450 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800641e:	f7ff fdad 	bl	8005f7c <xTaskGetSchedulerState>
 8006422:	4603      	mov	r3, r0
 8006424:	2b02      	cmp	r3, #2
 8006426:	d109      	bne.n	800643c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006428:	4b10      	ldr	r3, [pc, #64]	@ (800646c <xTimerGenericCommand+0x98>)
 800642a:	6818      	ldr	r0, [r3, #0]
 800642c:	f107 0110 	add.w	r1, r7, #16
 8006430:	2300      	movs	r3, #0
 8006432:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006434:	f7fe f9a0 	bl	8004778 <xQueueGenericSend>
 8006438:	6278      	str	r0, [r7, #36]	@ 0x24
 800643a:	e012      	b.n	8006462 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800643c:	4b0b      	ldr	r3, [pc, #44]	@ (800646c <xTimerGenericCommand+0x98>)
 800643e:	6818      	ldr	r0, [r3, #0]
 8006440:	f107 0110 	add.w	r1, r7, #16
 8006444:	2300      	movs	r3, #0
 8006446:	2200      	movs	r2, #0
 8006448:	f7fe f996 	bl	8004778 <xQueueGenericSend>
 800644c:	6278      	str	r0, [r7, #36]	@ 0x24
 800644e:	e008      	b.n	8006462 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006450:	4b06      	ldr	r3, [pc, #24]	@ (800646c <xTimerGenericCommand+0x98>)
 8006452:	6818      	ldr	r0, [r3, #0]
 8006454:	f107 0110 	add.w	r1, r7, #16
 8006458:	2300      	movs	r3, #0
 800645a:	683a      	ldr	r2, [r7, #0]
 800645c:	f7fe fa8e 	bl	800497c <xQueueGenericSendFromISR>
 8006460:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006464:	4618      	mov	r0, r3
 8006466:	3728      	adds	r7, #40	@ 0x28
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}
 800646c:	20000efc 	.word	0x20000efc

08006470 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b088      	sub	sp, #32
 8006474:	af02      	add	r7, sp, #8
 8006476:	6078      	str	r0, [r7, #4]
 8006478:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800647a:	4b23      	ldr	r3, [pc, #140]	@ (8006508 <prvProcessExpiredTimer+0x98>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	68db      	ldr	r3, [r3, #12]
 8006480:	68db      	ldr	r3, [r3, #12]
 8006482:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	3304      	adds	r3, #4
 8006488:	4618      	mov	r0, r3
 800648a:	f7fd ff4d 	bl	8004328 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006494:	f003 0304 	and.w	r3, r3, #4
 8006498:	2b00      	cmp	r3, #0
 800649a:	d023      	beq.n	80064e4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	699a      	ldr	r2, [r3, #24]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	18d1      	adds	r1, r2, r3
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	683a      	ldr	r2, [r7, #0]
 80064a8:	6978      	ldr	r0, [r7, #20]
 80064aa:	f000 f8d5 	bl	8006658 <prvInsertTimerInActiveList>
 80064ae:	4603      	mov	r3, r0
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d020      	beq.n	80064f6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80064b4:	2300      	movs	r3, #0
 80064b6:	9300      	str	r3, [sp, #0]
 80064b8:	2300      	movs	r3, #0
 80064ba:	687a      	ldr	r2, [r7, #4]
 80064bc:	2100      	movs	r1, #0
 80064be:	6978      	ldr	r0, [r7, #20]
 80064c0:	f7ff ff88 	bl	80063d4 <xTimerGenericCommand>
 80064c4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d114      	bne.n	80064f6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80064cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064d0:	f383 8811 	msr	BASEPRI, r3
 80064d4:	f3bf 8f6f 	isb	sy
 80064d8:	f3bf 8f4f 	dsb	sy
 80064dc:	60fb      	str	r3, [r7, #12]
}
 80064de:	bf00      	nop
 80064e0:	bf00      	nop
 80064e2:	e7fd      	b.n	80064e0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80064ea:	f023 0301 	bic.w	r3, r3, #1
 80064ee:	b2da      	uxtb	r2, r3
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80064f6:	697b      	ldr	r3, [r7, #20]
 80064f8:	6a1b      	ldr	r3, [r3, #32]
 80064fa:	6978      	ldr	r0, [r7, #20]
 80064fc:	4798      	blx	r3
}
 80064fe:	bf00      	nop
 8006500:	3718      	adds	r7, #24
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}
 8006506:	bf00      	nop
 8006508:	20000ef4 	.word	0x20000ef4

0800650c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b084      	sub	sp, #16
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006514:	f107 0308 	add.w	r3, r7, #8
 8006518:	4618      	mov	r0, r3
 800651a:	f000 f859 	bl	80065d0 <prvGetNextExpireTime>
 800651e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	4619      	mov	r1, r3
 8006524:	68f8      	ldr	r0, [r7, #12]
 8006526:	f000 f805 	bl	8006534 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800652a:	f000 f8d7 	bl	80066dc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800652e:	bf00      	nop
 8006530:	e7f0      	b.n	8006514 <prvTimerTask+0x8>
	...

08006534 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b084      	sub	sp, #16
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
 800653c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800653e:	f7ff f919 	bl	8005774 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006542:	f107 0308 	add.w	r3, r7, #8
 8006546:	4618      	mov	r0, r3
 8006548:	f000 f866 	bl	8006618 <prvSampleTimeNow>
 800654c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d130      	bne.n	80065b6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d10a      	bne.n	8006570 <prvProcessTimerOrBlockTask+0x3c>
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	429a      	cmp	r2, r3
 8006560:	d806      	bhi.n	8006570 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006562:	f7ff f915 	bl	8005790 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006566:	68f9      	ldr	r1, [r7, #12]
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	f7ff ff81 	bl	8006470 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800656e:	e024      	b.n	80065ba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d008      	beq.n	8006588 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006576:	4b13      	ldr	r3, [pc, #76]	@ (80065c4 <prvProcessTimerOrBlockTask+0x90>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d101      	bne.n	8006584 <prvProcessTimerOrBlockTask+0x50>
 8006580:	2301      	movs	r3, #1
 8006582:	e000      	b.n	8006586 <prvProcessTimerOrBlockTask+0x52>
 8006584:	2300      	movs	r3, #0
 8006586:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006588:	4b0f      	ldr	r3, [pc, #60]	@ (80065c8 <prvProcessTimerOrBlockTask+0x94>)
 800658a:	6818      	ldr	r0, [r3, #0]
 800658c:	687a      	ldr	r2, [r7, #4]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	1ad3      	subs	r3, r2, r3
 8006592:	683a      	ldr	r2, [r7, #0]
 8006594:	4619      	mov	r1, r3
 8006596:	f7fe fe55 	bl	8005244 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800659a:	f7ff f8f9 	bl	8005790 <xTaskResumeAll>
 800659e:	4603      	mov	r3, r0
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d10a      	bne.n	80065ba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80065a4:	4b09      	ldr	r3, [pc, #36]	@ (80065cc <prvProcessTimerOrBlockTask+0x98>)
 80065a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065aa:	601a      	str	r2, [r3, #0]
 80065ac:	f3bf 8f4f 	dsb	sy
 80065b0:	f3bf 8f6f 	isb	sy
}
 80065b4:	e001      	b.n	80065ba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80065b6:	f7ff f8eb 	bl	8005790 <xTaskResumeAll>
}
 80065ba:	bf00      	nop
 80065bc:	3710      	adds	r7, #16
 80065be:	46bd      	mov	sp, r7
 80065c0:	bd80      	pop	{r7, pc}
 80065c2:	bf00      	nop
 80065c4:	20000ef8 	.word	0x20000ef8
 80065c8:	20000efc 	.word	0x20000efc
 80065cc:	e000ed04 	.word	0xe000ed04

080065d0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80065d0:	b480      	push	{r7}
 80065d2:	b085      	sub	sp, #20
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80065d8:	4b0e      	ldr	r3, [pc, #56]	@ (8006614 <prvGetNextExpireTime+0x44>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d101      	bne.n	80065e6 <prvGetNextExpireTime+0x16>
 80065e2:	2201      	movs	r2, #1
 80065e4:	e000      	b.n	80065e8 <prvGetNextExpireTime+0x18>
 80065e6:	2200      	movs	r2, #0
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d105      	bne.n	8006600 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80065f4:	4b07      	ldr	r3, [pc, #28]	@ (8006614 <prvGetNextExpireTime+0x44>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	60fb      	str	r3, [r7, #12]
 80065fe:	e001      	b.n	8006604 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006600:	2300      	movs	r3, #0
 8006602:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006604:	68fb      	ldr	r3, [r7, #12]
}
 8006606:	4618      	mov	r0, r3
 8006608:	3714      	adds	r7, #20
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr
 8006612:	bf00      	nop
 8006614:	20000ef4 	.word	0x20000ef4

08006618 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b084      	sub	sp, #16
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006620:	f7ff f954 	bl	80058cc <xTaskGetTickCount>
 8006624:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006626:	4b0b      	ldr	r3, [pc, #44]	@ (8006654 <prvSampleTimeNow+0x3c>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	68fa      	ldr	r2, [r7, #12]
 800662c:	429a      	cmp	r2, r3
 800662e:	d205      	bcs.n	800663c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006630:	f000 f93a 	bl	80068a8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2201      	movs	r2, #1
 8006638:	601a      	str	r2, [r3, #0]
 800663a:	e002      	b.n	8006642 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2200      	movs	r2, #0
 8006640:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006642:	4a04      	ldr	r2, [pc, #16]	@ (8006654 <prvSampleTimeNow+0x3c>)
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006648:	68fb      	ldr	r3, [r7, #12]
}
 800664a:	4618      	mov	r0, r3
 800664c:	3710      	adds	r7, #16
 800664e:	46bd      	mov	sp, r7
 8006650:	bd80      	pop	{r7, pc}
 8006652:	bf00      	nop
 8006654:	20000f04 	.word	0x20000f04

08006658 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b086      	sub	sp, #24
 800665c:	af00      	add	r7, sp, #0
 800665e:	60f8      	str	r0, [r7, #12]
 8006660:	60b9      	str	r1, [r7, #8]
 8006662:	607a      	str	r2, [r7, #4]
 8006664:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006666:	2300      	movs	r3, #0
 8006668:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	68ba      	ldr	r2, [r7, #8]
 800666e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	68fa      	ldr	r2, [r7, #12]
 8006674:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006676:	68ba      	ldr	r2, [r7, #8]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	429a      	cmp	r2, r3
 800667c:	d812      	bhi.n	80066a4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800667e:	687a      	ldr	r2, [r7, #4]
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	1ad2      	subs	r2, r2, r3
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	699b      	ldr	r3, [r3, #24]
 8006688:	429a      	cmp	r2, r3
 800668a:	d302      	bcc.n	8006692 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800668c:	2301      	movs	r3, #1
 800668e:	617b      	str	r3, [r7, #20]
 8006690:	e01b      	b.n	80066ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006692:	4b10      	ldr	r3, [pc, #64]	@ (80066d4 <prvInsertTimerInActiveList+0x7c>)
 8006694:	681a      	ldr	r2, [r3, #0]
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	3304      	adds	r3, #4
 800669a:	4619      	mov	r1, r3
 800669c:	4610      	mov	r0, r2
 800669e:	f7fd fe0a 	bl	80042b6 <vListInsert>
 80066a2:	e012      	b.n	80066ca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80066a4:	687a      	ldr	r2, [r7, #4]
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	429a      	cmp	r2, r3
 80066aa:	d206      	bcs.n	80066ba <prvInsertTimerInActiveList+0x62>
 80066ac:	68ba      	ldr	r2, [r7, #8]
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d302      	bcc.n	80066ba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80066b4:	2301      	movs	r3, #1
 80066b6:	617b      	str	r3, [r7, #20]
 80066b8:	e007      	b.n	80066ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80066ba:	4b07      	ldr	r3, [pc, #28]	@ (80066d8 <prvInsertTimerInActiveList+0x80>)
 80066bc:	681a      	ldr	r2, [r3, #0]
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	3304      	adds	r3, #4
 80066c2:	4619      	mov	r1, r3
 80066c4:	4610      	mov	r0, r2
 80066c6:	f7fd fdf6 	bl	80042b6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80066ca:	697b      	ldr	r3, [r7, #20]
}
 80066cc:	4618      	mov	r0, r3
 80066ce:	3718      	adds	r7, #24
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bd80      	pop	{r7, pc}
 80066d4:	20000ef8 	.word	0x20000ef8
 80066d8:	20000ef4 	.word	0x20000ef4

080066dc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b08e      	sub	sp, #56	@ 0x38
 80066e0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80066e2:	e0ce      	b.n	8006882 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	da19      	bge.n	800671e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80066ea:	1d3b      	adds	r3, r7, #4
 80066ec:	3304      	adds	r3, #4
 80066ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80066f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d10b      	bne.n	800670e <prvProcessReceivedCommands+0x32>
	__asm volatile
 80066f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066fa:	f383 8811 	msr	BASEPRI, r3
 80066fe:	f3bf 8f6f 	isb	sy
 8006702:	f3bf 8f4f 	dsb	sy
 8006706:	61fb      	str	r3, [r7, #28]
}
 8006708:	bf00      	nop
 800670a:	bf00      	nop
 800670c:	e7fd      	b.n	800670a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800670e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006714:	6850      	ldr	r0, [r2, #4]
 8006716:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006718:	6892      	ldr	r2, [r2, #8]
 800671a:	4611      	mov	r1, r2
 800671c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2b00      	cmp	r3, #0
 8006722:	f2c0 80ae 	blt.w	8006882 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800672a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800672c:	695b      	ldr	r3, [r3, #20]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d004      	beq.n	800673c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006734:	3304      	adds	r3, #4
 8006736:	4618      	mov	r0, r3
 8006738:	f7fd fdf6 	bl	8004328 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800673c:	463b      	mov	r3, r7
 800673e:	4618      	mov	r0, r3
 8006740:	f7ff ff6a 	bl	8006618 <prvSampleTimeNow>
 8006744:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2b09      	cmp	r3, #9
 800674a:	f200 8097 	bhi.w	800687c <prvProcessReceivedCommands+0x1a0>
 800674e:	a201      	add	r2, pc, #4	@ (adr r2, 8006754 <prvProcessReceivedCommands+0x78>)
 8006750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006754:	0800677d 	.word	0x0800677d
 8006758:	0800677d 	.word	0x0800677d
 800675c:	0800677d 	.word	0x0800677d
 8006760:	080067f3 	.word	0x080067f3
 8006764:	08006807 	.word	0x08006807
 8006768:	08006853 	.word	0x08006853
 800676c:	0800677d 	.word	0x0800677d
 8006770:	0800677d 	.word	0x0800677d
 8006774:	080067f3 	.word	0x080067f3
 8006778:	08006807 	.word	0x08006807
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800677c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800677e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006782:	f043 0301 	orr.w	r3, r3, #1
 8006786:	b2da      	uxtb	r2, r3
 8006788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800678a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800678e:	68ba      	ldr	r2, [r7, #8]
 8006790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006792:	699b      	ldr	r3, [r3, #24]
 8006794:	18d1      	adds	r1, r2, r3
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800679a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800679c:	f7ff ff5c 	bl	8006658 <prvInsertTimerInActiveList>
 80067a0:	4603      	mov	r3, r0
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d06c      	beq.n	8006880 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80067a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067a8:	6a1b      	ldr	r3, [r3, #32]
 80067aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80067ac:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80067ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80067b4:	f003 0304 	and.w	r3, r3, #4
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d061      	beq.n	8006880 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80067bc:	68ba      	ldr	r2, [r7, #8]
 80067be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067c0:	699b      	ldr	r3, [r3, #24]
 80067c2:	441a      	add	r2, r3
 80067c4:	2300      	movs	r3, #0
 80067c6:	9300      	str	r3, [sp, #0]
 80067c8:	2300      	movs	r3, #0
 80067ca:	2100      	movs	r1, #0
 80067cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80067ce:	f7ff fe01 	bl	80063d4 <xTimerGenericCommand>
 80067d2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80067d4:	6a3b      	ldr	r3, [r7, #32]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d152      	bne.n	8006880 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80067da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067de:	f383 8811 	msr	BASEPRI, r3
 80067e2:	f3bf 8f6f 	isb	sy
 80067e6:	f3bf 8f4f 	dsb	sy
 80067ea:	61bb      	str	r3, [r7, #24]
}
 80067ec:	bf00      	nop
 80067ee:	bf00      	nop
 80067f0:	e7fd      	b.n	80067ee <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80067f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80067f8:	f023 0301 	bic.w	r3, r3, #1
 80067fc:	b2da      	uxtb	r2, r3
 80067fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006800:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006804:	e03d      	b.n	8006882 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006808:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800680c:	f043 0301 	orr.w	r3, r3, #1
 8006810:	b2da      	uxtb	r2, r3
 8006812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006814:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006818:	68ba      	ldr	r2, [r7, #8]
 800681a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800681c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800681e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006820:	699b      	ldr	r3, [r3, #24]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d10b      	bne.n	800683e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800682a:	f383 8811 	msr	BASEPRI, r3
 800682e:	f3bf 8f6f 	isb	sy
 8006832:	f3bf 8f4f 	dsb	sy
 8006836:	617b      	str	r3, [r7, #20]
}
 8006838:	bf00      	nop
 800683a:	bf00      	nop
 800683c:	e7fd      	b.n	800683a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800683e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006840:	699a      	ldr	r2, [r3, #24]
 8006842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006844:	18d1      	adds	r1, r2, r3
 8006846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006848:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800684a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800684c:	f7ff ff04 	bl	8006658 <prvInsertTimerInActiveList>
					break;
 8006850:	e017      	b.n	8006882 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006854:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006858:	f003 0302 	and.w	r3, r3, #2
 800685c:	2b00      	cmp	r3, #0
 800685e:	d103      	bne.n	8006868 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006860:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006862:	f000 fbe9 	bl	8007038 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006866:	e00c      	b.n	8006882 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800686a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800686e:	f023 0301 	bic.w	r3, r3, #1
 8006872:	b2da      	uxtb	r2, r3
 8006874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006876:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800687a:	e002      	b.n	8006882 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800687c:	bf00      	nop
 800687e:	e000      	b.n	8006882 <prvProcessReceivedCommands+0x1a6>
					break;
 8006880:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006882:	4b08      	ldr	r3, [pc, #32]	@ (80068a4 <prvProcessReceivedCommands+0x1c8>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	1d39      	adds	r1, r7, #4
 8006888:	2200      	movs	r2, #0
 800688a:	4618      	mov	r0, r3
 800688c:	f7fe f914 	bl	8004ab8 <xQueueReceive>
 8006890:	4603      	mov	r3, r0
 8006892:	2b00      	cmp	r3, #0
 8006894:	f47f af26 	bne.w	80066e4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006898:	bf00      	nop
 800689a:	bf00      	nop
 800689c:	3730      	adds	r7, #48	@ 0x30
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd80      	pop	{r7, pc}
 80068a2:	bf00      	nop
 80068a4:	20000efc 	.word	0x20000efc

080068a8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b088      	sub	sp, #32
 80068ac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80068ae:	e049      	b.n	8006944 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80068b0:	4b2e      	ldr	r3, [pc, #184]	@ (800696c <prvSwitchTimerLists+0xc4>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	68db      	ldr	r3, [r3, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068ba:	4b2c      	ldr	r3, [pc, #176]	@ (800696c <prvSwitchTimerLists+0xc4>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	68db      	ldr	r3, [r3, #12]
 80068c0:	68db      	ldr	r3, [r3, #12]
 80068c2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	3304      	adds	r3, #4
 80068c8:	4618      	mov	r0, r3
 80068ca:	f7fd fd2d 	bl	8004328 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	6a1b      	ldr	r3, [r3, #32]
 80068d2:	68f8      	ldr	r0, [r7, #12]
 80068d4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80068dc:	f003 0304 	and.w	r3, r3, #4
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d02f      	beq.n	8006944 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	699b      	ldr	r3, [r3, #24]
 80068e8:	693a      	ldr	r2, [r7, #16]
 80068ea:	4413      	add	r3, r2
 80068ec:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80068ee:	68ba      	ldr	r2, [r7, #8]
 80068f0:	693b      	ldr	r3, [r7, #16]
 80068f2:	429a      	cmp	r2, r3
 80068f4:	d90e      	bls.n	8006914 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	68ba      	ldr	r2, [r7, #8]
 80068fa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	68fa      	ldr	r2, [r7, #12]
 8006900:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006902:	4b1a      	ldr	r3, [pc, #104]	@ (800696c <prvSwitchTimerLists+0xc4>)
 8006904:	681a      	ldr	r2, [r3, #0]
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	3304      	adds	r3, #4
 800690a:	4619      	mov	r1, r3
 800690c:	4610      	mov	r0, r2
 800690e:	f7fd fcd2 	bl	80042b6 <vListInsert>
 8006912:	e017      	b.n	8006944 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006914:	2300      	movs	r3, #0
 8006916:	9300      	str	r3, [sp, #0]
 8006918:	2300      	movs	r3, #0
 800691a:	693a      	ldr	r2, [r7, #16]
 800691c:	2100      	movs	r1, #0
 800691e:	68f8      	ldr	r0, [r7, #12]
 8006920:	f7ff fd58 	bl	80063d4 <xTimerGenericCommand>
 8006924:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d10b      	bne.n	8006944 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800692c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006930:	f383 8811 	msr	BASEPRI, r3
 8006934:	f3bf 8f6f 	isb	sy
 8006938:	f3bf 8f4f 	dsb	sy
 800693c:	603b      	str	r3, [r7, #0]
}
 800693e:	bf00      	nop
 8006940:	bf00      	nop
 8006942:	e7fd      	b.n	8006940 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006944:	4b09      	ldr	r3, [pc, #36]	@ (800696c <prvSwitchTimerLists+0xc4>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d1b0      	bne.n	80068b0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800694e:	4b07      	ldr	r3, [pc, #28]	@ (800696c <prvSwitchTimerLists+0xc4>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006954:	4b06      	ldr	r3, [pc, #24]	@ (8006970 <prvSwitchTimerLists+0xc8>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4a04      	ldr	r2, [pc, #16]	@ (800696c <prvSwitchTimerLists+0xc4>)
 800695a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800695c:	4a04      	ldr	r2, [pc, #16]	@ (8006970 <prvSwitchTimerLists+0xc8>)
 800695e:	697b      	ldr	r3, [r7, #20]
 8006960:	6013      	str	r3, [r2, #0]
}
 8006962:	bf00      	nop
 8006964:	3718      	adds	r7, #24
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}
 800696a:	bf00      	nop
 800696c:	20000ef4 	.word	0x20000ef4
 8006970:	20000ef8 	.word	0x20000ef8

08006974 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b082      	sub	sp, #8
 8006978:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800697a:	f000 f96d 	bl	8006c58 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800697e:	4b15      	ldr	r3, [pc, #84]	@ (80069d4 <prvCheckForValidListAndQueue+0x60>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d120      	bne.n	80069c8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006986:	4814      	ldr	r0, [pc, #80]	@ (80069d8 <prvCheckForValidListAndQueue+0x64>)
 8006988:	f7fd fc44 	bl	8004214 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800698c:	4813      	ldr	r0, [pc, #76]	@ (80069dc <prvCheckForValidListAndQueue+0x68>)
 800698e:	f7fd fc41 	bl	8004214 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006992:	4b13      	ldr	r3, [pc, #76]	@ (80069e0 <prvCheckForValidListAndQueue+0x6c>)
 8006994:	4a10      	ldr	r2, [pc, #64]	@ (80069d8 <prvCheckForValidListAndQueue+0x64>)
 8006996:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006998:	4b12      	ldr	r3, [pc, #72]	@ (80069e4 <prvCheckForValidListAndQueue+0x70>)
 800699a:	4a10      	ldr	r2, [pc, #64]	@ (80069dc <prvCheckForValidListAndQueue+0x68>)
 800699c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800699e:	2300      	movs	r3, #0
 80069a0:	9300      	str	r3, [sp, #0]
 80069a2:	4b11      	ldr	r3, [pc, #68]	@ (80069e8 <prvCheckForValidListAndQueue+0x74>)
 80069a4:	4a11      	ldr	r2, [pc, #68]	@ (80069ec <prvCheckForValidListAndQueue+0x78>)
 80069a6:	2110      	movs	r1, #16
 80069a8:	200a      	movs	r0, #10
 80069aa:	f7fd fd51 	bl	8004450 <xQueueGenericCreateStatic>
 80069ae:	4603      	mov	r3, r0
 80069b0:	4a08      	ldr	r2, [pc, #32]	@ (80069d4 <prvCheckForValidListAndQueue+0x60>)
 80069b2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80069b4:	4b07      	ldr	r3, [pc, #28]	@ (80069d4 <prvCheckForValidListAndQueue+0x60>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d005      	beq.n	80069c8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80069bc:	4b05      	ldr	r3, [pc, #20]	@ (80069d4 <prvCheckForValidListAndQueue+0x60>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	490b      	ldr	r1, [pc, #44]	@ (80069f0 <prvCheckForValidListAndQueue+0x7c>)
 80069c2:	4618      	mov	r0, r3
 80069c4:	f7fe fc14 	bl	80051f0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80069c8:	f000 f978 	bl	8006cbc <vPortExitCritical>
}
 80069cc:	bf00      	nop
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}
 80069d2:	bf00      	nop
 80069d4:	20000efc 	.word	0x20000efc
 80069d8:	20000ecc 	.word	0x20000ecc
 80069dc:	20000ee0 	.word	0x20000ee0
 80069e0:	20000ef4 	.word	0x20000ef4
 80069e4:	20000ef8 	.word	0x20000ef8
 80069e8:	20000fa8 	.word	0x20000fa8
 80069ec:	20000f08 	.word	0x20000f08
 80069f0:	08008794 	.word	0x08008794

080069f4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80069f4:	b480      	push	{r7}
 80069f6:	b085      	sub	sp, #20
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	60f8      	str	r0, [r7, #12]
 80069fc:	60b9      	str	r1, [r7, #8]
 80069fe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	3b04      	subs	r3, #4
 8006a04:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006a0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	3b04      	subs	r3, #4
 8006a12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	f023 0201 	bic.w	r2, r3, #1
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	3b04      	subs	r3, #4
 8006a22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006a24:	4a0c      	ldr	r2, [pc, #48]	@ (8006a58 <pxPortInitialiseStack+0x64>)
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	3b14      	subs	r3, #20
 8006a2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006a30:	687a      	ldr	r2, [r7, #4]
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	3b04      	subs	r3, #4
 8006a3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	f06f 0202 	mvn.w	r2, #2
 8006a42:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	3b20      	subs	r3, #32
 8006a48:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	3714      	adds	r7, #20
 8006a50:	46bd      	mov	sp, r7
 8006a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a56:	4770      	bx	lr
 8006a58:	08006a5d 	.word	0x08006a5d

08006a5c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b085      	sub	sp, #20
 8006a60:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006a62:	2300      	movs	r3, #0
 8006a64:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006a66:	4b13      	ldr	r3, [pc, #76]	@ (8006ab4 <prvTaskExitError+0x58>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a6e:	d00b      	beq.n	8006a88 <prvTaskExitError+0x2c>
	__asm volatile
 8006a70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a74:	f383 8811 	msr	BASEPRI, r3
 8006a78:	f3bf 8f6f 	isb	sy
 8006a7c:	f3bf 8f4f 	dsb	sy
 8006a80:	60fb      	str	r3, [r7, #12]
}
 8006a82:	bf00      	nop
 8006a84:	bf00      	nop
 8006a86:	e7fd      	b.n	8006a84 <prvTaskExitError+0x28>
	__asm volatile
 8006a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a8c:	f383 8811 	msr	BASEPRI, r3
 8006a90:	f3bf 8f6f 	isb	sy
 8006a94:	f3bf 8f4f 	dsb	sy
 8006a98:	60bb      	str	r3, [r7, #8]
}
 8006a9a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006a9c:	bf00      	nop
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d0fc      	beq.n	8006a9e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006aa4:	bf00      	nop
 8006aa6:	bf00      	nop
 8006aa8:	3714      	adds	r7, #20
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab0:	4770      	bx	lr
 8006ab2:	bf00      	nop
 8006ab4:	20000010 	.word	0x20000010
	...

08006ac0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006ac0:	4b07      	ldr	r3, [pc, #28]	@ (8006ae0 <pxCurrentTCBConst2>)
 8006ac2:	6819      	ldr	r1, [r3, #0]
 8006ac4:	6808      	ldr	r0, [r1, #0]
 8006ac6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aca:	f380 8809 	msr	PSP, r0
 8006ace:	f3bf 8f6f 	isb	sy
 8006ad2:	f04f 0000 	mov.w	r0, #0
 8006ad6:	f380 8811 	msr	BASEPRI, r0
 8006ada:	4770      	bx	lr
 8006adc:	f3af 8000 	nop.w

08006ae0 <pxCurrentTCBConst2>:
 8006ae0:	200009cc 	.word	0x200009cc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006ae4:	bf00      	nop
 8006ae6:	bf00      	nop

08006ae8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006ae8:	4808      	ldr	r0, [pc, #32]	@ (8006b0c <prvPortStartFirstTask+0x24>)
 8006aea:	6800      	ldr	r0, [r0, #0]
 8006aec:	6800      	ldr	r0, [r0, #0]
 8006aee:	f380 8808 	msr	MSP, r0
 8006af2:	f04f 0000 	mov.w	r0, #0
 8006af6:	f380 8814 	msr	CONTROL, r0
 8006afa:	b662      	cpsie	i
 8006afc:	b661      	cpsie	f
 8006afe:	f3bf 8f4f 	dsb	sy
 8006b02:	f3bf 8f6f 	isb	sy
 8006b06:	df00      	svc	0
 8006b08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006b0a:	bf00      	nop
 8006b0c:	e000ed08 	.word	0xe000ed08

08006b10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b086      	sub	sp, #24
 8006b14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006b16:	4b47      	ldr	r3, [pc, #284]	@ (8006c34 <xPortStartScheduler+0x124>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4a47      	ldr	r2, [pc, #284]	@ (8006c38 <xPortStartScheduler+0x128>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d10b      	bne.n	8006b38 <xPortStartScheduler+0x28>
	__asm volatile
 8006b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b24:	f383 8811 	msr	BASEPRI, r3
 8006b28:	f3bf 8f6f 	isb	sy
 8006b2c:	f3bf 8f4f 	dsb	sy
 8006b30:	60fb      	str	r3, [r7, #12]
}
 8006b32:	bf00      	nop
 8006b34:	bf00      	nop
 8006b36:	e7fd      	b.n	8006b34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006b38:	4b3e      	ldr	r3, [pc, #248]	@ (8006c34 <xPortStartScheduler+0x124>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4a3f      	ldr	r2, [pc, #252]	@ (8006c3c <xPortStartScheduler+0x12c>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d10b      	bne.n	8006b5a <xPortStartScheduler+0x4a>
	__asm volatile
 8006b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b46:	f383 8811 	msr	BASEPRI, r3
 8006b4a:	f3bf 8f6f 	isb	sy
 8006b4e:	f3bf 8f4f 	dsb	sy
 8006b52:	613b      	str	r3, [r7, #16]
}
 8006b54:	bf00      	nop
 8006b56:	bf00      	nop
 8006b58:	e7fd      	b.n	8006b56 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006b5a:	4b39      	ldr	r3, [pc, #228]	@ (8006c40 <xPortStartScheduler+0x130>)
 8006b5c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	781b      	ldrb	r3, [r3, #0]
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	22ff      	movs	r2, #255	@ 0xff
 8006b6a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	781b      	ldrb	r3, [r3, #0]
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006b74:	78fb      	ldrb	r3, [r7, #3]
 8006b76:	b2db      	uxtb	r3, r3
 8006b78:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006b7c:	b2da      	uxtb	r2, r3
 8006b7e:	4b31      	ldr	r3, [pc, #196]	@ (8006c44 <xPortStartScheduler+0x134>)
 8006b80:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006b82:	4b31      	ldr	r3, [pc, #196]	@ (8006c48 <xPortStartScheduler+0x138>)
 8006b84:	2207      	movs	r2, #7
 8006b86:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006b88:	e009      	b.n	8006b9e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006b8a:	4b2f      	ldr	r3, [pc, #188]	@ (8006c48 <xPortStartScheduler+0x138>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	3b01      	subs	r3, #1
 8006b90:	4a2d      	ldr	r2, [pc, #180]	@ (8006c48 <xPortStartScheduler+0x138>)
 8006b92:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006b94:	78fb      	ldrb	r3, [r7, #3]
 8006b96:	b2db      	uxtb	r3, r3
 8006b98:	005b      	lsls	r3, r3, #1
 8006b9a:	b2db      	uxtb	r3, r3
 8006b9c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006b9e:	78fb      	ldrb	r3, [r7, #3]
 8006ba0:	b2db      	uxtb	r3, r3
 8006ba2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ba6:	2b80      	cmp	r3, #128	@ 0x80
 8006ba8:	d0ef      	beq.n	8006b8a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006baa:	4b27      	ldr	r3, [pc, #156]	@ (8006c48 <xPortStartScheduler+0x138>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f1c3 0307 	rsb	r3, r3, #7
 8006bb2:	2b04      	cmp	r3, #4
 8006bb4:	d00b      	beq.n	8006bce <xPortStartScheduler+0xbe>
	__asm volatile
 8006bb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bba:	f383 8811 	msr	BASEPRI, r3
 8006bbe:	f3bf 8f6f 	isb	sy
 8006bc2:	f3bf 8f4f 	dsb	sy
 8006bc6:	60bb      	str	r3, [r7, #8]
}
 8006bc8:	bf00      	nop
 8006bca:	bf00      	nop
 8006bcc:	e7fd      	b.n	8006bca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006bce:	4b1e      	ldr	r3, [pc, #120]	@ (8006c48 <xPortStartScheduler+0x138>)
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	021b      	lsls	r3, r3, #8
 8006bd4:	4a1c      	ldr	r2, [pc, #112]	@ (8006c48 <xPortStartScheduler+0x138>)
 8006bd6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8006c48 <xPortStartScheduler+0x138>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006be0:	4a19      	ldr	r2, [pc, #100]	@ (8006c48 <xPortStartScheduler+0x138>)
 8006be2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	b2da      	uxtb	r2, r3
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006bec:	4b17      	ldr	r3, [pc, #92]	@ (8006c4c <xPortStartScheduler+0x13c>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4a16      	ldr	r2, [pc, #88]	@ (8006c4c <xPortStartScheduler+0x13c>)
 8006bf2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006bf6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006bf8:	4b14      	ldr	r3, [pc, #80]	@ (8006c4c <xPortStartScheduler+0x13c>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a13      	ldr	r2, [pc, #76]	@ (8006c4c <xPortStartScheduler+0x13c>)
 8006bfe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006c02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006c04:	f000 f8da 	bl	8006dbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006c08:	4b11      	ldr	r3, [pc, #68]	@ (8006c50 <xPortStartScheduler+0x140>)
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006c0e:	f000 f8f9 	bl	8006e04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006c12:	4b10      	ldr	r3, [pc, #64]	@ (8006c54 <xPortStartScheduler+0x144>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4a0f      	ldr	r2, [pc, #60]	@ (8006c54 <xPortStartScheduler+0x144>)
 8006c18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006c1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006c1e:	f7ff ff63 	bl	8006ae8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006c22:	f7fe ff1d 	bl	8005a60 <vTaskSwitchContext>
	prvTaskExitError();
 8006c26:	f7ff ff19 	bl	8006a5c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006c2a:	2300      	movs	r3, #0
}
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	3718      	adds	r7, #24
 8006c30:	46bd      	mov	sp, r7
 8006c32:	bd80      	pop	{r7, pc}
 8006c34:	e000ed00 	.word	0xe000ed00
 8006c38:	410fc271 	.word	0x410fc271
 8006c3c:	410fc270 	.word	0x410fc270
 8006c40:	e000e400 	.word	0xe000e400
 8006c44:	20000ff8 	.word	0x20000ff8
 8006c48:	20000ffc 	.word	0x20000ffc
 8006c4c:	e000ed20 	.word	0xe000ed20
 8006c50:	20000010 	.word	0x20000010
 8006c54:	e000ef34 	.word	0xe000ef34

08006c58 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b083      	sub	sp, #12
 8006c5c:	af00      	add	r7, sp, #0
	__asm volatile
 8006c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c62:	f383 8811 	msr	BASEPRI, r3
 8006c66:	f3bf 8f6f 	isb	sy
 8006c6a:	f3bf 8f4f 	dsb	sy
 8006c6e:	607b      	str	r3, [r7, #4]
}
 8006c70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006c72:	4b10      	ldr	r3, [pc, #64]	@ (8006cb4 <vPortEnterCritical+0x5c>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	3301      	adds	r3, #1
 8006c78:	4a0e      	ldr	r2, [pc, #56]	@ (8006cb4 <vPortEnterCritical+0x5c>)
 8006c7a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006c7c:	4b0d      	ldr	r3, [pc, #52]	@ (8006cb4 <vPortEnterCritical+0x5c>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d110      	bne.n	8006ca6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006c84:	4b0c      	ldr	r3, [pc, #48]	@ (8006cb8 <vPortEnterCritical+0x60>)
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	b2db      	uxtb	r3, r3
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d00b      	beq.n	8006ca6 <vPortEnterCritical+0x4e>
	__asm volatile
 8006c8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c92:	f383 8811 	msr	BASEPRI, r3
 8006c96:	f3bf 8f6f 	isb	sy
 8006c9a:	f3bf 8f4f 	dsb	sy
 8006c9e:	603b      	str	r3, [r7, #0]
}
 8006ca0:	bf00      	nop
 8006ca2:	bf00      	nop
 8006ca4:	e7fd      	b.n	8006ca2 <vPortEnterCritical+0x4a>
	}
}
 8006ca6:	bf00      	nop
 8006ca8:	370c      	adds	r7, #12
 8006caa:	46bd      	mov	sp, r7
 8006cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb0:	4770      	bx	lr
 8006cb2:	bf00      	nop
 8006cb4:	20000010 	.word	0x20000010
 8006cb8:	e000ed04 	.word	0xe000ed04

08006cbc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006cbc:	b480      	push	{r7}
 8006cbe:	b083      	sub	sp, #12
 8006cc0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006cc2:	4b12      	ldr	r3, [pc, #72]	@ (8006d0c <vPortExitCritical+0x50>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d10b      	bne.n	8006ce2 <vPortExitCritical+0x26>
	__asm volatile
 8006cca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cce:	f383 8811 	msr	BASEPRI, r3
 8006cd2:	f3bf 8f6f 	isb	sy
 8006cd6:	f3bf 8f4f 	dsb	sy
 8006cda:	607b      	str	r3, [r7, #4]
}
 8006cdc:	bf00      	nop
 8006cde:	bf00      	nop
 8006ce0:	e7fd      	b.n	8006cde <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006ce2:	4b0a      	ldr	r3, [pc, #40]	@ (8006d0c <vPortExitCritical+0x50>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	3b01      	subs	r3, #1
 8006ce8:	4a08      	ldr	r2, [pc, #32]	@ (8006d0c <vPortExitCritical+0x50>)
 8006cea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006cec:	4b07      	ldr	r3, [pc, #28]	@ (8006d0c <vPortExitCritical+0x50>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d105      	bne.n	8006d00 <vPortExitCritical+0x44>
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	f383 8811 	msr	BASEPRI, r3
}
 8006cfe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006d00:	bf00      	nop
 8006d02:	370c      	adds	r7, #12
 8006d04:	46bd      	mov	sp, r7
 8006d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0a:	4770      	bx	lr
 8006d0c:	20000010 	.word	0x20000010

08006d10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006d10:	f3ef 8009 	mrs	r0, PSP
 8006d14:	f3bf 8f6f 	isb	sy
 8006d18:	4b15      	ldr	r3, [pc, #84]	@ (8006d70 <pxCurrentTCBConst>)
 8006d1a:	681a      	ldr	r2, [r3, #0]
 8006d1c:	f01e 0f10 	tst.w	lr, #16
 8006d20:	bf08      	it	eq
 8006d22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006d26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d2a:	6010      	str	r0, [r2, #0]
 8006d2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006d30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006d34:	f380 8811 	msr	BASEPRI, r0
 8006d38:	f3bf 8f4f 	dsb	sy
 8006d3c:	f3bf 8f6f 	isb	sy
 8006d40:	f7fe fe8e 	bl	8005a60 <vTaskSwitchContext>
 8006d44:	f04f 0000 	mov.w	r0, #0
 8006d48:	f380 8811 	msr	BASEPRI, r0
 8006d4c:	bc09      	pop	{r0, r3}
 8006d4e:	6819      	ldr	r1, [r3, #0]
 8006d50:	6808      	ldr	r0, [r1, #0]
 8006d52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d56:	f01e 0f10 	tst.w	lr, #16
 8006d5a:	bf08      	it	eq
 8006d5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006d60:	f380 8809 	msr	PSP, r0
 8006d64:	f3bf 8f6f 	isb	sy
 8006d68:	4770      	bx	lr
 8006d6a:	bf00      	nop
 8006d6c:	f3af 8000 	nop.w

08006d70 <pxCurrentTCBConst>:
 8006d70:	200009cc 	.word	0x200009cc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006d74:	bf00      	nop
 8006d76:	bf00      	nop

08006d78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b082      	sub	sp, #8
 8006d7c:	af00      	add	r7, sp, #0
	__asm volatile
 8006d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d82:	f383 8811 	msr	BASEPRI, r3
 8006d86:	f3bf 8f6f 	isb	sy
 8006d8a:	f3bf 8f4f 	dsb	sy
 8006d8e:	607b      	str	r3, [r7, #4]
}
 8006d90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006d92:	f7fe fdab 	bl	80058ec <xTaskIncrementTick>
 8006d96:	4603      	mov	r3, r0
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d003      	beq.n	8006da4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006d9c:	4b06      	ldr	r3, [pc, #24]	@ (8006db8 <xPortSysTickHandler+0x40>)
 8006d9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006da2:	601a      	str	r2, [r3, #0]
 8006da4:	2300      	movs	r3, #0
 8006da6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	f383 8811 	msr	BASEPRI, r3
}
 8006dae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006db0:	bf00      	nop
 8006db2:	3708      	adds	r7, #8
 8006db4:	46bd      	mov	sp, r7
 8006db6:	bd80      	pop	{r7, pc}
 8006db8:	e000ed04 	.word	0xe000ed04

08006dbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8006df0 <vPortSetupTimerInterrupt+0x34>)
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006dc6:	4b0b      	ldr	r3, [pc, #44]	@ (8006df4 <vPortSetupTimerInterrupt+0x38>)
 8006dc8:	2200      	movs	r2, #0
 8006dca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006dcc:	4b0a      	ldr	r3, [pc, #40]	@ (8006df8 <vPortSetupTimerInterrupt+0x3c>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4a0a      	ldr	r2, [pc, #40]	@ (8006dfc <vPortSetupTimerInterrupt+0x40>)
 8006dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8006dd6:	099b      	lsrs	r3, r3, #6
 8006dd8:	4a09      	ldr	r2, [pc, #36]	@ (8006e00 <vPortSetupTimerInterrupt+0x44>)
 8006dda:	3b01      	subs	r3, #1
 8006ddc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006dde:	4b04      	ldr	r3, [pc, #16]	@ (8006df0 <vPortSetupTimerInterrupt+0x34>)
 8006de0:	2207      	movs	r2, #7
 8006de2:	601a      	str	r2, [r3, #0]
}
 8006de4:	bf00      	nop
 8006de6:	46bd      	mov	sp, r7
 8006de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dec:	4770      	bx	lr
 8006dee:	bf00      	nop
 8006df0:	e000e010 	.word	0xe000e010
 8006df4:	e000e018 	.word	0xe000e018
 8006df8:	20000004 	.word	0x20000004
 8006dfc:	10624dd3 	.word	0x10624dd3
 8006e00:	e000e014 	.word	0xe000e014

08006e04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006e04:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006e14 <vPortEnableVFP+0x10>
 8006e08:	6801      	ldr	r1, [r0, #0]
 8006e0a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006e0e:	6001      	str	r1, [r0, #0]
 8006e10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006e12:	bf00      	nop
 8006e14:	e000ed88 	.word	0xe000ed88

08006e18 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006e18:	b480      	push	{r7}
 8006e1a:	b085      	sub	sp, #20
 8006e1c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006e1e:	f3ef 8305 	mrs	r3, IPSR
 8006e22:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2b0f      	cmp	r3, #15
 8006e28:	d915      	bls.n	8006e56 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006e2a:	4a18      	ldr	r2, [pc, #96]	@ (8006e8c <vPortValidateInterruptPriority+0x74>)
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	4413      	add	r3, r2
 8006e30:	781b      	ldrb	r3, [r3, #0]
 8006e32:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006e34:	4b16      	ldr	r3, [pc, #88]	@ (8006e90 <vPortValidateInterruptPriority+0x78>)
 8006e36:	781b      	ldrb	r3, [r3, #0]
 8006e38:	7afa      	ldrb	r2, [r7, #11]
 8006e3a:	429a      	cmp	r2, r3
 8006e3c:	d20b      	bcs.n	8006e56 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e42:	f383 8811 	msr	BASEPRI, r3
 8006e46:	f3bf 8f6f 	isb	sy
 8006e4a:	f3bf 8f4f 	dsb	sy
 8006e4e:	607b      	str	r3, [r7, #4]
}
 8006e50:	bf00      	nop
 8006e52:	bf00      	nop
 8006e54:	e7fd      	b.n	8006e52 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006e56:	4b0f      	ldr	r3, [pc, #60]	@ (8006e94 <vPortValidateInterruptPriority+0x7c>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8006e98 <vPortValidateInterruptPriority+0x80>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	429a      	cmp	r2, r3
 8006e64:	d90b      	bls.n	8006e7e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006e66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e6a:	f383 8811 	msr	BASEPRI, r3
 8006e6e:	f3bf 8f6f 	isb	sy
 8006e72:	f3bf 8f4f 	dsb	sy
 8006e76:	603b      	str	r3, [r7, #0]
}
 8006e78:	bf00      	nop
 8006e7a:	bf00      	nop
 8006e7c:	e7fd      	b.n	8006e7a <vPortValidateInterruptPriority+0x62>
	}
 8006e7e:	bf00      	nop
 8006e80:	3714      	adds	r7, #20
 8006e82:	46bd      	mov	sp, r7
 8006e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e88:	4770      	bx	lr
 8006e8a:	bf00      	nop
 8006e8c:	e000e3f0 	.word	0xe000e3f0
 8006e90:	20000ff8 	.word	0x20000ff8
 8006e94:	e000ed0c 	.word	0xe000ed0c
 8006e98:	20000ffc 	.word	0x20000ffc

08006e9c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b08a      	sub	sp, #40	@ 0x28
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006ea8:	f7fe fc64 	bl	8005774 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006eac:	4b5c      	ldr	r3, [pc, #368]	@ (8007020 <pvPortMalloc+0x184>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d101      	bne.n	8006eb8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006eb4:	f000 f924 	bl	8007100 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006eb8:	4b5a      	ldr	r3, [pc, #360]	@ (8007024 <pvPortMalloc+0x188>)
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	4013      	ands	r3, r2
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	f040 8095 	bne.w	8006ff0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d01e      	beq.n	8006f0a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006ecc:	2208      	movs	r2, #8
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	4413      	add	r3, r2
 8006ed2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	f003 0307 	and.w	r3, r3, #7
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d015      	beq.n	8006f0a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f023 0307 	bic.w	r3, r3, #7
 8006ee4:	3308      	adds	r3, #8
 8006ee6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	f003 0307 	and.w	r3, r3, #7
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d00b      	beq.n	8006f0a <pvPortMalloc+0x6e>
	__asm volatile
 8006ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ef6:	f383 8811 	msr	BASEPRI, r3
 8006efa:	f3bf 8f6f 	isb	sy
 8006efe:	f3bf 8f4f 	dsb	sy
 8006f02:	617b      	str	r3, [r7, #20]
}
 8006f04:	bf00      	nop
 8006f06:	bf00      	nop
 8006f08:	e7fd      	b.n	8006f06 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d06f      	beq.n	8006ff0 <pvPortMalloc+0x154>
 8006f10:	4b45      	ldr	r3, [pc, #276]	@ (8007028 <pvPortMalloc+0x18c>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	687a      	ldr	r2, [r7, #4]
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d86a      	bhi.n	8006ff0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006f1a:	4b44      	ldr	r3, [pc, #272]	@ (800702c <pvPortMalloc+0x190>)
 8006f1c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006f1e:	4b43      	ldr	r3, [pc, #268]	@ (800702c <pvPortMalloc+0x190>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006f24:	e004      	b.n	8006f30 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f28:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	687a      	ldr	r2, [r7, #4]
 8006f36:	429a      	cmp	r2, r3
 8006f38:	d903      	bls.n	8006f42 <pvPortMalloc+0xa6>
 8006f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d1f1      	bne.n	8006f26 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006f42:	4b37      	ldr	r3, [pc, #220]	@ (8007020 <pvPortMalloc+0x184>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d051      	beq.n	8006ff0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006f4c:	6a3b      	ldr	r3, [r7, #32]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	2208      	movs	r2, #8
 8006f52:	4413      	add	r3, r2
 8006f54:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f58:	681a      	ldr	r2, [r3, #0]
 8006f5a:	6a3b      	ldr	r3, [r7, #32]
 8006f5c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f60:	685a      	ldr	r2, [r3, #4]
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	1ad2      	subs	r2, r2, r3
 8006f66:	2308      	movs	r3, #8
 8006f68:	005b      	lsls	r3, r3, #1
 8006f6a:	429a      	cmp	r2, r3
 8006f6c:	d920      	bls.n	8006fb0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006f6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	4413      	add	r3, r2
 8006f74:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006f76:	69bb      	ldr	r3, [r7, #24]
 8006f78:	f003 0307 	and.w	r3, r3, #7
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d00b      	beq.n	8006f98 <pvPortMalloc+0xfc>
	__asm volatile
 8006f80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f84:	f383 8811 	msr	BASEPRI, r3
 8006f88:	f3bf 8f6f 	isb	sy
 8006f8c:	f3bf 8f4f 	dsb	sy
 8006f90:	613b      	str	r3, [r7, #16]
}
 8006f92:	bf00      	nop
 8006f94:	bf00      	nop
 8006f96:	e7fd      	b.n	8006f94 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f9a:	685a      	ldr	r2, [r3, #4]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	1ad2      	subs	r2, r2, r3
 8006fa0:	69bb      	ldr	r3, [r7, #24]
 8006fa2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fa6:	687a      	ldr	r2, [r7, #4]
 8006fa8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006faa:	69b8      	ldr	r0, [r7, #24]
 8006fac:	f000 f90a 	bl	80071c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006fb0:	4b1d      	ldr	r3, [pc, #116]	@ (8007028 <pvPortMalloc+0x18c>)
 8006fb2:	681a      	ldr	r2, [r3, #0]
 8006fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	1ad3      	subs	r3, r2, r3
 8006fba:	4a1b      	ldr	r2, [pc, #108]	@ (8007028 <pvPortMalloc+0x18c>)
 8006fbc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006fbe:	4b1a      	ldr	r3, [pc, #104]	@ (8007028 <pvPortMalloc+0x18c>)
 8006fc0:	681a      	ldr	r2, [r3, #0]
 8006fc2:	4b1b      	ldr	r3, [pc, #108]	@ (8007030 <pvPortMalloc+0x194>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	d203      	bcs.n	8006fd2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006fca:	4b17      	ldr	r3, [pc, #92]	@ (8007028 <pvPortMalloc+0x18c>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	4a18      	ldr	r2, [pc, #96]	@ (8007030 <pvPortMalloc+0x194>)
 8006fd0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fd4:	685a      	ldr	r2, [r3, #4]
 8006fd6:	4b13      	ldr	r3, [pc, #76]	@ (8007024 <pvPortMalloc+0x188>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	431a      	orrs	r2, r3
 8006fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fde:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006fe6:	4b13      	ldr	r3, [pc, #76]	@ (8007034 <pvPortMalloc+0x198>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	3301      	adds	r3, #1
 8006fec:	4a11      	ldr	r2, [pc, #68]	@ (8007034 <pvPortMalloc+0x198>)
 8006fee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006ff0:	f7fe fbce 	bl	8005790 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ff4:	69fb      	ldr	r3, [r7, #28]
 8006ff6:	f003 0307 	and.w	r3, r3, #7
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d00b      	beq.n	8007016 <pvPortMalloc+0x17a>
	__asm volatile
 8006ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007002:	f383 8811 	msr	BASEPRI, r3
 8007006:	f3bf 8f6f 	isb	sy
 800700a:	f3bf 8f4f 	dsb	sy
 800700e:	60fb      	str	r3, [r7, #12]
}
 8007010:	bf00      	nop
 8007012:	bf00      	nop
 8007014:	e7fd      	b.n	8007012 <pvPortMalloc+0x176>
	return pvReturn;
 8007016:	69fb      	ldr	r3, [r7, #28]
}
 8007018:	4618      	mov	r0, r3
 800701a:	3728      	adds	r7, #40	@ 0x28
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}
 8007020:	20004c08 	.word	0x20004c08
 8007024:	20004c1c 	.word	0x20004c1c
 8007028:	20004c0c 	.word	0x20004c0c
 800702c:	20004c00 	.word	0x20004c00
 8007030:	20004c10 	.word	0x20004c10
 8007034:	20004c14 	.word	0x20004c14

08007038 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b086      	sub	sp, #24
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d04f      	beq.n	80070ea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800704a:	2308      	movs	r3, #8
 800704c:	425b      	negs	r3, r3
 800704e:	697a      	ldr	r2, [r7, #20]
 8007050:	4413      	add	r3, r2
 8007052:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	685a      	ldr	r2, [r3, #4]
 800705c:	4b25      	ldr	r3, [pc, #148]	@ (80070f4 <vPortFree+0xbc>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	4013      	ands	r3, r2
 8007062:	2b00      	cmp	r3, #0
 8007064:	d10b      	bne.n	800707e <vPortFree+0x46>
	__asm volatile
 8007066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800706a:	f383 8811 	msr	BASEPRI, r3
 800706e:	f3bf 8f6f 	isb	sy
 8007072:	f3bf 8f4f 	dsb	sy
 8007076:	60fb      	str	r3, [r7, #12]
}
 8007078:	bf00      	nop
 800707a:	bf00      	nop
 800707c:	e7fd      	b.n	800707a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d00b      	beq.n	800709e <vPortFree+0x66>
	__asm volatile
 8007086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800708a:	f383 8811 	msr	BASEPRI, r3
 800708e:	f3bf 8f6f 	isb	sy
 8007092:	f3bf 8f4f 	dsb	sy
 8007096:	60bb      	str	r3, [r7, #8]
}
 8007098:	bf00      	nop
 800709a:	bf00      	nop
 800709c:	e7fd      	b.n	800709a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	685a      	ldr	r2, [r3, #4]
 80070a2:	4b14      	ldr	r3, [pc, #80]	@ (80070f4 <vPortFree+0xbc>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4013      	ands	r3, r2
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d01e      	beq.n	80070ea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80070ac:	693b      	ldr	r3, [r7, #16]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d11a      	bne.n	80070ea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80070b4:	693b      	ldr	r3, [r7, #16]
 80070b6:	685a      	ldr	r2, [r3, #4]
 80070b8:	4b0e      	ldr	r3, [pc, #56]	@ (80070f4 <vPortFree+0xbc>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	43db      	mvns	r3, r3
 80070be:	401a      	ands	r2, r3
 80070c0:	693b      	ldr	r3, [r7, #16]
 80070c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80070c4:	f7fe fb56 	bl	8005774 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	685a      	ldr	r2, [r3, #4]
 80070cc:	4b0a      	ldr	r3, [pc, #40]	@ (80070f8 <vPortFree+0xc0>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4413      	add	r3, r2
 80070d2:	4a09      	ldr	r2, [pc, #36]	@ (80070f8 <vPortFree+0xc0>)
 80070d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80070d6:	6938      	ldr	r0, [r7, #16]
 80070d8:	f000 f874 	bl	80071c4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80070dc:	4b07      	ldr	r3, [pc, #28]	@ (80070fc <vPortFree+0xc4>)
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	3301      	adds	r3, #1
 80070e2:	4a06      	ldr	r2, [pc, #24]	@ (80070fc <vPortFree+0xc4>)
 80070e4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80070e6:	f7fe fb53 	bl	8005790 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80070ea:	bf00      	nop
 80070ec:	3718      	adds	r7, #24
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}
 80070f2:	bf00      	nop
 80070f4:	20004c1c 	.word	0x20004c1c
 80070f8:	20004c0c 	.word	0x20004c0c
 80070fc:	20004c18 	.word	0x20004c18

08007100 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007100:	b480      	push	{r7}
 8007102:	b085      	sub	sp, #20
 8007104:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007106:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800710a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800710c:	4b27      	ldr	r3, [pc, #156]	@ (80071ac <prvHeapInit+0xac>)
 800710e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f003 0307 	and.w	r3, r3, #7
 8007116:	2b00      	cmp	r3, #0
 8007118:	d00c      	beq.n	8007134 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	3307      	adds	r3, #7
 800711e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	f023 0307 	bic.w	r3, r3, #7
 8007126:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007128:	68ba      	ldr	r2, [r7, #8]
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	1ad3      	subs	r3, r2, r3
 800712e:	4a1f      	ldr	r2, [pc, #124]	@ (80071ac <prvHeapInit+0xac>)
 8007130:	4413      	add	r3, r2
 8007132:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007138:	4a1d      	ldr	r2, [pc, #116]	@ (80071b0 <prvHeapInit+0xb0>)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800713e:	4b1c      	ldr	r3, [pc, #112]	@ (80071b0 <prvHeapInit+0xb0>)
 8007140:	2200      	movs	r2, #0
 8007142:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	68ba      	ldr	r2, [r7, #8]
 8007148:	4413      	add	r3, r2
 800714a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800714c:	2208      	movs	r2, #8
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	1a9b      	subs	r3, r3, r2
 8007152:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	f023 0307 	bic.w	r3, r3, #7
 800715a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	4a15      	ldr	r2, [pc, #84]	@ (80071b4 <prvHeapInit+0xb4>)
 8007160:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007162:	4b14      	ldr	r3, [pc, #80]	@ (80071b4 <prvHeapInit+0xb4>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	2200      	movs	r2, #0
 8007168:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800716a:	4b12      	ldr	r3, [pc, #72]	@ (80071b4 <prvHeapInit+0xb4>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	2200      	movs	r2, #0
 8007170:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	68fa      	ldr	r2, [r7, #12]
 800717a:	1ad2      	subs	r2, r2, r3
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007180:	4b0c      	ldr	r3, [pc, #48]	@ (80071b4 <prvHeapInit+0xb4>)
 8007182:	681a      	ldr	r2, [r3, #0]
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	4a0a      	ldr	r2, [pc, #40]	@ (80071b8 <prvHeapInit+0xb8>)
 800718e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	4a09      	ldr	r2, [pc, #36]	@ (80071bc <prvHeapInit+0xbc>)
 8007196:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007198:	4b09      	ldr	r3, [pc, #36]	@ (80071c0 <prvHeapInit+0xc0>)
 800719a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800719e:	601a      	str	r2, [r3, #0]
}
 80071a0:	bf00      	nop
 80071a2:	3714      	adds	r7, #20
 80071a4:	46bd      	mov	sp, r7
 80071a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071aa:	4770      	bx	lr
 80071ac:	20001000 	.word	0x20001000
 80071b0:	20004c00 	.word	0x20004c00
 80071b4:	20004c08 	.word	0x20004c08
 80071b8:	20004c10 	.word	0x20004c10
 80071bc:	20004c0c 	.word	0x20004c0c
 80071c0:	20004c1c 	.word	0x20004c1c

080071c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80071c4:	b480      	push	{r7}
 80071c6:	b085      	sub	sp, #20
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80071cc:	4b28      	ldr	r3, [pc, #160]	@ (8007270 <prvInsertBlockIntoFreeList+0xac>)
 80071ce:	60fb      	str	r3, [r7, #12]
 80071d0:	e002      	b.n	80071d8 <prvInsertBlockIntoFreeList+0x14>
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	60fb      	str	r3, [r7, #12]
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	687a      	ldr	r2, [r7, #4]
 80071de:	429a      	cmp	r2, r3
 80071e0:	d8f7      	bhi.n	80071d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	685b      	ldr	r3, [r3, #4]
 80071ea:	68ba      	ldr	r2, [r7, #8]
 80071ec:	4413      	add	r3, r2
 80071ee:	687a      	ldr	r2, [r7, #4]
 80071f0:	429a      	cmp	r2, r3
 80071f2:	d108      	bne.n	8007206 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	685a      	ldr	r2, [r3, #4]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	685b      	ldr	r3, [r3, #4]
 80071fc:	441a      	add	r2, r3
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	68ba      	ldr	r2, [r7, #8]
 8007210:	441a      	add	r2, r3
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	429a      	cmp	r2, r3
 8007218:	d118      	bne.n	800724c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681a      	ldr	r2, [r3, #0]
 800721e:	4b15      	ldr	r3, [pc, #84]	@ (8007274 <prvInsertBlockIntoFreeList+0xb0>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	429a      	cmp	r2, r3
 8007224:	d00d      	beq.n	8007242 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	685a      	ldr	r2, [r3, #4]
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	685b      	ldr	r3, [r3, #4]
 8007230:	441a      	add	r2, r3
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	681a      	ldr	r2, [r3, #0]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	601a      	str	r2, [r3, #0]
 8007240:	e008      	b.n	8007254 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007242:	4b0c      	ldr	r3, [pc, #48]	@ (8007274 <prvInsertBlockIntoFreeList+0xb0>)
 8007244:	681a      	ldr	r2, [r3, #0]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	601a      	str	r2, [r3, #0]
 800724a:	e003      	b.n	8007254 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681a      	ldr	r2, [r3, #0]
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007254:	68fa      	ldr	r2, [r7, #12]
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	429a      	cmp	r2, r3
 800725a:	d002      	beq.n	8007262 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	687a      	ldr	r2, [r7, #4]
 8007260:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007262:	bf00      	nop
 8007264:	3714      	adds	r7, #20
 8007266:	46bd      	mov	sp, r7
 8007268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726c:	4770      	bx	lr
 800726e:	bf00      	nop
 8007270:	20004c00 	.word	0x20004c00
 8007274:	20004c08 	.word	0x20004c08

08007278 <std>:
 8007278:	2300      	movs	r3, #0
 800727a:	b510      	push	{r4, lr}
 800727c:	4604      	mov	r4, r0
 800727e:	e9c0 3300 	strd	r3, r3, [r0]
 8007282:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007286:	6083      	str	r3, [r0, #8]
 8007288:	8181      	strh	r1, [r0, #12]
 800728a:	6643      	str	r3, [r0, #100]	@ 0x64
 800728c:	81c2      	strh	r2, [r0, #14]
 800728e:	6183      	str	r3, [r0, #24]
 8007290:	4619      	mov	r1, r3
 8007292:	2208      	movs	r2, #8
 8007294:	305c      	adds	r0, #92	@ 0x5c
 8007296:	f000 fa2f 	bl	80076f8 <memset>
 800729a:	4b0d      	ldr	r3, [pc, #52]	@ (80072d0 <std+0x58>)
 800729c:	6263      	str	r3, [r4, #36]	@ 0x24
 800729e:	4b0d      	ldr	r3, [pc, #52]	@ (80072d4 <std+0x5c>)
 80072a0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80072a2:	4b0d      	ldr	r3, [pc, #52]	@ (80072d8 <std+0x60>)
 80072a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80072a6:	4b0d      	ldr	r3, [pc, #52]	@ (80072dc <std+0x64>)
 80072a8:	6323      	str	r3, [r4, #48]	@ 0x30
 80072aa:	4b0d      	ldr	r3, [pc, #52]	@ (80072e0 <std+0x68>)
 80072ac:	6224      	str	r4, [r4, #32]
 80072ae:	429c      	cmp	r4, r3
 80072b0:	d006      	beq.n	80072c0 <std+0x48>
 80072b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80072b6:	4294      	cmp	r4, r2
 80072b8:	d002      	beq.n	80072c0 <std+0x48>
 80072ba:	33d0      	adds	r3, #208	@ 0xd0
 80072bc:	429c      	cmp	r4, r3
 80072be:	d105      	bne.n	80072cc <std+0x54>
 80072c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80072c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072c8:	f000 baec 	b.w	80078a4 <__retarget_lock_init_recursive>
 80072cc:	bd10      	pop	{r4, pc}
 80072ce:	bf00      	nop
 80072d0:	08007549 	.word	0x08007549
 80072d4:	0800756b 	.word	0x0800756b
 80072d8:	080075a3 	.word	0x080075a3
 80072dc:	080075c7 	.word	0x080075c7
 80072e0:	20004c20 	.word	0x20004c20

080072e4 <stdio_exit_handler>:
 80072e4:	4a02      	ldr	r2, [pc, #8]	@ (80072f0 <stdio_exit_handler+0xc>)
 80072e6:	4903      	ldr	r1, [pc, #12]	@ (80072f4 <stdio_exit_handler+0x10>)
 80072e8:	4803      	ldr	r0, [pc, #12]	@ (80072f8 <stdio_exit_handler+0x14>)
 80072ea:	f000 b869 	b.w	80073c0 <_fwalk_sglue>
 80072ee:	bf00      	nop
 80072f0:	20000014 	.word	0x20000014
 80072f4:	0800840d 	.word	0x0800840d
 80072f8:	20000024 	.word	0x20000024

080072fc <cleanup_stdio>:
 80072fc:	6841      	ldr	r1, [r0, #4]
 80072fe:	4b0c      	ldr	r3, [pc, #48]	@ (8007330 <cleanup_stdio+0x34>)
 8007300:	4299      	cmp	r1, r3
 8007302:	b510      	push	{r4, lr}
 8007304:	4604      	mov	r4, r0
 8007306:	d001      	beq.n	800730c <cleanup_stdio+0x10>
 8007308:	f001 f880 	bl	800840c <_fflush_r>
 800730c:	68a1      	ldr	r1, [r4, #8]
 800730e:	4b09      	ldr	r3, [pc, #36]	@ (8007334 <cleanup_stdio+0x38>)
 8007310:	4299      	cmp	r1, r3
 8007312:	d002      	beq.n	800731a <cleanup_stdio+0x1e>
 8007314:	4620      	mov	r0, r4
 8007316:	f001 f879 	bl	800840c <_fflush_r>
 800731a:	68e1      	ldr	r1, [r4, #12]
 800731c:	4b06      	ldr	r3, [pc, #24]	@ (8007338 <cleanup_stdio+0x3c>)
 800731e:	4299      	cmp	r1, r3
 8007320:	d004      	beq.n	800732c <cleanup_stdio+0x30>
 8007322:	4620      	mov	r0, r4
 8007324:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007328:	f001 b870 	b.w	800840c <_fflush_r>
 800732c:	bd10      	pop	{r4, pc}
 800732e:	bf00      	nop
 8007330:	20004c20 	.word	0x20004c20
 8007334:	20004c88 	.word	0x20004c88
 8007338:	20004cf0 	.word	0x20004cf0

0800733c <global_stdio_init.part.0>:
 800733c:	b510      	push	{r4, lr}
 800733e:	4b0b      	ldr	r3, [pc, #44]	@ (800736c <global_stdio_init.part.0+0x30>)
 8007340:	4c0b      	ldr	r4, [pc, #44]	@ (8007370 <global_stdio_init.part.0+0x34>)
 8007342:	4a0c      	ldr	r2, [pc, #48]	@ (8007374 <global_stdio_init.part.0+0x38>)
 8007344:	601a      	str	r2, [r3, #0]
 8007346:	4620      	mov	r0, r4
 8007348:	2200      	movs	r2, #0
 800734a:	2104      	movs	r1, #4
 800734c:	f7ff ff94 	bl	8007278 <std>
 8007350:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007354:	2201      	movs	r2, #1
 8007356:	2109      	movs	r1, #9
 8007358:	f7ff ff8e 	bl	8007278 <std>
 800735c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007360:	2202      	movs	r2, #2
 8007362:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007366:	2112      	movs	r1, #18
 8007368:	f7ff bf86 	b.w	8007278 <std>
 800736c:	20004d58 	.word	0x20004d58
 8007370:	20004c20 	.word	0x20004c20
 8007374:	080072e5 	.word	0x080072e5

08007378 <__sfp_lock_acquire>:
 8007378:	4801      	ldr	r0, [pc, #4]	@ (8007380 <__sfp_lock_acquire+0x8>)
 800737a:	f000 ba94 	b.w	80078a6 <__retarget_lock_acquire_recursive>
 800737e:	bf00      	nop
 8007380:	20004d61 	.word	0x20004d61

08007384 <__sfp_lock_release>:
 8007384:	4801      	ldr	r0, [pc, #4]	@ (800738c <__sfp_lock_release+0x8>)
 8007386:	f000 ba8f 	b.w	80078a8 <__retarget_lock_release_recursive>
 800738a:	bf00      	nop
 800738c:	20004d61 	.word	0x20004d61

08007390 <__sinit>:
 8007390:	b510      	push	{r4, lr}
 8007392:	4604      	mov	r4, r0
 8007394:	f7ff fff0 	bl	8007378 <__sfp_lock_acquire>
 8007398:	6a23      	ldr	r3, [r4, #32]
 800739a:	b11b      	cbz	r3, 80073a4 <__sinit+0x14>
 800739c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073a0:	f7ff bff0 	b.w	8007384 <__sfp_lock_release>
 80073a4:	4b04      	ldr	r3, [pc, #16]	@ (80073b8 <__sinit+0x28>)
 80073a6:	6223      	str	r3, [r4, #32]
 80073a8:	4b04      	ldr	r3, [pc, #16]	@ (80073bc <__sinit+0x2c>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d1f5      	bne.n	800739c <__sinit+0xc>
 80073b0:	f7ff ffc4 	bl	800733c <global_stdio_init.part.0>
 80073b4:	e7f2      	b.n	800739c <__sinit+0xc>
 80073b6:	bf00      	nop
 80073b8:	080072fd 	.word	0x080072fd
 80073bc:	20004d58 	.word	0x20004d58

080073c0 <_fwalk_sglue>:
 80073c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073c4:	4607      	mov	r7, r0
 80073c6:	4688      	mov	r8, r1
 80073c8:	4614      	mov	r4, r2
 80073ca:	2600      	movs	r6, #0
 80073cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80073d0:	f1b9 0901 	subs.w	r9, r9, #1
 80073d4:	d505      	bpl.n	80073e2 <_fwalk_sglue+0x22>
 80073d6:	6824      	ldr	r4, [r4, #0]
 80073d8:	2c00      	cmp	r4, #0
 80073da:	d1f7      	bne.n	80073cc <_fwalk_sglue+0xc>
 80073dc:	4630      	mov	r0, r6
 80073de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073e2:	89ab      	ldrh	r3, [r5, #12]
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d907      	bls.n	80073f8 <_fwalk_sglue+0x38>
 80073e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80073ec:	3301      	adds	r3, #1
 80073ee:	d003      	beq.n	80073f8 <_fwalk_sglue+0x38>
 80073f0:	4629      	mov	r1, r5
 80073f2:	4638      	mov	r0, r7
 80073f4:	47c0      	blx	r8
 80073f6:	4306      	orrs	r6, r0
 80073f8:	3568      	adds	r5, #104	@ 0x68
 80073fa:	e7e9      	b.n	80073d0 <_fwalk_sglue+0x10>

080073fc <iprintf>:
 80073fc:	b40f      	push	{r0, r1, r2, r3}
 80073fe:	b507      	push	{r0, r1, r2, lr}
 8007400:	4906      	ldr	r1, [pc, #24]	@ (800741c <iprintf+0x20>)
 8007402:	ab04      	add	r3, sp, #16
 8007404:	6808      	ldr	r0, [r1, #0]
 8007406:	f853 2b04 	ldr.w	r2, [r3], #4
 800740a:	6881      	ldr	r1, [r0, #8]
 800740c:	9301      	str	r3, [sp, #4]
 800740e:	f000 fcd5 	bl	8007dbc <_vfiprintf_r>
 8007412:	b003      	add	sp, #12
 8007414:	f85d eb04 	ldr.w	lr, [sp], #4
 8007418:	b004      	add	sp, #16
 800741a:	4770      	bx	lr
 800741c:	20000020 	.word	0x20000020

08007420 <_puts_r>:
 8007420:	6a03      	ldr	r3, [r0, #32]
 8007422:	b570      	push	{r4, r5, r6, lr}
 8007424:	6884      	ldr	r4, [r0, #8]
 8007426:	4605      	mov	r5, r0
 8007428:	460e      	mov	r6, r1
 800742a:	b90b      	cbnz	r3, 8007430 <_puts_r+0x10>
 800742c:	f7ff ffb0 	bl	8007390 <__sinit>
 8007430:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007432:	07db      	lsls	r3, r3, #31
 8007434:	d405      	bmi.n	8007442 <_puts_r+0x22>
 8007436:	89a3      	ldrh	r3, [r4, #12]
 8007438:	0598      	lsls	r0, r3, #22
 800743a:	d402      	bmi.n	8007442 <_puts_r+0x22>
 800743c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800743e:	f000 fa32 	bl	80078a6 <__retarget_lock_acquire_recursive>
 8007442:	89a3      	ldrh	r3, [r4, #12]
 8007444:	0719      	lsls	r1, r3, #28
 8007446:	d502      	bpl.n	800744e <_puts_r+0x2e>
 8007448:	6923      	ldr	r3, [r4, #16]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d135      	bne.n	80074ba <_puts_r+0x9a>
 800744e:	4621      	mov	r1, r4
 8007450:	4628      	mov	r0, r5
 8007452:	f000 f8fb 	bl	800764c <__swsetup_r>
 8007456:	b380      	cbz	r0, 80074ba <_puts_r+0x9a>
 8007458:	f04f 35ff 	mov.w	r5, #4294967295
 800745c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800745e:	07da      	lsls	r2, r3, #31
 8007460:	d405      	bmi.n	800746e <_puts_r+0x4e>
 8007462:	89a3      	ldrh	r3, [r4, #12]
 8007464:	059b      	lsls	r3, r3, #22
 8007466:	d402      	bmi.n	800746e <_puts_r+0x4e>
 8007468:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800746a:	f000 fa1d 	bl	80078a8 <__retarget_lock_release_recursive>
 800746e:	4628      	mov	r0, r5
 8007470:	bd70      	pop	{r4, r5, r6, pc}
 8007472:	2b00      	cmp	r3, #0
 8007474:	da04      	bge.n	8007480 <_puts_r+0x60>
 8007476:	69a2      	ldr	r2, [r4, #24]
 8007478:	429a      	cmp	r2, r3
 800747a:	dc17      	bgt.n	80074ac <_puts_r+0x8c>
 800747c:	290a      	cmp	r1, #10
 800747e:	d015      	beq.n	80074ac <_puts_r+0x8c>
 8007480:	6823      	ldr	r3, [r4, #0]
 8007482:	1c5a      	adds	r2, r3, #1
 8007484:	6022      	str	r2, [r4, #0]
 8007486:	7019      	strb	r1, [r3, #0]
 8007488:	68a3      	ldr	r3, [r4, #8]
 800748a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800748e:	3b01      	subs	r3, #1
 8007490:	60a3      	str	r3, [r4, #8]
 8007492:	2900      	cmp	r1, #0
 8007494:	d1ed      	bne.n	8007472 <_puts_r+0x52>
 8007496:	2b00      	cmp	r3, #0
 8007498:	da11      	bge.n	80074be <_puts_r+0x9e>
 800749a:	4622      	mov	r2, r4
 800749c:	210a      	movs	r1, #10
 800749e:	4628      	mov	r0, r5
 80074a0:	f000 f895 	bl	80075ce <__swbuf_r>
 80074a4:	3001      	adds	r0, #1
 80074a6:	d0d7      	beq.n	8007458 <_puts_r+0x38>
 80074a8:	250a      	movs	r5, #10
 80074aa:	e7d7      	b.n	800745c <_puts_r+0x3c>
 80074ac:	4622      	mov	r2, r4
 80074ae:	4628      	mov	r0, r5
 80074b0:	f000 f88d 	bl	80075ce <__swbuf_r>
 80074b4:	3001      	adds	r0, #1
 80074b6:	d1e7      	bne.n	8007488 <_puts_r+0x68>
 80074b8:	e7ce      	b.n	8007458 <_puts_r+0x38>
 80074ba:	3e01      	subs	r6, #1
 80074bc:	e7e4      	b.n	8007488 <_puts_r+0x68>
 80074be:	6823      	ldr	r3, [r4, #0]
 80074c0:	1c5a      	adds	r2, r3, #1
 80074c2:	6022      	str	r2, [r4, #0]
 80074c4:	220a      	movs	r2, #10
 80074c6:	701a      	strb	r2, [r3, #0]
 80074c8:	e7ee      	b.n	80074a8 <_puts_r+0x88>
	...

080074cc <puts>:
 80074cc:	4b02      	ldr	r3, [pc, #8]	@ (80074d8 <puts+0xc>)
 80074ce:	4601      	mov	r1, r0
 80074d0:	6818      	ldr	r0, [r3, #0]
 80074d2:	f7ff bfa5 	b.w	8007420 <_puts_r>
 80074d6:	bf00      	nop
 80074d8:	20000020 	.word	0x20000020

080074dc <sniprintf>:
 80074dc:	b40c      	push	{r2, r3}
 80074de:	b530      	push	{r4, r5, lr}
 80074e0:	4b18      	ldr	r3, [pc, #96]	@ (8007544 <sniprintf+0x68>)
 80074e2:	1e0c      	subs	r4, r1, #0
 80074e4:	681d      	ldr	r5, [r3, #0]
 80074e6:	b09d      	sub	sp, #116	@ 0x74
 80074e8:	da08      	bge.n	80074fc <sniprintf+0x20>
 80074ea:	238b      	movs	r3, #139	@ 0x8b
 80074ec:	602b      	str	r3, [r5, #0]
 80074ee:	f04f 30ff 	mov.w	r0, #4294967295
 80074f2:	b01d      	add	sp, #116	@ 0x74
 80074f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80074f8:	b002      	add	sp, #8
 80074fa:	4770      	bx	lr
 80074fc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007500:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007504:	f04f 0300 	mov.w	r3, #0
 8007508:	931b      	str	r3, [sp, #108]	@ 0x6c
 800750a:	bf14      	ite	ne
 800750c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007510:	4623      	moveq	r3, r4
 8007512:	9304      	str	r3, [sp, #16]
 8007514:	9307      	str	r3, [sp, #28]
 8007516:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800751a:	9002      	str	r0, [sp, #8]
 800751c:	9006      	str	r0, [sp, #24]
 800751e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007522:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007524:	ab21      	add	r3, sp, #132	@ 0x84
 8007526:	a902      	add	r1, sp, #8
 8007528:	4628      	mov	r0, r5
 800752a:	9301      	str	r3, [sp, #4]
 800752c:	f000 fb20 	bl	8007b70 <_svfiprintf_r>
 8007530:	1c43      	adds	r3, r0, #1
 8007532:	bfbc      	itt	lt
 8007534:	238b      	movlt	r3, #139	@ 0x8b
 8007536:	602b      	strlt	r3, [r5, #0]
 8007538:	2c00      	cmp	r4, #0
 800753a:	d0da      	beq.n	80074f2 <sniprintf+0x16>
 800753c:	9b02      	ldr	r3, [sp, #8]
 800753e:	2200      	movs	r2, #0
 8007540:	701a      	strb	r2, [r3, #0]
 8007542:	e7d6      	b.n	80074f2 <sniprintf+0x16>
 8007544:	20000020 	.word	0x20000020

08007548 <__sread>:
 8007548:	b510      	push	{r4, lr}
 800754a:	460c      	mov	r4, r1
 800754c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007550:	f000 f95a 	bl	8007808 <_read_r>
 8007554:	2800      	cmp	r0, #0
 8007556:	bfab      	itete	ge
 8007558:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800755a:	89a3      	ldrhlt	r3, [r4, #12]
 800755c:	181b      	addge	r3, r3, r0
 800755e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007562:	bfac      	ite	ge
 8007564:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007566:	81a3      	strhlt	r3, [r4, #12]
 8007568:	bd10      	pop	{r4, pc}

0800756a <__swrite>:
 800756a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800756e:	461f      	mov	r7, r3
 8007570:	898b      	ldrh	r3, [r1, #12]
 8007572:	05db      	lsls	r3, r3, #23
 8007574:	4605      	mov	r5, r0
 8007576:	460c      	mov	r4, r1
 8007578:	4616      	mov	r6, r2
 800757a:	d505      	bpl.n	8007588 <__swrite+0x1e>
 800757c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007580:	2302      	movs	r3, #2
 8007582:	2200      	movs	r2, #0
 8007584:	f000 f92e 	bl	80077e4 <_lseek_r>
 8007588:	89a3      	ldrh	r3, [r4, #12]
 800758a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800758e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007592:	81a3      	strh	r3, [r4, #12]
 8007594:	4632      	mov	r2, r6
 8007596:	463b      	mov	r3, r7
 8007598:	4628      	mov	r0, r5
 800759a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800759e:	f000 b945 	b.w	800782c <_write_r>

080075a2 <__sseek>:
 80075a2:	b510      	push	{r4, lr}
 80075a4:	460c      	mov	r4, r1
 80075a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075aa:	f000 f91b 	bl	80077e4 <_lseek_r>
 80075ae:	1c43      	adds	r3, r0, #1
 80075b0:	89a3      	ldrh	r3, [r4, #12]
 80075b2:	bf15      	itete	ne
 80075b4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80075b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80075ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80075be:	81a3      	strheq	r3, [r4, #12]
 80075c0:	bf18      	it	ne
 80075c2:	81a3      	strhne	r3, [r4, #12]
 80075c4:	bd10      	pop	{r4, pc}

080075c6 <__sclose>:
 80075c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075ca:	f000 b89d 	b.w	8007708 <_close_r>

080075ce <__swbuf_r>:
 80075ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075d0:	460e      	mov	r6, r1
 80075d2:	4614      	mov	r4, r2
 80075d4:	4605      	mov	r5, r0
 80075d6:	b118      	cbz	r0, 80075e0 <__swbuf_r+0x12>
 80075d8:	6a03      	ldr	r3, [r0, #32]
 80075da:	b90b      	cbnz	r3, 80075e0 <__swbuf_r+0x12>
 80075dc:	f7ff fed8 	bl	8007390 <__sinit>
 80075e0:	69a3      	ldr	r3, [r4, #24]
 80075e2:	60a3      	str	r3, [r4, #8]
 80075e4:	89a3      	ldrh	r3, [r4, #12]
 80075e6:	071a      	lsls	r2, r3, #28
 80075e8:	d501      	bpl.n	80075ee <__swbuf_r+0x20>
 80075ea:	6923      	ldr	r3, [r4, #16]
 80075ec:	b943      	cbnz	r3, 8007600 <__swbuf_r+0x32>
 80075ee:	4621      	mov	r1, r4
 80075f0:	4628      	mov	r0, r5
 80075f2:	f000 f82b 	bl	800764c <__swsetup_r>
 80075f6:	b118      	cbz	r0, 8007600 <__swbuf_r+0x32>
 80075f8:	f04f 37ff 	mov.w	r7, #4294967295
 80075fc:	4638      	mov	r0, r7
 80075fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007600:	6823      	ldr	r3, [r4, #0]
 8007602:	6922      	ldr	r2, [r4, #16]
 8007604:	1a98      	subs	r0, r3, r2
 8007606:	6963      	ldr	r3, [r4, #20]
 8007608:	b2f6      	uxtb	r6, r6
 800760a:	4283      	cmp	r3, r0
 800760c:	4637      	mov	r7, r6
 800760e:	dc05      	bgt.n	800761c <__swbuf_r+0x4e>
 8007610:	4621      	mov	r1, r4
 8007612:	4628      	mov	r0, r5
 8007614:	f000 fefa 	bl	800840c <_fflush_r>
 8007618:	2800      	cmp	r0, #0
 800761a:	d1ed      	bne.n	80075f8 <__swbuf_r+0x2a>
 800761c:	68a3      	ldr	r3, [r4, #8]
 800761e:	3b01      	subs	r3, #1
 8007620:	60a3      	str	r3, [r4, #8]
 8007622:	6823      	ldr	r3, [r4, #0]
 8007624:	1c5a      	adds	r2, r3, #1
 8007626:	6022      	str	r2, [r4, #0]
 8007628:	701e      	strb	r6, [r3, #0]
 800762a:	6962      	ldr	r2, [r4, #20]
 800762c:	1c43      	adds	r3, r0, #1
 800762e:	429a      	cmp	r2, r3
 8007630:	d004      	beq.n	800763c <__swbuf_r+0x6e>
 8007632:	89a3      	ldrh	r3, [r4, #12]
 8007634:	07db      	lsls	r3, r3, #31
 8007636:	d5e1      	bpl.n	80075fc <__swbuf_r+0x2e>
 8007638:	2e0a      	cmp	r6, #10
 800763a:	d1df      	bne.n	80075fc <__swbuf_r+0x2e>
 800763c:	4621      	mov	r1, r4
 800763e:	4628      	mov	r0, r5
 8007640:	f000 fee4 	bl	800840c <_fflush_r>
 8007644:	2800      	cmp	r0, #0
 8007646:	d0d9      	beq.n	80075fc <__swbuf_r+0x2e>
 8007648:	e7d6      	b.n	80075f8 <__swbuf_r+0x2a>
	...

0800764c <__swsetup_r>:
 800764c:	b538      	push	{r3, r4, r5, lr}
 800764e:	4b29      	ldr	r3, [pc, #164]	@ (80076f4 <__swsetup_r+0xa8>)
 8007650:	4605      	mov	r5, r0
 8007652:	6818      	ldr	r0, [r3, #0]
 8007654:	460c      	mov	r4, r1
 8007656:	b118      	cbz	r0, 8007660 <__swsetup_r+0x14>
 8007658:	6a03      	ldr	r3, [r0, #32]
 800765a:	b90b      	cbnz	r3, 8007660 <__swsetup_r+0x14>
 800765c:	f7ff fe98 	bl	8007390 <__sinit>
 8007660:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007664:	0719      	lsls	r1, r3, #28
 8007666:	d422      	bmi.n	80076ae <__swsetup_r+0x62>
 8007668:	06da      	lsls	r2, r3, #27
 800766a:	d407      	bmi.n	800767c <__swsetup_r+0x30>
 800766c:	2209      	movs	r2, #9
 800766e:	602a      	str	r2, [r5, #0]
 8007670:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007674:	81a3      	strh	r3, [r4, #12]
 8007676:	f04f 30ff 	mov.w	r0, #4294967295
 800767a:	e033      	b.n	80076e4 <__swsetup_r+0x98>
 800767c:	0758      	lsls	r0, r3, #29
 800767e:	d512      	bpl.n	80076a6 <__swsetup_r+0x5a>
 8007680:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007682:	b141      	cbz	r1, 8007696 <__swsetup_r+0x4a>
 8007684:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007688:	4299      	cmp	r1, r3
 800768a:	d002      	beq.n	8007692 <__swsetup_r+0x46>
 800768c:	4628      	mov	r0, r5
 800768e:	f000 f91b 	bl	80078c8 <_free_r>
 8007692:	2300      	movs	r3, #0
 8007694:	6363      	str	r3, [r4, #52]	@ 0x34
 8007696:	89a3      	ldrh	r3, [r4, #12]
 8007698:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800769c:	81a3      	strh	r3, [r4, #12]
 800769e:	2300      	movs	r3, #0
 80076a0:	6063      	str	r3, [r4, #4]
 80076a2:	6923      	ldr	r3, [r4, #16]
 80076a4:	6023      	str	r3, [r4, #0]
 80076a6:	89a3      	ldrh	r3, [r4, #12]
 80076a8:	f043 0308 	orr.w	r3, r3, #8
 80076ac:	81a3      	strh	r3, [r4, #12]
 80076ae:	6923      	ldr	r3, [r4, #16]
 80076b0:	b94b      	cbnz	r3, 80076c6 <__swsetup_r+0x7a>
 80076b2:	89a3      	ldrh	r3, [r4, #12]
 80076b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80076b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80076bc:	d003      	beq.n	80076c6 <__swsetup_r+0x7a>
 80076be:	4621      	mov	r1, r4
 80076c0:	4628      	mov	r0, r5
 80076c2:	f000 fef1 	bl	80084a8 <__smakebuf_r>
 80076c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076ca:	f013 0201 	ands.w	r2, r3, #1
 80076ce:	d00a      	beq.n	80076e6 <__swsetup_r+0x9a>
 80076d0:	2200      	movs	r2, #0
 80076d2:	60a2      	str	r2, [r4, #8]
 80076d4:	6962      	ldr	r2, [r4, #20]
 80076d6:	4252      	negs	r2, r2
 80076d8:	61a2      	str	r2, [r4, #24]
 80076da:	6922      	ldr	r2, [r4, #16]
 80076dc:	b942      	cbnz	r2, 80076f0 <__swsetup_r+0xa4>
 80076de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80076e2:	d1c5      	bne.n	8007670 <__swsetup_r+0x24>
 80076e4:	bd38      	pop	{r3, r4, r5, pc}
 80076e6:	0799      	lsls	r1, r3, #30
 80076e8:	bf58      	it	pl
 80076ea:	6962      	ldrpl	r2, [r4, #20]
 80076ec:	60a2      	str	r2, [r4, #8]
 80076ee:	e7f4      	b.n	80076da <__swsetup_r+0x8e>
 80076f0:	2000      	movs	r0, #0
 80076f2:	e7f7      	b.n	80076e4 <__swsetup_r+0x98>
 80076f4:	20000020 	.word	0x20000020

080076f8 <memset>:
 80076f8:	4402      	add	r2, r0
 80076fa:	4603      	mov	r3, r0
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d100      	bne.n	8007702 <memset+0xa>
 8007700:	4770      	bx	lr
 8007702:	f803 1b01 	strb.w	r1, [r3], #1
 8007706:	e7f9      	b.n	80076fc <memset+0x4>

08007708 <_close_r>:
 8007708:	b538      	push	{r3, r4, r5, lr}
 800770a:	4d06      	ldr	r5, [pc, #24]	@ (8007724 <_close_r+0x1c>)
 800770c:	2300      	movs	r3, #0
 800770e:	4604      	mov	r4, r0
 8007710:	4608      	mov	r0, r1
 8007712:	602b      	str	r3, [r5, #0]
 8007714:	f7f9 fe09 	bl	800132a <_close>
 8007718:	1c43      	adds	r3, r0, #1
 800771a:	d102      	bne.n	8007722 <_close_r+0x1a>
 800771c:	682b      	ldr	r3, [r5, #0]
 800771e:	b103      	cbz	r3, 8007722 <_close_r+0x1a>
 8007720:	6023      	str	r3, [r4, #0]
 8007722:	bd38      	pop	{r3, r4, r5, pc}
 8007724:	20004d5c 	.word	0x20004d5c

08007728 <_reclaim_reent>:
 8007728:	4b2d      	ldr	r3, [pc, #180]	@ (80077e0 <_reclaim_reent+0xb8>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	4283      	cmp	r3, r0
 800772e:	b570      	push	{r4, r5, r6, lr}
 8007730:	4604      	mov	r4, r0
 8007732:	d053      	beq.n	80077dc <_reclaim_reent+0xb4>
 8007734:	69c3      	ldr	r3, [r0, #28]
 8007736:	b31b      	cbz	r3, 8007780 <_reclaim_reent+0x58>
 8007738:	68db      	ldr	r3, [r3, #12]
 800773a:	b163      	cbz	r3, 8007756 <_reclaim_reent+0x2e>
 800773c:	2500      	movs	r5, #0
 800773e:	69e3      	ldr	r3, [r4, #28]
 8007740:	68db      	ldr	r3, [r3, #12]
 8007742:	5959      	ldr	r1, [r3, r5]
 8007744:	b9b1      	cbnz	r1, 8007774 <_reclaim_reent+0x4c>
 8007746:	3504      	adds	r5, #4
 8007748:	2d80      	cmp	r5, #128	@ 0x80
 800774a:	d1f8      	bne.n	800773e <_reclaim_reent+0x16>
 800774c:	69e3      	ldr	r3, [r4, #28]
 800774e:	4620      	mov	r0, r4
 8007750:	68d9      	ldr	r1, [r3, #12]
 8007752:	f000 f8b9 	bl	80078c8 <_free_r>
 8007756:	69e3      	ldr	r3, [r4, #28]
 8007758:	6819      	ldr	r1, [r3, #0]
 800775a:	b111      	cbz	r1, 8007762 <_reclaim_reent+0x3a>
 800775c:	4620      	mov	r0, r4
 800775e:	f000 f8b3 	bl	80078c8 <_free_r>
 8007762:	69e3      	ldr	r3, [r4, #28]
 8007764:	689d      	ldr	r5, [r3, #8]
 8007766:	b15d      	cbz	r5, 8007780 <_reclaim_reent+0x58>
 8007768:	4629      	mov	r1, r5
 800776a:	4620      	mov	r0, r4
 800776c:	682d      	ldr	r5, [r5, #0]
 800776e:	f000 f8ab 	bl	80078c8 <_free_r>
 8007772:	e7f8      	b.n	8007766 <_reclaim_reent+0x3e>
 8007774:	680e      	ldr	r6, [r1, #0]
 8007776:	4620      	mov	r0, r4
 8007778:	f000 f8a6 	bl	80078c8 <_free_r>
 800777c:	4631      	mov	r1, r6
 800777e:	e7e1      	b.n	8007744 <_reclaim_reent+0x1c>
 8007780:	6961      	ldr	r1, [r4, #20]
 8007782:	b111      	cbz	r1, 800778a <_reclaim_reent+0x62>
 8007784:	4620      	mov	r0, r4
 8007786:	f000 f89f 	bl	80078c8 <_free_r>
 800778a:	69e1      	ldr	r1, [r4, #28]
 800778c:	b111      	cbz	r1, 8007794 <_reclaim_reent+0x6c>
 800778e:	4620      	mov	r0, r4
 8007790:	f000 f89a 	bl	80078c8 <_free_r>
 8007794:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007796:	b111      	cbz	r1, 800779e <_reclaim_reent+0x76>
 8007798:	4620      	mov	r0, r4
 800779a:	f000 f895 	bl	80078c8 <_free_r>
 800779e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80077a0:	b111      	cbz	r1, 80077a8 <_reclaim_reent+0x80>
 80077a2:	4620      	mov	r0, r4
 80077a4:	f000 f890 	bl	80078c8 <_free_r>
 80077a8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80077aa:	b111      	cbz	r1, 80077b2 <_reclaim_reent+0x8a>
 80077ac:	4620      	mov	r0, r4
 80077ae:	f000 f88b 	bl	80078c8 <_free_r>
 80077b2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80077b4:	b111      	cbz	r1, 80077bc <_reclaim_reent+0x94>
 80077b6:	4620      	mov	r0, r4
 80077b8:	f000 f886 	bl	80078c8 <_free_r>
 80077bc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80077be:	b111      	cbz	r1, 80077c6 <_reclaim_reent+0x9e>
 80077c0:	4620      	mov	r0, r4
 80077c2:	f000 f881 	bl	80078c8 <_free_r>
 80077c6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80077c8:	b111      	cbz	r1, 80077d0 <_reclaim_reent+0xa8>
 80077ca:	4620      	mov	r0, r4
 80077cc:	f000 f87c 	bl	80078c8 <_free_r>
 80077d0:	6a23      	ldr	r3, [r4, #32]
 80077d2:	b11b      	cbz	r3, 80077dc <_reclaim_reent+0xb4>
 80077d4:	4620      	mov	r0, r4
 80077d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80077da:	4718      	bx	r3
 80077dc:	bd70      	pop	{r4, r5, r6, pc}
 80077de:	bf00      	nop
 80077e0:	20000020 	.word	0x20000020

080077e4 <_lseek_r>:
 80077e4:	b538      	push	{r3, r4, r5, lr}
 80077e6:	4d07      	ldr	r5, [pc, #28]	@ (8007804 <_lseek_r+0x20>)
 80077e8:	4604      	mov	r4, r0
 80077ea:	4608      	mov	r0, r1
 80077ec:	4611      	mov	r1, r2
 80077ee:	2200      	movs	r2, #0
 80077f0:	602a      	str	r2, [r5, #0]
 80077f2:	461a      	mov	r2, r3
 80077f4:	f7f9 fdc0 	bl	8001378 <_lseek>
 80077f8:	1c43      	adds	r3, r0, #1
 80077fa:	d102      	bne.n	8007802 <_lseek_r+0x1e>
 80077fc:	682b      	ldr	r3, [r5, #0]
 80077fe:	b103      	cbz	r3, 8007802 <_lseek_r+0x1e>
 8007800:	6023      	str	r3, [r4, #0]
 8007802:	bd38      	pop	{r3, r4, r5, pc}
 8007804:	20004d5c 	.word	0x20004d5c

08007808 <_read_r>:
 8007808:	b538      	push	{r3, r4, r5, lr}
 800780a:	4d07      	ldr	r5, [pc, #28]	@ (8007828 <_read_r+0x20>)
 800780c:	4604      	mov	r4, r0
 800780e:	4608      	mov	r0, r1
 8007810:	4611      	mov	r1, r2
 8007812:	2200      	movs	r2, #0
 8007814:	602a      	str	r2, [r5, #0]
 8007816:	461a      	mov	r2, r3
 8007818:	f7f9 fd4e 	bl	80012b8 <_read>
 800781c:	1c43      	adds	r3, r0, #1
 800781e:	d102      	bne.n	8007826 <_read_r+0x1e>
 8007820:	682b      	ldr	r3, [r5, #0]
 8007822:	b103      	cbz	r3, 8007826 <_read_r+0x1e>
 8007824:	6023      	str	r3, [r4, #0]
 8007826:	bd38      	pop	{r3, r4, r5, pc}
 8007828:	20004d5c 	.word	0x20004d5c

0800782c <_write_r>:
 800782c:	b538      	push	{r3, r4, r5, lr}
 800782e:	4d07      	ldr	r5, [pc, #28]	@ (800784c <_write_r+0x20>)
 8007830:	4604      	mov	r4, r0
 8007832:	4608      	mov	r0, r1
 8007834:	4611      	mov	r1, r2
 8007836:	2200      	movs	r2, #0
 8007838:	602a      	str	r2, [r5, #0]
 800783a:	461a      	mov	r2, r3
 800783c:	f7f9 fd59 	bl	80012f2 <_write>
 8007840:	1c43      	adds	r3, r0, #1
 8007842:	d102      	bne.n	800784a <_write_r+0x1e>
 8007844:	682b      	ldr	r3, [r5, #0]
 8007846:	b103      	cbz	r3, 800784a <_write_r+0x1e>
 8007848:	6023      	str	r3, [r4, #0]
 800784a:	bd38      	pop	{r3, r4, r5, pc}
 800784c:	20004d5c 	.word	0x20004d5c

08007850 <__errno>:
 8007850:	4b01      	ldr	r3, [pc, #4]	@ (8007858 <__errno+0x8>)
 8007852:	6818      	ldr	r0, [r3, #0]
 8007854:	4770      	bx	lr
 8007856:	bf00      	nop
 8007858:	20000020 	.word	0x20000020

0800785c <__libc_init_array>:
 800785c:	b570      	push	{r4, r5, r6, lr}
 800785e:	4d0d      	ldr	r5, [pc, #52]	@ (8007894 <__libc_init_array+0x38>)
 8007860:	4c0d      	ldr	r4, [pc, #52]	@ (8007898 <__libc_init_array+0x3c>)
 8007862:	1b64      	subs	r4, r4, r5
 8007864:	10a4      	asrs	r4, r4, #2
 8007866:	2600      	movs	r6, #0
 8007868:	42a6      	cmp	r6, r4
 800786a:	d109      	bne.n	8007880 <__libc_init_array+0x24>
 800786c:	4d0b      	ldr	r5, [pc, #44]	@ (800789c <__libc_init_array+0x40>)
 800786e:	4c0c      	ldr	r4, [pc, #48]	@ (80078a0 <__libc_init_array+0x44>)
 8007870:	f000 fed8 	bl	8008624 <_init>
 8007874:	1b64      	subs	r4, r4, r5
 8007876:	10a4      	asrs	r4, r4, #2
 8007878:	2600      	movs	r6, #0
 800787a:	42a6      	cmp	r6, r4
 800787c:	d105      	bne.n	800788a <__libc_init_array+0x2e>
 800787e:	bd70      	pop	{r4, r5, r6, pc}
 8007880:	f855 3b04 	ldr.w	r3, [r5], #4
 8007884:	4798      	blx	r3
 8007886:	3601      	adds	r6, #1
 8007888:	e7ee      	b.n	8007868 <__libc_init_array+0xc>
 800788a:	f855 3b04 	ldr.w	r3, [r5], #4
 800788e:	4798      	blx	r3
 8007890:	3601      	adds	r6, #1
 8007892:	e7f2      	b.n	800787a <__libc_init_array+0x1e>
 8007894:	080088a8 	.word	0x080088a8
 8007898:	080088a8 	.word	0x080088a8
 800789c:	080088a8 	.word	0x080088a8
 80078a0:	080088ac 	.word	0x080088ac

080078a4 <__retarget_lock_init_recursive>:
 80078a4:	4770      	bx	lr

080078a6 <__retarget_lock_acquire_recursive>:
 80078a6:	4770      	bx	lr

080078a8 <__retarget_lock_release_recursive>:
 80078a8:	4770      	bx	lr

080078aa <memcpy>:
 80078aa:	440a      	add	r2, r1
 80078ac:	4291      	cmp	r1, r2
 80078ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80078b2:	d100      	bne.n	80078b6 <memcpy+0xc>
 80078b4:	4770      	bx	lr
 80078b6:	b510      	push	{r4, lr}
 80078b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80078c0:	4291      	cmp	r1, r2
 80078c2:	d1f9      	bne.n	80078b8 <memcpy+0xe>
 80078c4:	bd10      	pop	{r4, pc}
	...

080078c8 <_free_r>:
 80078c8:	b538      	push	{r3, r4, r5, lr}
 80078ca:	4605      	mov	r5, r0
 80078cc:	2900      	cmp	r1, #0
 80078ce:	d041      	beq.n	8007954 <_free_r+0x8c>
 80078d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80078d4:	1f0c      	subs	r4, r1, #4
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	bfb8      	it	lt
 80078da:	18e4      	addlt	r4, r4, r3
 80078dc:	f000 f8e0 	bl	8007aa0 <__malloc_lock>
 80078e0:	4a1d      	ldr	r2, [pc, #116]	@ (8007958 <_free_r+0x90>)
 80078e2:	6813      	ldr	r3, [r2, #0]
 80078e4:	b933      	cbnz	r3, 80078f4 <_free_r+0x2c>
 80078e6:	6063      	str	r3, [r4, #4]
 80078e8:	6014      	str	r4, [r2, #0]
 80078ea:	4628      	mov	r0, r5
 80078ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80078f0:	f000 b8dc 	b.w	8007aac <__malloc_unlock>
 80078f4:	42a3      	cmp	r3, r4
 80078f6:	d908      	bls.n	800790a <_free_r+0x42>
 80078f8:	6820      	ldr	r0, [r4, #0]
 80078fa:	1821      	adds	r1, r4, r0
 80078fc:	428b      	cmp	r3, r1
 80078fe:	bf01      	itttt	eq
 8007900:	6819      	ldreq	r1, [r3, #0]
 8007902:	685b      	ldreq	r3, [r3, #4]
 8007904:	1809      	addeq	r1, r1, r0
 8007906:	6021      	streq	r1, [r4, #0]
 8007908:	e7ed      	b.n	80078e6 <_free_r+0x1e>
 800790a:	461a      	mov	r2, r3
 800790c:	685b      	ldr	r3, [r3, #4]
 800790e:	b10b      	cbz	r3, 8007914 <_free_r+0x4c>
 8007910:	42a3      	cmp	r3, r4
 8007912:	d9fa      	bls.n	800790a <_free_r+0x42>
 8007914:	6811      	ldr	r1, [r2, #0]
 8007916:	1850      	adds	r0, r2, r1
 8007918:	42a0      	cmp	r0, r4
 800791a:	d10b      	bne.n	8007934 <_free_r+0x6c>
 800791c:	6820      	ldr	r0, [r4, #0]
 800791e:	4401      	add	r1, r0
 8007920:	1850      	adds	r0, r2, r1
 8007922:	4283      	cmp	r3, r0
 8007924:	6011      	str	r1, [r2, #0]
 8007926:	d1e0      	bne.n	80078ea <_free_r+0x22>
 8007928:	6818      	ldr	r0, [r3, #0]
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	6053      	str	r3, [r2, #4]
 800792e:	4408      	add	r0, r1
 8007930:	6010      	str	r0, [r2, #0]
 8007932:	e7da      	b.n	80078ea <_free_r+0x22>
 8007934:	d902      	bls.n	800793c <_free_r+0x74>
 8007936:	230c      	movs	r3, #12
 8007938:	602b      	str	r3, [r5, #0]
 800793a:	e7d6      	b.n	80078ea <_free_r+0x22>
 800793c:	6820      	ldr	r0, [r4, #0]
 800793e:	1821      	adds	r1, r4, r0
 8007940:	428b      	cmp	r3, r1
 8007942:	bf04      	itt	eq
 8007944:	6819      	ldreq	r1, [r3, #0]
 8007946:	685b      	ldreq	r3, [r3, #4]
 8007948:	6063      	str	r3, [r4, #4]
 800794a:	bf04      	itt	eq
 800794c:	1809      	addeq	r1, r1, r0
 800794e:	6021      	streq	r1, [r4, #0]
 8007950:	6054      	str	r4, [r2, #4]
 8007952:	e7ca      	b.n	80078ea <_free_r+0x22>
 8007954:	bd38      	pop	{r3, r4, r5, pc}
 8007956:	bf00      	nop
 8007958:	20004d68 	.word	0x20004d68

0800795c <sbrk_aligned>:
 800795c:	b570      	push	{r4, r5, r6, lr}
 800795e:	4e0f      	ldr	r6, [pc, #60]	@ (800799c <sbrk_aligned+0x40>)
 8007960:	460c      	mov	r4, r1
 8007962:	6831      	ldr	r1, [r6, #0]
 8007964:	4605      	mov	r5, r0
 8007966:	b911      	cbnz	r1, 800796e <sbrk_aligned+0x12>
 8007968:	f000 fe16 	bl	8008598 <_sbrk_r>
 800796c:	6030      	str	r0, [r6, #0]
 800796e:	4621      	mov	r1, r4
 8007970:	4628      	mov	r0, r5
 8007972:	f000 fe11 	bl	8008598 <_sbrk_r>
 8007976:	1c43      	adds	r3, r0, #1
 8007978:	d103      	bne.n	8007982 <sbrk_aligned+0x26>
 800797a:	f04f 34ff 	mov.w	r4, #4294967295
 800797e:	4620      	mov	r0, r4
 8007980:	bd70      	pop	{r4, r5, r6, pc}
 8007982:	1cc4      	adds	r4, r0, #3
 8007984:	f024 0403 	bic.w	r4, r4, #3
 8007988:	42a0      	cmp	r0, r4
 800798a:	d0f8      	beq.n	800797e <sbrk_aligned+0x22>
 800798c:	1a21      	subs	r1, r4, r0
 800798e:	4628      	mov	r0, r5
 8007990:	f000 fe02 	bl	8008598 <_sbrk_r>
 8007994:	3001      	adds	r0, #1
 8007996:	d1f2      	bne.n	800797e <sbrk_aligned+0x22>
 8007998:	e7ef      	b.n	800797a <sbrk_aligned+0x1e>
 800799a:	bf00      	nop
 800799c:	20004d64 	.word	0x20004d64

080079a0 <_malloc_r>:
 80079a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079a4:	1ccd      	adds	r5, r1, #3
 80079a6:	f025 0503 	bic.w	r5, r5, #3
 80079aa:	3508      	adds	r5, #8
 80079ac:	2d0c      	cmp	r5, #12
 80079ae:	bf38      	it	cc
 80079b0:	250c      	movcc	r5, #12
 80079b2:	2d00      	cmp	r5, #0
 80079b4:	4606      	mov	r6, r0
 80079b6:	db01      	blt.n	80079bc <_malloc_r+0x1c>
 80079b8:	42a9      	cmp	r1, r5
 80079ba:	d904      	bls.n	80079c6 <_malloc_r+0x26>
 80079bc:	230c      	movs	r3, #12
 80079be:	6033      	str	r3, [r6, #0]
 80079c0:	2000      	movs	r0, #0
 80079c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007a9c <_malloc_r+0xfc>
 80079ca:	f000 f869 	bl	8007aa0 <__malloc_lock>
 80079ce:	f8d8 3000 	ldr.w	r3, [r8]
 80079d2:	461c      	mov	r4, r3
 80079d4:	bb44      	cbnz	r4, 8007a28 <_malloc_r+0x88>
 80079d6:	4629      	mov	r1, r5
 80079d8:	4630      	mov	r0, r6
 80079da:	f7ff ffbf 	bl	800795c <sbrk_aligned>
 80079de:	1c43      	adds	r3, r0, #1
 80079e0:	4604      	mov	r4, r0
 80079e2:	d158      	bne.n	8007a96 <_malloc_r+0xf6>
 80079e4:	f8d8 4000 	ldr.w	r4, [r8]
 80079e8:	4627      	mov	r7, r4
 80079ea:	2f00      	cmp	r7, #0
 80079ec:	d143      	bne.n	8007a76 <_malloc_r+0xd6>
 80079ee:	2c00      	cmp	r4, #0
 80079f0:	d04b      	beq.n	8007a8a <_malloc_r+0xea>
 80079f2:	6823      	ldr	r3, [r4, #0]
 80079f4:	4639      	mov	r1, r7
 80079f6:	4630      	mov	r0, r6
 80079f8:	eb04 0903 	add.w	r9, r4, r3
 80079fc:	f000 fdcc 	bl	8008598 <_sbrk_r>
 8007a00:	4581      	cmp	r9, r0
 8007a02:	d142      	bne.n	8007a8a <_malloc_r+0xea>
 8007a04:	6821      	ldr	r1, [r4, #0]
 8007a06:	1a6d      	subs	r5, r5, r1
 8007a08:	4629      	mov	r1, r5
 8007a0a:	4630      	mov	r0, r6
 8007a0c:	f7ff ffa6 	bl	800795c <sbrk_aligned>
 8007a10:	3001      	adds	r0, #1
 8007a12:	d03a      	beq.n	8007a8a <_malloc_r+0xea>
 8007a14:	6823      	ldr	r3, [r4, #0]
 8007a16:	442b      	add	r3, r5
 8007a18:	6023      	str	r3, [r4, #0]
 8007a1a:	f8d8 3000 	ldr.w	r3, [r8]
 8007a1e:	685a      	ldr	r2, [r3, #4]
 8007a20:	bb62      	cbnz	r2, 8007a7c <_malloc_r+0xdc>
 8007a22:	f8c8 7000 	str.w	r7, [r8]
 8007a26:	e00f      	b.n	8007a48 <_malloc_r+0xa8>
 8007a28:	6822      	ldr	r2, [r4, #0]
 8007a2a:	1b52      	subs	r2, r2, r5
 8007a2c:	d420      	bmi.n	8007a70 <_malloc_r+0xd0>
 8007a2e:	2a0b      	cmp	r2, #11
 8007a30:	d917      	bls.n	8007a62 <_malloc_r+0xc2>
 8007a32:	1961      	adds	r1, r4, r5
 8007a34:	42a3      	cmp	r3, r4
 8007a36:	6025      	str	r5, [r4, #0]
 8007a38:	bf18      	it	ne
 8007a3a:	6059      	strne	r1, [r3, #4]
 8007a3c:	6863      	ldr	r3, [r4, #4]
 8007a3e:	bf08      	it	eq
 8007a40:	f8c8 1000 	streq.w	r1, [r8]
 8007a44:	5162      	str	r2, [r4, r5]
 8007a46:	604b      	str	r3, [r1, #4]
 8007a48:	4630      	mov	r0, r6
 8007a4a:	f000 f82f 	bl	8007aac <__malloc_unlock>
 8007a4e:	f104 000b 	add.w	r0, r4, #11
 8007a52:	1d23      	adds	r3, r4, #4
 8007a54:	f020 0007 	bic.w	r0, r0, #7
 8007a58:	1ac2      	subs	r2, r0, r3
 8007a5a:	bf1c      	itt	ne
 8007a5c:	1a1b      	subne	r3, r3, r0
 8007a5e:	50a3      	strne	r3, [r4, r2]
 8007a60:	e7af      	b.n	80079c2 <_malloc_r+0x22>
 8007a62:	6862      	ldr	r2, [r4, #4]
 8007a64:	42a3      	cmp	r3, r4
 8007a66:	bf0c      	ite	eq
 8007a68:	f8c8 2000 	streq.w	r2, [r8]
 8007a6c:	605a      	strne	r2, [r3, #4]
 8007a6e:	e7eb      	b.n	8007a48 <_malloc_r+0xa8>
 8007a70:	4623      	mov	r3, r4
 8007a72:	6864      	ldr	r4, [r4, #4]
 8007a74:	e7ae      	b.n	80079d4 <_malloc_r+0x34>
 8007a76:	463c      	mov	r4, r7
 8007a78:	687f      	ldr	r7, [r7, #4]
 8007a7a:	e7b6      	b.n	80079ea <_malloc_r+0x4a>
 8007a7c:	461a      	mov	r2, r3
 8007a7e:	685b      	ldr	r3, [r3, #4]
 8007a80:	42a3      	cmp	r3, r4
 8007a82:	d1fb      	bne.n	8007a7c <_malloc_r+0xdc>
 8007a84:	2300      	movs	r3, #0
 8007a86:	6053      	str	r3, [r2, #4]
 8007a88:	e7de      	b.n	8007a48 <_malloc_r+0xa8>
 8007a8a:	230c      	movs	r3, #12
 8007a8c:	6033      	str	r3, [r6, #0]
 8007a8e:	4630      	mov	r0, r6
 8007a90:	f000 f80c 	bl	8007aac <__malloc_unlock>
 8007a94:	e794      	b.n	80079c0 <_malloc_r+0x20>
 8007a96:	6005      	str	r5, [r0, #0]
 8007a98:	e7d6      	b.n	8007a48 <_malloc_r+0xa8>
 8007a9a:	bf00      	nop
 8007a9c:	20004d68 	.word	0x20004d68

08007aa0 <__malloc_lock>:
 8007aa0:	4801      	ldr	r0, [pc, #4]	@ (8007aa8 <__malloc_lock+0x8>)
 8007aa2:	f7ff bf00 	b.w	80078a6 <__retarget_lock_acquire_recursive>
 8007aa6:	bf00      	nop
 8007aa8:	20004d60 	.word	0x20004d60

08007aac <__malloc_unlock>:
 8007aac:	4801      	ldr	r0, [pc, #4]	@ (8007ab4 <__malloc_unlock+0x8>)
 8007aae:	f7ff befb 	b.w	80078a8 <__retarget_lock_release_recursive>
 8007ab2:	bf00      	nop
 8007ab4:	20004d60 	.word	0x20004d60

08007ab8 <__ssputs_r>:
 8007ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007abc:	688e      	ldr	r6, [r1, #8]
 8007abe:	461f      	mov	r7, r3
 8007ac0:	42be      	cmp	r6, r7
 8007ac2:	680b      	ldr	r3, [r1, #0]
 8007ac4:	4682      	mov	sl, r0
 8007ac6:	460c      	mov	r4, r1
 8007ac8:	4690      	mov	r8, r2
 8007aca:	d82d      	bhi.n	8007b28 <__ssputs_r+0x70>
 8007acc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007ad0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007ad4:	d026      	beq.n	8007b24 <__ssputs_r+0x6c>
 8007ad6:	6965      	ldr	r5, [r4, #20]
 8007ad8:	6909      	ldr	r1, [r1, #16]
 8007ada:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007ade:	eba3 0901 	sub.w	r9, r3, r1
 8007ae2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007ae6:	1c7b      	adds	r3, r7, #1
 8007ae8:	444b      	add	r3, r9
 8007aea:	106d      	asrs	r5, r5, #1
 8007aec:	429d      	cmp	r5, r3
 8007aee:	bf38      	it	cc
 8007af0:	461d      	movcc	r5, r3
 8007af2:	0553      	lsls	r3, r2, #21
 8007af4:	d527      	bpl.n	8007b46 <__ssputs_r+0x8e>
 8007af6:	4629      	mov	r1, r5
 8007af8:	f7ff ff52 	bl	80079a0 <_malloc_r>
 8007afc:	4606      	mov	r6, r0
 8007afe:	b360      	cbz	r0, 8007b5a <__ssputs_r+0xa2>
 8007b00:	6921      	ldr	r1, [r4, #16]
 8007b02:	464a      	mov	r2, r9
 8007b04:	f7ff fed1 	bl	80078aa <memcpy>
 8007b08:	89a3      	ldrh	r3, [r4, #12]
 8007b0a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007b0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b12:	81a3      	strh	r3, [r4, #12]
 8007b14:	6126      	str	r6, [r4, #16]
 8007b16:	6165      	str	r5, [r4, #20]
 8007b18:	444e      	add	r6, r9
 8007b1a:	eba5 0509 	sub.w	r5, r5, r9
 8007b1e:	6026      	str	r6, [r4, #0]
 8007b20:	60a5      	str	r5, [r4, #8]
 8007b22:	463e      	mov	r6, r7
 8007b24:	42be      	cmp	r6, r7
 8007b26:	d900      	bls.n	8007b2a <__ssputs_r+0x72>
 8007b28:	463e      	mov	r6, r7
 8007b2a:	6820      	ldr	r0, [r4, #0]
 8007b2c:	4632      	mov	r2, r6
 8007b2e:	4641      	mov	r1, r8
 8007b30:	f000 fcf6 	bl	8008520 <memmove>
 8007b34:	68a3      	ldr	r3, [r4, #8]
 8007b36:	1b9b      	subs	r3, r3, r6
 8007b38:	60a3      	str	r3, [r4, #8]
 8007b3a:	6823      	ldr	r3, [r4, #0]
 8007b3c:	4433      	add	r3, r6
 8007b3e:	6023      	str	r3, [r4, #0]
 8007b40:	2000      	movs	r0, #0
 8007b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b46:	462a      	mov	r2, r5
 8007b48:	f000 fd36 	bl	80085b8 <_realloc_r>
 8007b4c:	4606      	mov	r6, r0
 8007b4e:	2800      	cmp	r0, #0
 8007b50:	d1e0      	bne.n	8007b14 <__ssputs_r+0x5c>
 8007b52:	6921      	ldr	r1, [r4, #16]
 8007b54:	4650      	mov	r0, sl
 8007b56:	f7ff feb7 	bl	80078c8 <_free_r>
 8007b5a:	230c      	movs	r3, #12
 8007b5c:	f8ca 3000 	str.w	r3, [sl]
 8007b60:	89a3      	ldrh	r3, [r4, #12]
 8007b62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b66:	81a3      	strh	r3, [r4, #12]
 8007b68:	f04f 30ff 	mov.w	r0, #4294967295
 8007b6c:	e7e9      	b.n	8007b42 <__ssputs_r+0x8a>
	...

08007b70 <_svfiprintf_r>:
 8007b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b74:	4698      	mov	r8, r3
 8007b76:	898b      	ldrh	r3, [r1, #12]
 8007b78:	061b      	lsls	r3, r3, #24
 8007b7a:	b09d      	sub	sp, #116	@ 0x74
 8007b7c:	4607      	mov	r7, r0
 8007b7e:	460d      	mov	r5, r1
 8007b80:	4614      	mov	r4, r2
 8007b82:	d510      	bpl.n	8007ba6 <_svfiprintf_r+0x36>
 8007b84:	690b      	ldr	r3, [r1, #16]
 8007b86:	b973      	cbnz	r3, 8007ba6 <_svfiprintf_r+0x36>
 8007b88:	2140      	movs	r1, #64	@ 0x40
 8007b8a:	f7ff ff09 	bl	80079a0 <_malloc_r>
 8007b8e:	6028      	str	r0, [r5, #0]
 8007b90:	6128      	str	r0, [r5, #16]
 8007b92:	b930      	cbnz	r0, 8007ba2 <_svfiprintf_r+0x32>
 8007b94:	230c      	movs	r3, #12
 8007b96:	603b      	str	r3, [r7, #0]
 8007b98:	f04f 30ff 	mov.w	r0, #4294967295
 8007b9c:	b01d      	add	sp, #116	@ 0x74
 8007b9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ba2:	2340      	movs	r3, #64	@ 0x40
 8007ba4:	616b      	str	r3, [r5, #20]
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007baa:	2320      	movs	r3, #32
 8007bac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007bb0:	f8cd 800c 	str.w	r8, [sp, #12]
 8007bb4:	2330      	movs	r3, #48	@ 0x30
 8007bb6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007d54 <_svfiprintf_r+0x1e4>
 8007bba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007bbe:	f04f 0901 	mov.w	r9, #1
 8007bc2:	4623      	mov	r3, r4
 8007bc4:	469a      	mov	sl, r3
 8007bc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007bca:	b10a      	cbz	r2, 8007bd0 <_svfiprintf_r+0x60>
 8007bcc:	2a25      	cmp	r2, #37	@ 0x25
 8007bce:	d1f9      	bne.n	8007bc4 <_svfiprintf_r+0x54>
 8007bd0:	ebba 0b04 	subs.w	fp, sl, r4
 8007bd4:	d00b      	beq.n	8007bee <_svfiprintf_r+0x7e>
 8007bd6:	465b      	mov	r3, fp
 8007bd8:	4622      	mov	r2, r4
 8007bda:	4629      	mov	r1, r5
 8007bdc:	4638      	mov	r0, r7
 8007bde:	f7ff ff6b 	bl	8007ab8 <__ssputs_r>
 8007be2:	3001      	adds	r0, #1
 8007be4:	f000 80a7 	beq.w	8007d36 <_svfiprintf_r+0x1c6>
 8007be8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007bea:	445a      	add	r2, fp
 8007bec:	9209      	str	r2, [sp, #36]	@ 0x24
 8007bee:	f89a 3000 	ldrb.w	r3, [sl]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	f000 809f 	beq.w	8007d36 <_svfiprintf_r+0x1c6>
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	f04f 32ff 	mov.w	r2, #4294967295
 8007bfe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c02:	f10a 0a01 	add.w	sl, sl, #1
 8007c06:	9304      	str	r3, [sp, #16]
 8007c08:	9307      	str	r3, [sp, #28]
 8007c0a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007c0e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007c10:	4654      	mov	r4, sl
 8007c12:	2205      	movs	r2, #5
 8007c14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c18:	484e      	ldr	r0, [pc, #312]	@ (8007d54 <_svfiprintf_r+0x1e4>)
 8007c1a:	f7f8 fae1 	bl	80001e0 <memchr>
 8007c1e:	9a04      	ldr	r2, [sp, #16]
 8007c20:	b9d8      	cbnz	r0, 8007c5a <_svfiprintf_r+0xea>
 8007c22:	06d0      	lsls	r0, r2, #27
 8007c24:	bf44      	itt	mi
 8007c26:	2320      	movmi	r3, #32
 8007c28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c2c:	0711      	lsls	r1, r2, #28
 8007c2e:	bf44      	itt	mi
 8007c30:	232b      	movmi	r3, #43	@ 0x2b
 8007c32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c36:	f89a 3000 	ldrb.w	r3, [sl]
 8007c3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c3c:	d015      	beq.n	8007c6a <_svfiprintf_r+0xfa>
 8007c3e:	9a07      	ldr	r2, [sp, #28]
 8007c40:	4654      	mov	r4, sl
 8007c42:	2000      	movs	r0, #0
 8007c44:	f04f 0c0a 	mov.w	ip, #10
 8007c48:	4621      	mov	r1, r4
 8007c4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c4e:	3b30      	subs	r3, #48	@ 0x30
 8007c50:	2b09      	cmp	r3, #9
 8007c52:	d94b      	bls.n	8007cec <_svfiprintf_r+0x17c>
 8007c54:	b1b0      	cbz	r0, 8007c84 <_svfiprintf_r+0x114>
 8007c56:	9207      	str	r2, [sp, #28]
 8007c58:	e014      	b.n	8007c84 <_svfiprintf_r+0x114>
 8007c5a:	eba0 0308 	sub.w	r3, r0, r8
 8007c5e:	fa09 f303 	lsl.w	r3, r9, r3
 8007c62:	4313      	orrs	r3, r2
 8007c64:	9304      	str	r3, [sp, #16]
 8007c66:	46a2      	mov	sl, r4
 8007c68:	e7d2      	b.n	8007c10 <_svfiprintf_r+0xa0>
 8007c6a:	9b03      	ldr	r3, [sp, #12]
 8007c6c:	1d19      	adds	r1, r3, #4
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	9103      	str	r1, [sp, #12]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	bfbb      	ittet	lt
 8007c76:	425b      	neglt	r3, r3
 8007c78:	f042 0202 	orrlt.w	r2, r2, #2
 8007c7c:	9307      	strge	r3, [sp, #28]
 8007c7e:	9307      	strlt	r3, [sp, #28]
 8007c80:	bfb8      	it	lt
 8007c82:	9204      	strlt	r2, [sp, #16]
 8007c84:	7823      	ldrb	r3, [r4, #0]
 8007c86:	2b2e      	cmp	r3, #46	@ 0x2e
 8007c88:	d10a      	bne.n	8007ca0 <_svfiprintf_r+0x130>
 8007c8a:	7863      	ldrb	r3, [r4, #1]
 8007c8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c8e:	d132      	bne.n	8007cf6 <_svfiprintf_r+0x186>
 8007c90:	9b03      	ldr	r3, [sp, #12]
 8007c92:	1d1a      	adds	r2, r3, #4
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	9203      	str	r2, [sp, #12]
 8007c98:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007c9c:	3402      	adds	r4, #2
 8007c9e:	9305      	str	r3, [sp, #20]
 8007ca0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007d64 <_svfiprintf_r+0x1f4>
 8007ca4:	7821      	ldrb	r1, [r4, #0]
 8007ca6:	2203      	movs	r2, #3
 8007ca8:	4650      	mov	r0, sl
 8007caa:	f7f8 fa99 	bl	80001e0 <memchr>
 8007cae:	b138      	cbz	r0, 8007cc0 <_svfiprintf_r+0x150>
 8007cb0:	9b04      	ldr	r3, [sp, #16]
 8007cb2:	eba0 000a 	sub.w	r0, r0, sl
 8007cb6:	2240      	movs	r2, #64	@ 0x40
 8007cb8:	4082      	lsls	r2, r0
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	3401      	adds	r4, #1
 8007cbe:	9304      	str	r3, [sp, #16]
 8007cc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cc4:	4824      	ldr	r0, [pc, #144]	@ (8007d58 <_svfiprintf_r+0x1e8>)
 8007cc6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007cca:	2206      	movs	r2, #6
 8007ccc:	f7f8 fa88 	bl	80001e0 <memchr>
 8007cd0:	2800      	cmp	r0, #0
 8007cd2:	d036      	beq.n	8007d42 <_svfiprintf_r+0x1d2>
 8007cd4:	4b21      	ldr	r3, [pc, #132]	@ (8007d5c <_svfiprintf_r+0x1ec>)
 8007cd6:	bb1b      	cbnz	r3, 8007d20 <_svfiprintf_r+0x1b0>
 8007cd8:	9b03      	ldr	r3, [sp, #12]
 8007cda:	3307      	adds	r3, #7
 8007cdc:	f023 0307 	bic.w	r3, r3, #7
 8007ce0:	3308      	adds	r3, #8
 8007ce2:	9303      	str	r3, [sp, #12]
 8007ce4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ce6:	4433      	add	r3, r6
 8007ce8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cea:	e76a      	b.n	8007bc2 <_svfiprintf_r+0x52>
 8007cec:	fb0c 3202 	mla	r2, ip, r2, r3
 8007cf0:	460c      	mov	r4, r1
 8007cf2:	2001      	movs	r0, #1
 8007cf4:	e7a8      	b.n	8007c48 <_svfiprintf_r+0xd8>
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	3401      	adds	r4, #1
 8007cfa:	9305      	str	r3, [sp, #20]
 8007cfc:	4619      	mov	r1, r3
 8007cfe:	f04f 0c0a 	mov.w	ip, #10
 8007d02:	4620      	mov	r0, r4
 8007d04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d08:	3a30      	subs	r2, #48	@ 0x30
 8007d0a:	2a09      	cmp	r2, #9
 8007d0c:	d903      	bls.n	8007d16 <_svfiprintf_r+0x1a6>
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d0c6      	beq.n	8007ca0 <_svfiprintf_r+0x130>
 8007d12:	9105      	str	r1, [sp, #20]
 8007d14:	e7c4      	b.n	8007ca0 <_svfiprintf_r+0x130>
 8007d16:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d1a:	4604      	mov	r4, r0
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	e7f0      	b.n	8007d02 <_svfiprintf_r+0x192>
 8007d20:	ab03      	add	r3, sp, #12
 8007d22:	9300      	str	r3, [sp, #0]
 8007d24:	462a      	mov	r2, r5
 8007d26:	4b0e      	ldr	r3, [pc, #56]	@ (8007d60 <_svfiprintf_r+0x1f0>)
 8007d28:	a904      	add	r1, sp, #16
 8007d2a:	4638      	mov	r0, r7
 8007d2c:	f3af 8000 	nop.w
 8007d30:	1c42      	adds	r2, r0, #1
 8007d32:	4606      	mov	r6, r0
 8007d34:	d1d6      	bne.n	8007ce4 <_svfiprintf_r+0x174>
 8007d36:	89ab      	ldrh	r3, [r5, #12]
 8007d38:	065b      	lsls	r3, r3, #25
 8007d3a:	f53f af2d 	bmi.w	8007b98 <_svfiprintf_r+0x28>
 8007d3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007d40:	e72c      	b.n	8007b9c <_svfiprintf_r+0x2c>
 8007d42:	ab03      	add	r3, sp, #12
 8007d44:	9300      	str	r3, [sp, #0]
 8007d46:	462a      	mov	r2, r5
 8007d48:	4b05      	ldr	r3, [pc, #20]	@ (8007d60 <_svfiprintf_r+0x1f0>)
 8007d4a:	a904      	add	r1, sp, #16
 8007d4c:	4638      	mov	r0, r7
 8007d4e:	f000 f9bb 	bl	80080c8 <_printf_i>
 8007d52:	e7ed      	b.n	8007d30 <_svfiprintf_r+0x1c0>
 8007d54:	0800886c 	.word	0x0800886c
 8007d58:	08008876 	.word	0x08008876
 8007d5c:	00000000 	.word	0x00000000
 8007d60:	08007ab9 	.word	0x08007ab9
 8007d64:	08008872 	.word	0x08008872

08007d68 <__sfputc_r>:
 8007d68:	6893      	ldr	r3, [r2, #8]
 8007d6a:	3b01      	subs	r3, #1
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	b410      	push	{r4}
 8007d70:	6093      	str	r3, [r2, #8]
 8007d72:	da08      	bge.n	8007d86 <__sfputc_r+0x1e>
 8007d74:	6994      	ldr	r4, [r2, #24]
 8007d76:	42a3      	cmp	r3, r4
 8007d78:	db01      	blt.n	8007d7e <__sfputc_r+0x16>
 8007d7a:	290a      	cmp	r1, #10
 8007d7c:	d103      	bne.n	8007d86 <__sfputc_r+0x1e>
 8007d7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d82:	f7ff bc24 	b.w	80075ce <__swbuf_r>
 8007d86:	6813      	ldr	r3, [r2, #0]
 8007d88:	1c58      	adds	r0, r3, #1
 8007d8a:	6010      	str	r0, [r2, #0]
 8007d8c:	7019      	strb	r1, [r3, #0]
 8007d8e:	4608      	mov	r0, r1
 8007d90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d94:	4770      	bx	lr

08007d96 <__sfputs_r>:
 8007d96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d98:	4606      	mov	r6, r0
 8007d9a:	460f      	mov	r7, r1
 8007d9c:	4614      	mov	r4, r2
 8007d9e:	18d5      	adds	r5, r2, r3
 8007da0:	42ac      	cmp	r4, r5
 8007da2:	d101      	bne.n	8007da8 <__sfputs_r+0x12>
 8007da4:	2000      	movs	r0, #0
 8007da6:	e007      	b.n	8007db8 <__sfputs_r+0x22>
 8007da8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dac:	463a      	mov	r2, r7
 8007dae:	4630      	mov	r0, r6
 8007db0:	f7ff ffda 	bl	8007d68 <__sfputc_r>
 8007db4:	1c43      	adds	r3, r0, #1
 8007db6:	d1f3      	bne.n	8007da0 <__sfputs_r+0xa>
 8007db8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007dbc <_vfiprintf_r>:
 8007dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dc0:	460d      	mov	r5, r1
 8007dc2:	b09d      	sub	sp, #116	@ 0x74
 8007dc4:	4614      	mov	r4, r2
 8007dc6:	4698      	mov	r8, r3
 8007dc8:	4606      	mov	r6, r0
 8007dca:	b118      	cbz	r0, 8007dd4 <_vfiprintf_r+0x18>
 8007dcc:	6a03      	ldr	r3, [r0, #32]
 8007dce:	b90b      	cbnz	r3, 8007dd4 <_vfiprintf_r+0x18>
 8007dd0:	f7ff fade 	bl	8007390 <__sinit>
 8007dd4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007dd6:	07d9      	lsls	r1, r3, #31
 8007dd8:	d405      	bmi.n	8007de6 <_vfiprintf_r+0x2a>
 8007dda:	89ab      	ldrh	r3, [r5, #12]
 8007ddc:	059a      	lsls	r2, r3, #22
 8007dde:	d402      	bmi.n	8007de6 <_vfiprintf_r+0x2a>
 8007de0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007de2:	f7ff fd60 	bl	80078a6 <__retarget_lock_acquire_recursive>
 8007de6:	89ab      	ldrh	r3, [r5, #12]
 8007de8:	071b      	lsls	r3, r3, #28
 8007dea:	d501      	bpl.n	8007df0 <_vfiprintf_r+0x34>
 8007dec:	692b      	ldr	r3, [r5, #16]
 8007dee:	b99b      	cbnz	r3, 8007e18 <_vfiprintf_r+0x5c>
 8007df0:	4629      	mov	r1, r5
 8007df2:	4630      	mov	r0, r6
 8007df4:	f7ff fc2a 	bl	800764c <__swsetup_r>
 8007df8:	b170      	cbz	r0, 8007e18 <_vfiprintf_r+0x5c>
 8007dfa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007dfc:	07dc      	lsls	r4, r3, #31
 8007dfe:	d504      	bpl.n	8007e0a <_vfiprintf_r+0x4e>
 8007e00:	f04f 30ff 	mov.w	r0, #4294967295
 8007e04:	b01d      	add	sp, #116	@ 0x74
 8007e06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e0a:	89ab      	ldrh	r3, [r5, #12]
 8007e0c:	0598      	lsls	r0, r3, #22
 8007e0e:	d4f7      	bmi.n	8007e00 <_vfiprintf_r+0x44>
 8007e10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e12:	f7ff fd49 	bl	80078a8 <__retarget_lock_release_recursive>
 8007e16:	e7f3      	b.n	8007e00 <_vfiprintf_r+0x44>
 8007e18:	2300      	movs	r3, #0
 8007e1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e1c:	2320      	movs	r3, #32
 8007e1e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007e22:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e26:	2330      	movs	r3, #48	@ 0x30
 8007e28:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007fd8 <_vfiprintf_r+0x21c>
 8007e2c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007e30:	f04f 0901 	mov.w	r9, #1
 8007e34:	4623      	mov	r3, r4
 8007e36:	469a      	mov	sl, r3
 8007e38:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e3c:	b10a      	cbz	r2, 8007e42 <_vfiprintf_r+0x86>
 8007e3e:	2a25      	cmp	r2, #37	@ 0x25
 8007e40:	d1f9      	bne.n	8007e36 <_vfiprintf_r+0x7a>
 8007e42:	ebba 0b04 	subs.w	fp, sl, r4
 8007e46:	d00b      	beq.n	8007e60 <_vfiprintf_r+0xa4>
 8007e48:	465b      	mov	r3, fp
 8007e4a:	4622      	mov	r2, r4
 8007e4c:	4629      	mov	r1, r5
 8007e4e:	4630      	mov	r0, r6
 8007e50:	f7ff ffa1 	bl	8007d96 <__sfputs_r>
 8007e54:	3001      	adds	r0, #1
 8007e56:	f000 80a7 	beq.w	8007fa8 <_vfiprintf_r+0x1ec>
 8007e5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e5c:	445a      	add	r2, fp
 8007e5e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e60:	f89a 3000 	ldrb.w	r3, [sl]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	f000 809f 	beq.w	8007fa8 <_vfiprintf_r+0x1ec>
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	f04f 32ff 	mov.w	r2, #4294967295
 8007e70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e74:	f10a 0a01 	add.w	sl, sl, #1
 8007e78:	9304      	str	r3, [sp, #16]
 8007e7a:	9307      	str	r3, [sp, #28]
 8007e7c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007e80:	931a      	str	r3, [sp, #104]	@ 0x68
 8007e82:	4654      	mov	r4, sl
 8007e84:	2205      	movs	r2, #5
 8007e86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e8a:	4853      	ldr	r0, [pc, #332]	@ (8007fd8 <_vfiprintf_r+0x21c>)
 8007e8c:	f7f8 f9a8 	bl	80001e0 <memchr>
 8007e90:	9a04      	ldr	r2, [sp, #16]
 8007e92:	b9d8      	cbnz	r0, 8007ecc <_vfiprintf_r+0x110>
 8007e94:	06d1      	lsls	r1, r2, #27
 8007e96:	bf44      	itt	mi
 8007e98:	2320      	movmi	r3, #32
 8007e9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e9e:	0713      	lsls	r3, r2, #28
 8007ea0:	bf44      	itt	mi
 8007ea2:	232b      	movmi	r3, #43	@ 0x2b
 8007ea4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ea8:	f89a 3000 	ldrb.w	r3, [sl]
 8007eac:	2b2a      	cmp	r3, #42	@ 0x2a
 8007eae:	d015      	beq.n	8007edc <_vfiprintf_r+0x120>
 8007eb0:	9a07      	ldr	r2, [sp, #28]
 8007eb2:	4654      	mov	r4, sl
 8007eb4:	2000      	movs	r0, #0
 8007eb6:	f04f 0c0a 	mov.w	ip, #10
 8007eba:	4621      	mov	r1, r4
 8007ebc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ec0:	3b30      	subs	r3, #48	@ 0x30
 8007ec2:	2b09      	cmp	r3, #9
 8007ec4:	d94b      	bls.n	8007f5e <_vfiprintf_r+0x1a2>
 8007ec6:	b1b0      	cbz	r0, 8007ef6 <_vfiprintf_r+0x13a>
 8007ec8:	9207      	str	r2, [sp, #28]
 8007eca:	e014      	b.n	8007ef6 <_vfiprintf_r+0x13a>
 8007ecc:	eba0 0308 	sub.w	r3, r0, r8
 8007ed0:	fa09 f303 	lsl.w	r3, r9, r3
 8007ed4:	4313      	orrs	r3, r2
 8007ed6:	9304      	str	r3, [sp, #16]
 8007ed8:	46a2      	mov	sl, r4
 8007eda:	e7d2      	b.n	8007e82 <_vfiprintf_r+0xc6>
 8007edc:	9b03      	ldr	r3, [sp, #12]
 8007ede:	1d19      	adds	r1, r3, #4
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	9103      	str	r1, [sp, #12]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	bfbb      	ittet	lt
 8007ee8:	425b      	neglt	r3, r3
 8007eea:	f042 0202 	orrlt.w	r2, r2, #2
 8007eee:	9307      	strge	r3, [sp, #28]
 8007ef0:	9307      	strlt	r3, [sp, #28]
 8007ef2:	bfb8      	it	lt
 8007ef4:	9204      	strlt	r2, [sp, #16]
 8007ef6:	7823      	ldrb	r3, [r4, #0]
 8007ef8:	2b2e      	cmp	r3, #46	@ 0x2e
 8007efa:	d10a      	bne.n	8007f12 <_vfiprintf_r+0x156>
 8007efc:	7863      	ldrb	r3, [r4, #1]
 8007efe:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f00:	d132      	bne.n	8007f68 <_vfiprintf_r+0x1ac>
 8007f02:	9b03      	ldr	r3, [sp, #12]
 8007f04:	1d1a      	adds	r2, r3, #4
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	9203      	str	r2, [sp, #12]
 8007f0a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007f0e:	3402      	adds	r4, #2
 8007f10:	9305      	str	r3, [sp, #20]
 8007f12:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007fe8 <_vfiprintf_r+0x22c>
 8007f16:	7821      	ldrb	r1, [r4, #0]
 8007f18:	2203      	movs	r2, #3
 8007f1a:	4650      	mov	r0, sl
 8007f1c:	f7f8 f960 	bl	80001e0 <memchr>
 8007f20:	b138      	cbz	r0, 8007f32 <_vfiprintf_r+0x176>
 8007f22:	9b04      	ldr	r3, [sp, #16]
 8007f24:	eba0 000a 	sub.w	r0, r0, sl
 8007f28:	2240      	movs	r2, #64	@ 0x40
 8007f2a:	4082      	lsls	r2, r0
 8007f2c:	4313      	orrs	r3, r2
 8007f2e:	3401      	adds	r4, #1
 8007f30:	9304      	str	r3, [sp, #16]
 8007f32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f36:	4829      	ldr	r0, [pc, #164]	@ (8007fdc <_vfiprintf_r+0x220>)
 8007f38:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007f3c:	2206      	movs	r2, #6
 8007f3e:	f7f8 f94f 	bl	80001e0 <memchr>
 8007f42:	2800      	cmp	r0, #0
 8007f44:	d03f      	beq.n	8007fc6 <_vfiprintf_r+0x20a>
 8007f46:	4b26      	ldr	r3, [pc, #152]	@ (8007fe0 <_vfiprintf_r+0x224>)
 8007f48:	bb1b      	cbnz	r3, 8007f92 <_vfiprintf_r+0x1d6>
 8007f4a:	9b03      	ldr	r3, [sp, #12]
 8007f4c:	3307      	adds	r3, #7
 8007f4e:	f023 0307 	bic.w	r3, r3, #7
 8007f52:	3308      	adds	r3, #8
 8007f54:	9303      	str	r3, [sp, #12]
 8007f56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f58:	443b      	add	r3, r7
 8007f5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f5c:	e76a      	b.n	8007e34 <_vfiprintf_r+0x78>
 8007f5e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f62:	460c      	mov	r4, r1
 8007f64:	2001      	movs	r0, #1
 8007f66:	e7a8      	b.n	8007eba <_vfiprintf_r+0xfe>
 8007f68:	2300      	movs	r3, #0
 8007f6a:	3401      	adds	r4, #1
 8007f6c:	9305      	str	r3, [sp, #20]
 8007f6e:	4619      	mov	r1, r3
 8007f70:	f04f 0c0a 	mov.w	ip, #10
 8007f74:	4620      	mov	r0, r4
 8007f76:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f7a:	3a30      	subs	r2, #48	@ 0x30
 8007f7c:	2a09      	cmp	r2, #9
 8007f7e:	d903      	bls.n	8007f88 <_vfiprintf_r+0x1cc>
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d0c6      	beq.n	8007f12 <_vfiprintf_r+0x156>
 8007f84:	9105      	str	r1, [sp, #20]
 8007f86:	e7c4      	b.n	8007f12 <_vfiprintf_r+0x156>
 8007f88:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f8c:	4604      	mov	r4, r0
 8007f8e:	2301      	movs	r3, #1
 8007f90:	e7f0      	b.n	8007f74 <_vfiprintf_r+0x1b8>
 8007f92:	ab03      	add	r3, sp, #12
 8007f94:	9300      	str	r3, [sp, #0]
 8007f96:	462a      	mov	r2, r5
 8007f98:	4b12      	ldr	r3, [pc, #72]	@ (8007fe4 <_vfiprintf_r+0x228>)
 8007f9a:	a904      	add	r1, sp, #16
 8007f9c:	4630      	mov	r0, r6
 8007f9e:	f3af 8000 	nop.w
 8007fa2:	4607      	mov	r7, r0
 8007fa4:	1c78      	adds	r0, r7, #1
 8007fa6:	d1d6      	bne.n	8007f56 <_vfiprintf_r+0x19a>
 8007fa8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007faa:	07d9      	lsls	r1, r3, #31
 8007fac:	d405      	bmi.n	8007fba <_vfiprintf_r+0x1fe>
 8007fae:	89ab      	ldrh	r3, [r5, #12]
 8007fb0:	059a      	lsls	r2, r3, #22
 8007fb2:	d402      	bmi.n	8007fba <_vfiprintf_r+0x1fe>
 8007fb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007fb6:	f7ff fc77 	bl	80078a8 <__retarget_lock_release_recursive>
 8007fba:	89ab      	ldrh	r3, [r5, #12]
 8007fbc:	065b      	lsls	r3, r3, #25
 8007fbe:	f53f af1f 	bmi.w	8007e00 <_vfiprintf_r+0x44>
 8007fc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007fc4:	e71e      	b.n	8007e04 <_vfiprintf_r+0x48>
 8007fc6:	ab03      	add	r3, sp, #12
 8007fc8:	9300      	str	r3, [sp, #0]
 8007fca:	462a      	mov	r2, r5
 8007fcc:	4b05      	ldr	r3, [pc, #20]	@ (8007fe4 <_vfiprintf_r+0x228>)
 8007fce:	a904      	add	r1, sp, #16
 8007fd0:	4630      	mov	r0, r6
 8007fd2:	f000 f879 	bl	80080c8 <_printf_i>
 8007fd6:	e7e4      	b.n	8007fa2 <_vfiprintf_r+0x1e6>
 8007fd8:	0800886c 	.word	0x0800886c
 8007fdc:	08008876 	.word	0x08008876
 8007fe0:	00000000 	.word	0x00000000
 8007fe4:	08007d97 	.word	0x08007d97
 8007fe8:	08008872 	.word	0x08008872

08007fec <_printf_common>:
 8007fec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ff0:	4616      	mov	r6, r2
 8007ff2:	4698      	mov	r8, r3
 8007ff4:	688a      	ldr	r2, [r1, #8]
 8007ff6:	690b      	ldr	r3, [r1, #16]
 8007ff8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	bfb8      	it	lt
 8008000:	4613      	movlt	r3, r2
 8008002:	6033      	str	r3, [r6, #0]
 8008004:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008008:	4607      	mov	r7, r0
 800800a:	460c      	mov	r4, r1
 800800c:	b10a      	cbz	r2, 8008012 <_printf_common+0x26>
 800800e:	3301      	adds	r3, #1
 8008010:	6033      	str	r3, [r6, #0]
 8008012:	6823      	ldr	r3, [r4, #0]
 8008014:	0699      	lsls	r1, r3, #26
 8008016:	bf42      	ittt	mi
 8008018:	6833      	ldrmi	r3, [r6, #0]
 800801a:	3302      	addmi	r3, #2
 800801c:	6033      	strmi	r3, [r6, #0]
 800801e:	6825      	ldr	r5, [r4, #0]
 8008020:	f015 0506 	ands.w	r5, r5, #6
 8008024:	d106      	bne.n	8008034 <_printf_common+0x48>
 8008026:	f104 0a19 	add.w	sl, r4, #25
 800802a:	68e3      	ldr	r3, [r4, #12]
 800802c:	6832      	ldr	r2, [r6, #0]
 800802e:	1a9b      	subs	r3, r3, r2
 8008030:	42ab      	cmp	r3, r5
 8008032:	dc26      	bgt.n	8008082 <_printf_common+0x96>
 8008034:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008038:	6822      	ldr	r2, [r4, #0]
 800803a:	3b00      	subs	r3, #0
 800803c:	bf18      	it	ne
 800803e:	2301      	movne	r3, #1
 8008040:	0692      	lsls	r2, r2, #26
 8008042:	d42b      	bmi.n	800809c <_printf_common+0xb0>
 8008044:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008048:	4641      	mov	r1, r8
 800804a:	4638      	mov	r0, r7
 800804c:	47c8      	blx	r9
 800804e:	3001      	adds	r0, #1
 8008050:	d01e      	beq.n	8008090 <_printf_common+0xa4>
 8008052:	6823      	ldr	r3, [r4, #0]
 8008054:	6922      	ldr	r2, [r4, #16]
 8008056:	f003 0306 	and.w	r3, r3, #6
 800805a:	2b04      	cmp	r3, #4
 800805c:	bf02      	ittt	eq
 800805e:	68e5      	ldreq	r5, [r4, #12]
 8008060:	6833      	ldreq	r3, [r6, #0]
 8008062:	1aed      	subeq	r5, r5, r3
 8008064:	68a3      	ldr	r3, [r4, #8]
 8008066:	bf0c      	ite	eq
 8008068:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800806c:	2500      	movne	r5, #0
 800806e:	4293      	cmp	r3, r2
 8008070:	bfc4      	itt	gt
 8008072:	1a9b      	subgt	r3, r3, r2
 8008074:	18ed      	addgt	r5, r5, r3
 8008076:	2600      	movs	r6, #0
 8008078:	341a      	adds	r4, #26
 800807a:	42b5      	cmp	r5, r6
 800807c:	d11a      	bne.n	80080b4 <_printf_common+0xc8>
 800807e:	2000      	movs	r0, #0
 8008080:	e008      	b.n	8008094 <_printf_common+0xa8>
 8008082:	2301      	movs	r3, #1
 8008084:	4652      	mov	r2, sl
 8008086:	4641      	mov	r1, r8
 8008088:	4638      	mov	r0, r7
 800808a:	47c8      	blx	r9
 800808c:	3001      	adds	r0, #1
 800808e:	d103      	bne.n	8008098 <_printf_common+0xac>
 8008090:	f04f 30ff 	mov.w	r0, #4294967295
 8008094:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008098:	3501      	adds	r5, #1
 800809a:	e7c6      	b.n	800802a <_printf_common+0x3e>
 800809c:	18e1      	adds	r1, r4, r3
 800809e:	1c5a      	adds	r2, r3, #1
 80080a0:	2030      	movs	r0, #48	@ 0x30
 80080a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80080a6:	4422      	add	r2, r4
 80080a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80080ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80080b0:	3302      	adds	r3, #2
 80080b2:	e7c7      	b.n	8008044 <_printf_common+0x58>
 80080b4:	2301      	movs	r3, #1
 80080b6:	4622      	mov	r2, r4
 80080b8:	4641      	mov	r1, r8
 80080ba:	4638      	mov	r0, r7
 80080bc:	47c8      	blx	r9
 80080be:	3001      	adds	r0, #1
 80080c0:	d0e6      	beq.n	8008090 <_printf_common+0xa4>
 80080c2:	3601      	adds	r6, #1
 80080c4:	e7d9      	b.n	800807a <_printf_common+0x8e>
	...

080080c8 <_printf_i>:
 80080c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080cc:	7e0f      	ldrb	r7, [r1, #24]
 80080ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80080d0:	2f78      	cmp	r7, #120	@ 0x78
 80080d2:	4691      	mov	r9, r2
 80080d4:	4680      	mov	r8, r0
 80080d6:	460c      	mov	r4, r1
 80080d8:	469a      	mov	sl, r3
 80080da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80080de:	d807      	bhi.n	80080f0 <_printf_i+0x28>
 80080e0:	2f62      	cmp	r7, #98	@ 0x62
 80080e2:	d80a      	bhi.n	80080fa <_printf_i+0x32>
 80080e4:	2f00      	cmp	r7, #0
 80080e6:	f000 80d1 	beq.w	800828c <_printf_i+0x1c4>
 80080ea:	2f58      	cmp	r7, #88	@ 0x58
 80080ec:	f000 80b8 	beq.w	8008260 <_printf_i+0x198>
 80080f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80080f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80080f8:	e03a      	b.n	8008170 <_printf_i+0xa8>
 80080fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80080fe:	2b15      	cmp	r3, #21
 8008100:	d8f6      	bhi.n	80080f0 <_printf_i+0x28>
 8008102:	a101      	add	r1, pc, #4	@ (adr r1, 8008108 <_printf_i+0x40>)
 8008104:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008108:	08008161 	.word	0x08008161
 800810c:	08008175 	.word	0x08008175
 8008110:	080080f1 	.word	0x080080f1
 8008114:	080080f1 	.word	0x080080f1
 8008118:	080080f1 	.word	0x080080f1
 800811c:	080080f1 	.word	0x080080f1
 8008120:	08008175 	.word	0x08008175
 8008124:	080080f1 	.word	0x080080f1
 8008128:	080080f1 	.word	0x080080f1
 800812c:	080080f1 	.word	0x080080f1
 8008130:	080080f1 	.word	0x080080f1
 8008134:	08008273 	.word	0x08008273
 8008138:	0800819f 	.word	0x0800819f
 800813c:	0800822d 	.word	0x0800822d
 8008140:	080080f1 	.word	0x080080f1
 8008144:	080080f1 	.word	0x080080f1
 8008148:	08008295 	.word	0x08008295
 800814c:	080080f1 	.word	0x080080f1
 8008150:	0800819f 	.word	0x0800819f
 8008154:	080080f1 	.word	0x080080f1
 8008158:	080080f1 	.word	0x080080f1
 800815c:	08008235 	.word	0x08008235
 8008160:	6833      	ldr	r3, [r6, #0]
 8008162:	1d1a      	adds	r2, r3, #4
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	6032      	str	r2, [r6, #0]
 8008168:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800816c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008170:	2301      	movs	r3, #1
 8008172:	e09c      	b.n	80082ae <_printf_i+0x1e6>
 8008174:	6833      	ldr	r3, [r6, #0]
 8008176:	6820      	ldr	r0, [r4, #0]
 8008178:	1d19      	adds	r1, r3, #4
 800817a:	6031      	str	r1, [r6, #0]
 800817c:	0606      	lsls	r6, r0, #24
 800817e:	d501      	bpl.n	8008184 <_printf_i+0xbc>
 8008180:	681d      	ldr	r5, [r3, #0]
 8008182:	e003      	b.n	800818c <_printf_i+0xc4>
 8008184:	0645      	lsls	r5, r0, #25
 8008186:	d5fb      	bpl.n	8008180 <_printf_i+0xb8>
 8008188:	f9b3 5000 	ldrsh.w	r5, [r3]
 800818c:	2d00      	cmp	r5, #0
 800818e:	da03      	bge.n	8008198 <_printf_i+0xd0>
 8008190:	232d      	movs	r3, #45	@ 0x2d
 8008192:	426d      	negs	r5, r5
 8008194:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008198:	4858      	ldr	r0, [pc, #352]	@ (80082fc <_printf_i+0x234>)
 800819a:	230a      	movs	r3, #10
 800819c:	e011      	b.n	80081c2 <_printf_i+0xfa>
 800819e:	6821      	ldr	r1, [r4, #0]
 80081a0:	6833      	ldr	r3, [r6, #0]
 80081a2:	0608      	lsls	r0, r1, #24
 80081a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80081a8:	d402      	bmi.n	80081b0 <_printf_i+0xe8>
 80081aa:	0649      	lsls	r1, r1, #25
 80081ac:	bf48      	it	mi
 80081ae:	b2ad      	uxthmi	r5, r5
 80081b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80081b2:	4852      	ldr	r0, [pc, #328]	@ (80082fc <_printf_i+0x234>)
 80081b4:	6033      	str	r3, [r6, #0]
 80081b6:	bf14      	ite	ne
 80081b8:	230a      	movne	r3, #10
 80081ba:	2308      	moveq	r3, #8
 80081bc:	2100      	movs	r1, #0
 80081be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80081c2:	6866      	ldr	r6, [r4, #4]
 80081c4:	60a6      	str	r6, [r4, #8]
 80081c6:	2e00      	cmp	r6, #0
 80081c8:	db05      	blt.n	80081d6 <_printf_i+0x10e>
 80081ca:	6821      	ldr	r1, [r4, #0]
 80081cc:	432e      	orrs	r6, r5
 80081ce:	f021 0104 	bic.w	r1, r1, #4
 80081d2:	6021      	str	r1, [r4, #0]
 80081d4:	d04b      	beq.n	800826e <_printf_i+0x1a6>
 80081d6:	4616      	mov	r6, r2
 80081d8:	fbb5 f1f3 	udiv	r1, r5, r3
 80081dc:	fb03 5711 	mls	r7, r3, r1, r5
 80081e0:	5dc7      	ldrb	r7, [r0, r7]
 80081e2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80081e6:	462f      	mov	r7, r5
 80081e8:	42bb      	cmp	r3, r7
 80081ea:	460d      	mov	r5, r1
 80081ec:	d9f4      	bls.n	80081d8 <_printf_i+0x110>
 80081ee:	2b08      	cmp	r3, #8
 80081f0:	d10b      	bne.n	800820a <_printf_i+0x142>
 80081f2:	6823      	ldr	r3, [r4, #0]
 80081f4:	07df      	lsls	r7, r3, #31
 80081f6:	d508      	bpl.n	800820a <_printf_i+0x142>
 80081f8:	6923      	ldr	r3, [r4, #16]
 80081fa:	6861      	ldr	r1, [r4, #4]
 80081fc:	4299      	cmp	r1, r3
 80081fe:	bfde      	ittt	le
 8008200:	2330      	movle	r3, #48	@ 0x30
 8008202:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008206:	f106 36ff 	addle.w	r6, r6, #4294967295
 800820a:	1b92      	subs	r2, r2, r6
 800820c:	6122      	str	r2, [r4, #16]
 800820e:	f8cd a000 	str.w	sl, [sp]
 8008212:	464b      	mov	r3, r9
 8008214:	aa03      	add	r2, sp, #12
 8008216:	4621      	mov	r1, r4
 8008218:	4640      	mov	r0, r8
 800821a:	f7ff fee7 	bl	8007fec <_printf_common>
 800821e:	3001      	adds	r0, #1
 8008220:	d14a      	bne.n	80082b8 <_printf_i+0x1f0>
 8008222:	f04f 30ff 	mov.w	r0, #4294967295
 8008226:	b004      	add	sp, #16
 8008228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800822c:	6823      	ldr	r3, [r4, #0]
 800822e:	f043 0320 	orr.w	r3, r3, #32
 8008232:	6023      	str	r3, [r4, #0]
 8008234:	4832      	ldr	r0, [pc, #200]	@ (8008300 <_printf_i+0x238>)
 8008236:	2778      	movs	r7, #120	@ 0x78
 8008238:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800823c:	6823      	ldr	r3, [r4, #0]
 800823e:	6831      	ldr	r1, [r6, #0]
 8008240:	061f      	lsls	r7, r3, #24
 8008242:	f851 5b04 	ldr.w	r5, [r1], #4
 8008246:	d402      	bmi.n	800824e <_printf_i+0x186>
 8008248:	065f      	lsls	r7, r3, #25
 800824a:	bf48      	it	mi
 800824c:	b2ad      	uxthmi	r5, r5
 800824e:	6031      	str	r1, [r6, #0]
 8008250:	07d9      	lsls	r1, r3, #31
 8008252:	bf44      	itt	mi
 8008254:	f043 0320 	orrmi.w	r3, r3, #32
 8008258:	6023      	strmi	r3, [r4, #0]
 800825a:	b11d      	cbz	r5, 8008264 <_printf_i+0x19c>
 800825c:	2310      	movs	r3, #16
 800825e:	e7ad      	b.n	80081bc <_printf_i+0xf4>
 8008260:	4826      	ldr	r0, [pc, #152]	@ (80082fc <_printf_i+0x234>)
 8008262:	e7e9      	b.n	8008238 <_printf_i+0x170>
 8008264:	6823      	ldr	r3, [r4, #0]
 8008266:	f023 0320 	bic.w	r3, r3, #32
 800826a:	6023      	str	r3, [r4, #0]
 800826c:	e7f6      	b.n	800825c <_printf_i+0x194>
 800826e:	4616      	mov	r6, r2
 8008270:	e7bd      	b.n	80081ee <_printf_i+0x126>
 8008272:	6833      	ldr	r3, [r6, #0]
 8008274:	6825      	ldr	r5, [r4, #0]
 8008276:	6961      	ldr	r1, [r4, #20]
 8008278:	1d18      	adds	r0, r3, #4
 800827a:	6030      	str	r0, [r6, #0]
 800827c:	062e      	lsls	r6, r5, #24
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	d501      	bpl.n	8008286 <_printf_i+0x1be>
 8008282:	6019      	str	r1, [r3, #0]
 8008284:	e002      	b.n	800828c <_printf_i+0x1c4>
 8008286:	0668      	lsls	r0, r5, #25
 8008288:	d5fb      	bpl.n	8008282 <_printf_i+0x1ba>
 800828a:	8019      	strh	r1, [r3, #0]
 800828c:	2300      	movs	r3, #0
 800828e:	6123      	str	r3, [r4, #16]
 8008290:	4616      	mov	r6, r2
 8008292:	e7bc      	b.n	800820e <_printf_i+0x146>
 8008294:	6833      	ldr	r3, [r6, #0]
 8008296:	1d1a      	adds	r2, r3, #4
 8008298:	6032      	str	r2, [r6, #0]
 800829a:	681e      	ldr	r6, [r3, #0]
 800829c:	6862      	ldr	r2, [r4, #4]
 800829e:	2100      	movs	r1, #0
 80082a0:	4630      	mov	r0, r6
 80082a2:	f7f7 ff9d 	bl	80001e0 <memchr>
 80082a6:	b108      	cbz	r0, 80082ac <_printf_i+0x1e4>
 80082a8:	1b80      	subs	r0, r0, r6
 80082aa:	6060      	str	r0, [r4, #4]
 80082ac:	6863      	ldr	r3, [r4, #4]
 80082ae:	6123      	str	r3, [r4, #16]
 80082b0:	2300      	movs	r3, #0
 80082b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80082b6:	e7aa      	b.n	800820e <_printf_i+0x146>
 80082b8:	6923      	ldr	r3, [r4, #16]
 80082ba:	4632      	mov	r2, r6
 80082bc:	4649      	mov	r1, r9
 80082be:	4640      	mov	r0, r8
 80082c0:	47d0      	blx	sl
 80082c2:	3001      	adds	r0, #1
 80082c4:	d0ad      	beq.n	8008222 <_printf_i+0x15a>
 80082c6:	6823      	ldr	r3, [r4, #0]
 80082c8:	079b      	lsls	r3, r3, #30
 80082ca:	d413      	bmi.n	80082f4 <_printf_i+0x22c>
 80082cc:	68e0      	ldr	r0, [r4, #12]
 80082ce:	9b03      	ldr	r3, [sp, #12]
 80082d0:	4298      	cmp	r0, r3
 80082d2:	bfb8      	it	lt
 80082d4:	4618      	movlt	r0, r3
 80082d6:	e7a6      	b.n	8008226 <_printf_i+0x15e>
 80082d8:	2301      	movs	r3, #1
 80082da:	4632      	mov	r2, r6
 80082dc:	4649      	mov	r1, r9
 80082de:	4640      	mov	r0, r8
 80082e0:	47d0      	blx	sl
 80082e2:	3001      	adds	r0, #1
 80082e4:	d09d      	beq.n	8008222 <_printf_i+0x15a>
 80082e6:	3501      	adds	r5, #1
 80082e8:	68e3      	ldr	r3, [r4, #12]
 80082ea:	9903      	ldr	r1, [sp, #12]
 80082ec:	1a5b      	subs	r3, r3, r1
 80082ee:	42ab      	cmp	r3, r5
 80082f0:	dcf2      	bgt.n	80082d8 <_printf_i+0x210>
 80082f2:	e7eb      	b.n	80082cc <_printf_i+0x204>
 80082f4:	2500      	movs	r5, #0
 80082f6:	f104 0619 	add.w	r6, r4, #25
 80082fa:	e7f5      	b.n	80082e8 <_printf_i+0x220>
 80082fc:	0800887d 	.word	0x0800887d
 8008300:	0800888e 	.word	0x0800888e

08008304 <__sflush_r>:
 8008304:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008308:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800830c:	0716      	lsls	r6, r2, #28
 800830e:	4605      	mov	r5, r0
 8008310:	460c      	mov	r4, r1
 8008312:	d454      	bmi.n	80083be <__sflush_r+0xba>
 8008314:	684b      	ldr	r3, [r1, #4]
 8008316:	2b00      	cmp	r3, #0
 8008318:	dc02      	bgt.n	8008320 <__sflush_r+0x1c>
 800831a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800831c:	2b00      	cmp	r3, #0
 800831e:	dd48      	ble.n	80083b2 <__sflush_r+0xae>
 8008320:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008322:	2e00      	cmp	r6, #0
 8008324:	d045      	beq.n	80083b2 <__sflush_r+0xae>
 8008326:	2300      	movs	r3, #0
 8008328:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800832c:	682f      	ldr	r7, [r5, #0]
 800832e:	6a21      	ldr	r1, [r4, #32]
 8008330:	602b      	str	r3, [r5, #0]
 8008332:	d030      	beq.n	8008396 <__sflush_r+0x92>
 8008334:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008336:	89a3      	ldrh	r3, [r4, #12]
 8008338:	0759      	lsls	r1, r3, #29
 800833a:	d505      	bpl.n	8008348 <__sflush_r+0x44>
 800833c:	6863      	ldr	r3, [r4, #4]
 800833e:	1ad2      	subs	r2, r2, r3
 8008340:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008342:	b10b      	cbz	r3, 8008348 <__sflush_r+0x44>
 8008344:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008346:	1ad2      	subs	r2, r2, r3
 8008348:	2300      	movs	r3, #0
 800834a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800834c:	6a21      	ldr	r1, [r4, #32]
 800834e:	4628      	mov	r0, r5
 8008350:	47b0      	blx	r6
 8008352:	1c43      	adds	r3, r0, #1
 8008354:	89a3      	ldrh	r3, [r4, #12]
 8008356:	d106      	bne.n	8008366 <__sflush_r+0x62>
 8008358:	6829      	ldr	r1, [r5, #0]
 800835a:	291d      	cmp	r1, #29
 800835c:	d82b      	bhi.n	80083b6 <__sflush_r+0xb2>
 800835e:	4a2a      	ldr	r2, [pc, #168]	@ (8008408 <__sflush_r+0x104>)
 8008360:	40ca      	lsrs	r2, r1
 8008362:	07d6      	lsls	r6, r2, #31
 8008364:	d527      	bpl.n	80083b6 <__sflush_r+0xb2>
 8008366:	2200      	movs	r2, #0
 8008368:	6062      	str	r2, [r4, #4]
 800836a:	04d9      	lsls	r1, r3, #19
 800836c:	6922      	ldr	r2, [r4, #16]
 800836e:	6022      	str	r2, [r4, #0]
 8008370:	d504      	bpl.n	800837c <__sflush_r+0x78>
 8008372:	1c42      	adds	r2, r0, #1
 8008374:	d101      	bne.n	800837a <__sflush_r+0x76>
 8008376:	682b      	ldr	r3, [r5, #0]
 8008378:	b903      	cbnz	r3, 800837c <__sflush_r+0x78>
 800837a:	6560      	str	r0, [r4, #84]	@ 0x54
 800837c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800837e:	602f      	str	r7, [r5, #0]
 8008380:	b1b9      	cbz	r1, 80083b2 <__sflush_r+0xae>
 8008382:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008386:	4299      	cmp	r1, r3
 8008388:	d002      	beq.n	8008390 <__sflush_r+0x8c>
 800838a:	4628      	mov	r0, r5
 800838c:	f7ff fa9c 	bl	80078c8 <_free_r>
 8008390:	2300      	movs	r3, #0
 8008392:	6363      	str	r3, [r4, #52]	@ 0x34
 8008394:	e00d      	b.n	80083b2 <__sflush_r+0xae>
 8008396:	2301      	movs	r3, #1
 8008398:	4628      	mov	r0, r5
 800839a:	47b0      	blx	r6
 800839c:	4602      	mov	r2, r0
 800839e:	1c50      	adds	r0, r2, #1
 80083a0:	d1c9      	bne.n	8008336 <__sflush_r+0x32>
 80083a2:	682b      	ldr	r3, [r5, #0]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d0c6      	beq.n	8008336 <__sflush_r+0x32>
 80083a8:	2b1d      	cmp	r3, #29
 80083aa:	d001      	beq.n	80083b0 <__sflush_r+0xac>
 80083ac:	2b16      	cmp	r3, #22
 80083ae:	d11e      	bne.n	80083ee <__sflush_r+0xea>
 80083b0:	602f      	str	r7, [r5, #0]
 80083b2:	2000      	movs	r0, #0
 80083b4:	e022      	b.n	80083fc <__sflush_r+0xf8>
 80083b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083ba:	b21b      	sxth	r3, r3
 80083bc:	e01b      	b.n	80083f6 <__sflush_r+0xf2>
 80083be:	690f      	ldr	r7, [r1, #16]
 80083c0:	2f00      	cmp	r7, #0
 80083c2:	d0f6      	beq.n	80083b2 <__sflush_r+0xae>
 80083c4:	0793      	lsls	r3, r2, #30
 80083c6:	680e      	ldr	r6, [r1, #0]
 80083c8:	bf08      	it	eq
 80083ca:	694b      	ldreq	r3, [r1, #20]
 80083cc:	600f      	str	r7, [r1, #0]
 80083ce:	bf18      	it	ne
 80083d0:	2300      	movne	r3, #0
 80083d2:	eba6 0807 	sub.w	r8, r6, r7
 80083d6:	608b      	str	r3, [r1, #8]
 80083d8:	f1b8 0f00 	cmp.w	r8, #0
 80083dc:	dde9      	ble.n	80083b2 <__sflush_r+0xae>
 80083de:	6a21      	ldr	r1, [r4, #32]
 80083e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80083e2:	4643      	mov	r3, r8
 80083e4:	463a      	mov	r2, r7
 80083e6:	4628      	mov	r0, r5
 80083e8:	47b0      	blx	r6
 80083ea:	2800      	cmp	r0, #0
 80083ec:	dc08      	bgt.n	8008400 <__sflush_r+0xfc>
 80083ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083f6:	81a3      	strh	r3, [r4, #12]
 80083f8:	f04f 30ff 	mov.w	r0, #4294967295
 80083fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008400:	4407      	add	r7, r0
 8008402:	eba8 0800 	sub.w	r8, r8, r0
 8008406:	e7e7      	b.n	80083d8 <__sflush_r+0xd4>
 8008408:	20400001 	.word	0x20400001

0800840c <_fflush_r>:
 800840c:	b538      	push	{r3, r4, r5, lr}
 800840e:	690b      	ldr	r3, [r1, #16]
 8008410:	4605      	mov	r5, r0
 8008412:	460c      	mov	r4, r1
 8008414:	b913      	cbnz	r3, 800841c <_fflush_r+0x10>
 8008416:	2500      	movs	r5, #0
 8008418:	4628      	mov	r0, r5
 800841a:	bd38      	pop	{r3, r4, r5, pc}
 800841c:	b118      	cbz	r0, 8008426 <_fflush_r+0x1a>
 800841e:	6a03      	ldr	r3, [r0, #32]
 8008420:	b90b      	cbnz	r3, 8008426 <_fflush_r+0x1a>
 8008422:	f7fe ffb5 	bl	8007390 <__sinit>
 8008426:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d0f3      	beq.n	8008416 <_fflush_r+0xa>
 800842e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008430:	07d0      	lsls	r0, r2, #31
 8008432:	d404      	bmi.n	800843e <_fflush_r+0x32>
 8008434:	0599      	lsls	r1, r3, #22
 8008436:	d402      	bmi.n	800843e <_fflush_r+0x32>
 8008438:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800843a:	f7ff fa34 	bl	80078a6 <__retarget_lock_acquire_recursive>
 800843e:	4628      	mov	r0, r5
 8008440:	4621      	mov	r1, r4
 8008442:	f7ff ff5f 	bl	8008304 <__sflush_r>
 8008446:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008448:	07da      	lsls	r2, r3, #31
 800844a:	4605      	mov	r5, r0
 800844c:	d4e4      	bmi.n	8008418 <_fflush_r+0xc>
 800844e:	89a3      	ldrh	r3, [r4, #12]
 8008450:	059b      	lsls	r3, r3, #22
 8008452:	d4e1      	bmi.n	8008418 <_fflush_r+0xc>
 8008454:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008456:	f7ff fa27 	bl	80078a8 <__retarget_lock_release_recursive>
 800845a:	e7dd      	b.n	8008418 <_fflush_r+0xc>

0800845c <__swhatbuf_r>:
 800845c:	b570      	push	{r4, r5, r6, lr}
 800845e:	460c      	mov	r4, r1
 8008460:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008464:	2900      	cmp	r1, #0
 8008466:	b096      	sub	sp, #88	@ 0x58
 8008468:	4615      	mov	r5, r2
 800846a:	461e      	mov	r6, r3
 800846c:	da0d      	bge.n	800848a <__swhatbuf_r+0x2e>
 800846e:	89a3      	ldrh	r3, [r4, #12]
 8008470:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008474:	f04f 0100 	mov.w	r1, #0
 8008478:	bf14      	ite	ne
 800847a:	2340      	movne	r3, #64	@ 0x40
 800847c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008480:	2000      	movs	r0, #0
 8008482:	6031      	str	r1, [r6, #0]
 8008484:	602b      	str	r3, [r5, #0]
 8008486:	b016      	add	sp, #88	@ 0x58
 8008488:	bd70      	pop	{r4, r5, r6, pc}
 800848a:	466a      	mov	r2, sp
 800848c:	f000 f862 	bl	8008554 <_fstat_r>
 8008490:	2800      	cmp	r0, #0
 8008492:	dbec      	blt.n	800846e <__swhatbuf_r+0x12>
 8008494:	9901      	ldr	r1, [sp, #4]
 8008496:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800849a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800849e:	4259      	negs	r1, r3
 80084a0:	4159      	adcs	r1, r3
 80084a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80084a6:	e7eb      	b.n	8008480 <__swhatbuf_r+0x24>

080084a8 <__smakebuf_r>:
 80084a8:	898b      	ldrh	r3, [r1, #12]
 80084aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80084ac:	079d      	lsls	r5, r3, #30
 80084ae:	4606      	mov	r6, r0
 80084b0:	460c      	mov	r4, r1
 80084b2:	d507      	bpl.n	80084c4 <__smakebuf_r+0x1c>
 80084b4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80084b8:	6023      	str	r3, [r4, #0]
 80084ba:	6123      	str	r3, [r4, #16]
 80084bc:	2301      	movs	r3, #1
 80084be:	6163      	str	r3, [r4, #20]
 80084c0:	b003      	add	sp, #12
 80084c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084c4:	ab01      	add	r3, sp, #4
 80084c6:	466a      	mov	r2, sp
 80084c8:	f7ff ffc8 	bl	800845c <__swhatbuf_r>
 80084cc:	9f00      	ldr	r7, [sp, #0]
 80084ce:	4605      	mov	r5, r0
 80084d0:	4639      	mov	r1, r7
 80084d2:	4630      	mov	r0, r6
 80084d4:	f7ff fa64 	bl	80079a0 <_malloc_r>
 80084d8:	b948      	cbnz	r0, 80084ee <__smakebuf_r+0x46>
 80084da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084de:	059a      	lsls	r2, r3, #22
 80084e0:	d4ee      	bmi.n	80084c0 <__smakebuf_r+0x18>
 80084e2:	f023 0303 	bic.w	r3, r3, #3
 80084e6:	f043 0302 	orr.w	r3, r3, #2
 80084ea:	81a3      	strh	r3, [r4, #12]
 80084ec:	e7e2      	b.n	80084b4 <__smakebuf_r+0xc>
 80084ee:	89a3      	ldrh	r3, [r4, #12]
 80084f0:	6020      	str	r0, [r4, #0]
 80084f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084f6:	81a3      	strh	r3, [r4, #12]
 80084f8:	9b01      	ldr	r3, [sp, #4]
 80084fa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80084fe:	b15b      	cbz	r3, 8008518 <__smakebuf_r+0x70>
 8008500:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008504:	4630      	mov	r0, r6
 8008506:	f000 f837 	bl	8008578 <_isatty_r>
 800850a:	b128      	cbz	r0, 8008518 <__smakebuf_r+0x70>
 800850c:	89a3      	ldrh	r3, [r4, #12]
 800850e:	f023 0303 	bic.w	r3, r3, #3
 8008512:	f043 0301 	orr.w	r3, r3, #1
 8008516:	81a3      	strh	r3, [r4, #12]
 8008518:	89a3      	ldrh	r3, [r4, #12]
 800851a:	431d      	orrs	r5, r3
 800851c:	81a5      	strh	r5, [r4, #12]
 800851e:	e7cf      	b.n	80084c0 <__smakebuf_r+0x18>

08008520 <memmove>:
 8008520:	4288      	cmp	r0, r1
 8008522:	b510      	push	{r4, lr}
 8008524:	eb01 0402 	add.w	r4, r1, r2
 8008528:	d902      	bls.n	8008530 <memmove+0x10>
 800852a:	4284      	cmp	r4, r0
 800852c:	4623      	mov	r3, r4
 800852e:	d807      	bhi.n	8008540 <memmove+0x20>
 8008530:	1e43      	subs	r3, r0, #1
 8008532:	42a1      	cmp	r1, r4
 8008534:	d008      	beq.n	8008548 <memmove+0x28>
 8008536:	f811 2b01 	ldrb.w	r2, [r1], #1
 800853a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800853e:	e7f8      	b.n	8008532 <memmove+0x12>
 8008540:	4402      	add	r2, r0
 8008542:	4601      	mov	r1, r0
 8008544:	428a      	cmp	r2, r1
 8008546:	d100      	bne.n	800854a <memmove+0x2a>
 8008548:	bd10      	pop	{r4, pc}
 800854a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800854e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008552:	e7f7      	b.n	8008544 <memmove+0x24>

08008554 <_fstat_r>:
 8008554:	b538      	push	{r3, r4, r5, lr}
 8008556:	4d07      	ldr	r5, [pc, #28]	@ (8008574 <_fstat_r+0x20>)
 8008558:	2300      	movs	r3, #0
 800855a:	4604      	mov	r4, r0
 800855c:	4608      	mov	r0, r1
 800855e:	4611      	mov	r1, r2
 8008560:	602b      	str	r3, [r5, #0]
 8008562:	f7f8 feee 	bl	8001342 <_fstat>
 8008566:	1c43      	adds	r3, r0, #1
 8008568:	d102      	bne.n	8008570 <_fstat_r+0x1c>
 800856a:	682b      	ldr	r3, [r5, #0]
 800856c:	b103      	cbz	r3, 8008570 <_fstat_r+0x1c>
 800856e:	6023      	str	r3, [r4, #0]
 8008570:	bd38      	pop	{r3, r4, r5, pc}
 8008572:	bf00      	nop
 8008574:	20004d5c 	.word	0x20004d5c

08008578 <_isatty_r>:
 8008578:	b538      	push	{r3, r4, r5, lr}
 800857a:	4d06      	ldr	r5, [pc, #24]	@ (8008594 <_isatty_r+0x1c>)
 800857c:	2300      	movs	r3, #0
 800857e:	4604      	mov	r4, r0
 8008580:	4608      	mov	r0, r1
 8008582:	602b      	str	r3, [r5, #0]
 8008584:	f7f8 feed 	bl	8001362 <_isatty>
 8008588:	1c43      	adds	r3, r0, #1
 800858a:	d102      	bne.n	8008592 <_isatty_r+0x1a>
 800858c:	682b      	ldr	r3, [r5, #0]
 800858e:	b103      	cbz	r3, 8008592 <_isatty_r+0x1a>
 8008590:	6023      	str	r3, [r4, #0]
 8008592:	bd38      	pop	{r3, r4, r5, pc}
 8008594:	20004d5c 	.word	0x20004d5c

08008598 <_sbrk_r>:
 8008598:	b538      	push	{r3, r4, r5, lr}
 800859a:	4d06      	ldr	r5, [pc, #24]	@ (80085b4 <_sbrk_r+0x1c>)
 800859c:	2300      	movs	r3, #0
 800859e:	4604      	mov	r4, r0
 80085a0:	4608      	mov	r0, r1
 80085a2:	602b      	str	r3, [r5, #0]
 80085a4:	f7f8 fef6 	bl	8001394 <_sbrk>
 80085a8:	1c43      	adds	r3, r0, #1
 80085aa:	d102      	bne.n	80085b2 <_sbrk_r+0x1a>
 80085ac:	682b      	ldr	r3, [r5, #0]
 80085ae:	b103      	cbz	r3, 80085b2 <_sbrk_r+0x1a>
 80085b0:	6023      	str	r3, [r4, #0]
 80085b2:	bd38      	pop	{r3, r4, r5, pc}
 80085b4:	20004d5c 	.word	0x20004d5c

080085b8 <_realloc_r>:
 80085b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085bc:	4607      	mov	r7, r0
 80085be:	4614      	mov	r4, r2
 80085c0:	460d      	mov	r5, r1
 80085c2:	b921      	cbnz	r1, 80085ce <_realloc_r+0x16>
 80085c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085c8:	4611      	mov	r1, r2
 80085ca:	f7ff b9e9 	b.w	80079a0 <_malloc_r>
 80085ce:	b92a      	cbnz	r2, 80085dc <_realloc_r+0x24>
 80085d0:	f7ff f97a 	bl	80078c8 <_free_r>
 80085d4:	4625      	mov	r5, r4
 80085d6:	4628      	mov	r0, r5
 80085d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085dc:	f000 f81a 	bl	8008614 <_malloc_usable_size_r>
 80085e0:	4284      	cmp	r4, r0
 80085e2:	4606      	mov	r6, r0
 80085e4:	d802      	bhi.n	80085ec <_realloc_r+0x34>
 80085e6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80085ea:	d8f4      	bhi.n	80085d6 <_realloc_r+0x1e>
 80085ec:	4621      	mov	r1, r4
 80085ee:	4638      	mov	r0, r7
 80085f0:	f7ff f9d6 	bl	80079a0 <_malloc_r>
 80085f4:	4680      	mov	r8, r0
 80085f6:	b908      	cbnz	r0, 80085fc <_realloc_r+0x44>
 80085f8:	4645      	mov	r5, r8
 80085fa:	e7ec      	b.n	80085d6 <_realloc_r+0x1e>
 80085fc:	42b4      	cmp	r4, r6
 80085fe:	4622      	mov	r2, r4
 8008600:	4629      	mov	r1, r5
 8008602:	bf28      	it	cs
 8008604:	4632      	movcs	r2, r6
 8008606:	f7ff f950 	bl	80078aa <memcpy>
 800860a:	4629      	mov	r1, r5
 800860c:	4638      	mov	r0, r7
 800860e:	f7ff f95b 	bl	80078c8 <_free_r>
 8008612:	e7f1      	b.n	80085f8 <_realloc_r+0x40>

08008614 <_malloc_usable_size_r>:
 8008614:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008618:	1f18      	subs	r0, r3, #4
 800861a:	2b00      	cmp	r3, #0
 800861c:	bfbc      	itt	lt
 800861e:	580b      	ldrlt	r3, [r1, r0]
 8008620:	18c0      	addlt	r0, r0, r3
 8008622:	4770      	bx	lr

08008624 <_init>:
 8008624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008626:	bf00      	nop
 8008628:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800862a:	bc08      	pop	{r3}
 800862c:	469e      	mov	lr, r3
 800862e:	4770      	bx	lr

08008630 <_fini>:
 8008630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008632:	bf00      	nop
 8008634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008636:	bc08      	pop	{r3}
 8008638:	469e      	mov	lr, r3
 800863a:	4770      	bx	lr
