<profile>

<section name = "Vitis HLS Report for 'conv1_Pipeline_EXPORT_ROW_L'" level="0">
<item name = "Date">Wed Nov  1 16:45:20 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck24-ubva530-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">30608, 30608, 0.306 ms, 0.306 ms, 30608, 30608, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- EXPORT_ROW_L">30606, 30606, 8, 1, 1, 30600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 411, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 49, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 126, -</column>
<column name="Register">-, -, 355, 64, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_6ns_19ns_24_1_1_U159">mul_6ns_19ns_24_1_1, 0, 1, 0, 6, 0</column>
<column name="mux_8_3_32_1_1_U160">mux_8_3_32_1_1, 0, 0, 0, 43, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln158_1_fu_417_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln158_2_fu_436_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln158_3_fu_441_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln158_4_fu_367_p2">+, 0, 0, 22, 15, 1</column>
<column name="add_ln158_fu_379_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln159_1_fu_648_p2">+, 0, 0, 19, 12, 1</column>
<column name="add_ln159_fu_494_p2">+, 0, 0, 12, 4, 1</column>
<column name="empty_103_fu_612_p2">+, 0, 0, 17, 12, 12</column>
<column name="empty_98_fu_630_p2">+, 0, 0, 15, 8, 1</column>
<column name="empty_102_fu_576_p2">-, 0, 0, 17, 12, 12</column>
<column name="and_ln158_1_fu_470_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln158_fu_488_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln159_fu_588_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_pp0_stage0_iter8">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op119_writereq_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op137_writeresp_state9">and, 0, 0, 2, 1, 1</column>
<column name="empty_99_fu_636_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="exitcond142251005_fu_482_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln158_fu_361_p2">icmp, 0, 0, 22, 15, 13</column>
<column name="icmp_ln159_1_fu_642_p2">icmp, 0, 0, 12, 4, 3</column>
<column name="icmp_ln159_fu_385_p2">icmp, 0, 0, 19, 12, 10</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln158_fu_399_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln159_1_fu_506_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln159_2_fu_594_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln159_fu_500_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln158_1_fu_405_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln158_2_fu_456_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln158_fu_391_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln159_1_fu_524_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln159_2_fu_540_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln159_3_fu_600_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln159_4_fu_654_p3">select, 0, 0, 11, 1, 1</column>
<column name="select_ln159_fu_512_p3">select, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln158_1_fu_464_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln158_fu_476_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln159_fu_582_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_first_iter_01_phi_fu_303_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_first_iter_0_phi_fu_292_p4">9, 2, 1, 2</column>
<column name="bh_1_fu_130">9, 2, 4, 8</column>
<column name="bout_fu_138">9, 2, 4, 8</column>
<column name="first_iter_0_reg_288">9, 2, 1, 2</column>
<column name="i2_blk_n_AW">9, 2, 1, 2</column>
<column name="i2_blk_n_B">9, 2, 1, 2</column>
<column name="i2_blk_n_W">9, 2, 1, 2</column>
<column name="indvar_flatten120_fu_142">9, 2, 15, 30</column>
<column name="indvar_flatten89_fu_134">9, 2, 12, 24</column>
<column name="loop_index_i42_fu_126">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="bh_1_fu_130">4, 0, 4, 0</column>
<column name="bout_fu_138">4, 0, 4, 0</column>
<column name="empty_99_reg_841">1, 0, 1, 0</column>
<column name="first_iter_01_reg_299">1, 0, 1, 0</column>
<column name="first_iter_0_reg_288">1, 0, 1, 0</column>
<column name="icmp_ln158_reg_778">1, 0, 1, 0</column>
<column name="icmp_ln159_1_reg_845">1, 0, 1, 0</column>
<column name="indvar_flatten120_fu_142">15, 0, 15, 0</column>
<column name="indvar_flatten89_fu_134">12, 0, 12, 0</column>
<column name="loop_index_i42_fu_126">8, 0, 8, 0</column>
<column name="or_ln159_2_reg_796">1, 0, 1, 0</column>
<column name="or_ln159_reg_787">1, 0, 1, 0</column>
<column name="select_ln159_1_reg_791">3, 0, 3, 0</column>
<column name="sext_ln158_cast_reg_773">64, 0, 64, 0</column>
<column name="sext_ln159_mid2_v_reg_782">62, 0, 62, 0</column>
<column name="tmp_4_reg_849">32, 0, 32, 0</column>
<column name="empty_99_reg_841">64, 32, 1, 0</column>
<column name="icmp_ln159_1_reg_845">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv1_Pipeline_EXPORT_ROW_L, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv1_Pipeline_EXPORT_ROW_L, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv1_Pipeline_EXPORT_ROW_L, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv1_Pipeline_EXPORT_ROW_L, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv1_Pipeline_EXPORT_ROW_L, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv1_Pipeline_EXPORT_ROW_L, return value</column>
<column name="m_axi_i2_AWVALID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWREADY">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWADDR">out, 64, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWLEN">out, 32, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWSIZE">out, 3, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWBURST">out, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWLOCK">out, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWCACHE">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWPROT">out, 3, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWQOS">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWREGION">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWUSER">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WVALID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WREADY">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WDATA">out, 32, m_axi, i2, pointer</column>
<column name="m_axi_i2_WSTRB">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_WLAST">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WUSER">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARVALID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARREADY">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARADDR">out, 64, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARLEN">out, 32, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARSIZE">out, 3, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARBURST">out, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARLOCK">out, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARCACHE">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARPROT">out, 3, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARQOS">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARREGION">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARUSER">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RVALID">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RREADY">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RDATA">in, 32, m_axi, i2, pointer</column>
<column name="m_axi_i2_RLAST">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RID">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RFIFONUM">in, 13, m_axi, i2, pointer</column>
<column name="m_axi_i2_RUSER">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RRESP">in, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_BVALID">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_BREADY">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_BRESP">in, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_BID">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_BUSER">in, 1, m_axi, i2, pointer</column>
<column name="trunc_ln141_mid2">in, 6, ap_none, trunc_ln141_mid2, scalar</column>
<column name="output_ftmap">in, 64, ap_none, output_ftmap, scalar</column>
<column name="sext_ln158">in, 19, ap_none, sext_ln158, scalar</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_address0">out, 12, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_ce0">out, 1, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_q0">in, 32, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_address0">out, 12, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_ce0">out, 1, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_q0">in, 32, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_address0">out, 12, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_ce0">out, 1, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_q0">in, 32, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_address0">out, 12, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_ce0">out, 1, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_q0">in, 32, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0">out, 12, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0">out, 1, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_q0">in, 32, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0">out, 12, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0">out, 1, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_q0">in, 32, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0">out, 12, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0">out, 1, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0">in, 32, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0">out, 12, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0">out, 1, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0">in, 32, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou, array</column>
</table>
</item>
</section>
</profile>
