plcname="plcName";
author="authorName";
project="projectName";
testcase testcaseName(false, FB,"description"){
	define {
		input[
			int a = 0;
			udt b(typeB){
				int c;
			}
			int d = a;
		]
		output[ ]	
	}
	
}