// Seed: 1831530748
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  assign id_5 = id_6;
  id_9 :
  assert property (@(posedge 1) id_2)
  else $display(1);
  specify
    (id_10 => id_11) = (id_3 == id_10  : {1, id_3, 1} : id_10, 1);
    (id_12[1] => id_13) = 1;
  endspecify
endmodule
module module_1 (
    id_1,
    module_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = id_13;
  wire id_16;
  wire id_17;
  assign id_17 = id_4;
  wire id_18;
  module_0(
      id_4, id_5, id_3, id_5, id_17, id_5, id_14
  );
  wire id_19;
endmodule
