VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf-dirty
Revision: v8.0.0-rc2-2909-gdadca7ecf-dirty
Compiled: 2025-06-26T11:09:53
Compiler: GNU 12.2.0 on Linux-4.4.0-26100-Microsoft x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml pwm_ctrl.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/rps/ugv/build/pwm_ctrl_dummy.sdc --pack


Architecture file: /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: pwm_ctrl

# Loading Architecture Description
# Loading Architecture Description took 0.42 seconds (max_rss 25.3 MiB, delta_rss +22.6 MiB)
# Building complex block graph
# Building complex block graph took 0.10 seconds (max_rss 32.0 MiB, delta_rss +6.7 MiB)
# Load circuit
# Load circuit took 0.00 seconds (max_rss 32.2 MiB, delta_rss +0.1 MiB)
# Clean circuit
Absorbed 187 LUT buffers
Inferred    4 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    3 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 7
# Clean circuit took 0.00 seconds (max_rss 32.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 32.3 MiB, delta_rss +0.1 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 32.3 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 47
    .input    :       4
    .output   :       5
    BIDIR_CELL:       8
    CLOCK_CELL:       1
    C_FRAG    :       3
    GMUX_IP   :       1
    GND       :       1
    Q_FRAG    :       9
    T_FRAG    :      14
    VCC       :       1
  Nets  : 42
    Avg Fanout:     5.5
    Max Fanout:    91.0
    Min Fanout:     1.0
Warning 1: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1366.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1366.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 2: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.gmux (GMUX_IP) from pin $auto$clkbufmap.cc:252:execute$1366.gmux.IP[0] to $auto$clkbufmap.cc:252:execute$1366.gmux.IZ[0] (assuming a non-inverting buffer).
Warning 3: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1366.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1366.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 4: Assumed 3 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Netlist Clocks: 1
# Build Timing Graph
Warning 5: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1366.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1366.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 6: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.gmux (GMUX_IP) from pin $auto$clkbufmap.cc:252:execute$1366.gmux.IP[0] to $auto$clkbufmap.cc:252:execute$1366.gmux.IZ[0] (assuming a non-inverting buffer).
Warning 7: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1366.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1366.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 8: Assumed 3 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Adding edge from '$auto$clkbufmap.cc:252:execute$1366.clock.I_PAD[0]' (tnode: 11) -> '$auto$clkbufmap.cc:252:execute$1366.clock.O_CLK[0]' (tnode: 12) to allow clocks to propagate
Adding edge from '$auto$clkbufmap.cc:252:execute$1366.gmux.IP[0]' (tnode: 14) -> '$auto$clkbufmap.cc:252:execute$1366.gmux.IZ[0]' (tnode: 15) to allow clocks to propagate
  Timing Graph Nodes: 274
  Timing Graph Edges: 433
  Timing Graph Levels: 14
# Build Timing Graph took 0.00 seconds (max_rss 32.4 MiB, delta_rss +0.1 MiB)
Warning 9: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1366.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1366.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 10: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.gmux (GMUX_IP) from pin $auto$clkbufmap.cc:252:execute$1366.gmux.IP[0] to $auto$clkbufmap.cc:252:execute$1366.gmux.IZ[0] (assuming a non-inverting buffer).
Warning 11: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1366.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1366.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 12: Assumed 3 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 1 pins (0.4%), 1 blocks (2.1%)
# Load Timing Constraints
Warning 13: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1366.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1366.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 14: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.gmux (GMUX_IP) from pin $auto$clkbufmap.cc:252:execute$1366.gmux.IP[0] to $auto$clkbufmap.cc:252:execute$1366.gmux.IZ[0] (assuming a non-inverting buffer).
Warning 15: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1366.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1366.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 16: Assumed 3 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.

SDC file '/home/rps/ugv/build/pwm_ctrl_dummy.sdc' contained no SDC commands
Warning 17: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1366.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1366.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 18: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.gmux (GMUX_IP) from pin $auto$clkbufmap.cc:252:execute$1366.gmux.IP[0] to $auto$clkbufmap.cc:252:execute$1366.gmux.IZ[0] (assuming a non-inverting buffer).
Warning 19: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1366.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1366.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 20: Assumed 3 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 32.4 MiB, delta_rss +0.1 MiB)
Timing analysis: ON
Circuit netlist file: pwm_ctrl.net
Circuit placement file: pwm_ctrl.place
Circuit routing file: pwm_ctrl.route
Circuit SDC file: /home/rps/ugv/build/pwm_ctrl_dummy.sdc

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Packing
Begin packing 'pwm_ctrl.eblif'.
Warning 21: All 3 clocks will be treated as global.

After removing unused inputs...
	total blocks: 47, total nets: 42, total inputs: 4, total outputs: 5
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.2e-14
Warning 22: Unable to determine most common block type (perhaps the device grid was empty?)
Warning 23: Unable to infer which block type is a logic block
Warning 24: Unable to identify logic block type to apply default pin utilization targets to; this may result in denser packing than desired
Warning 25: Unable to determine most common block type (perhaps the device grid was empty?)
Warning 26: Unable to infer which block type is a logic block
Warning 27: Unable to identify logic block type to apply default packer high fanout thresholds; this may result in denser packing than desired
Packing with pin utilization targets: TL-LOGIC:1,1 TL-RAM:1,1 TL-MULT:1,1 TL-BIDIR:1,1 TL-CLOCK:1,1 TL-SDIOMUX:1,1 TL-GMUX:1,1 TL-ASSP:1,1 TL-SYN_VCC:1,1 TL-SYN_GND:1,1
Packing with high fanout thresholds: TL-LOGIC:128 TL-RAM:128 TL-MULT:128 TL-BIDIR:128 TL-CLOCK:128 TL-SDIOMUX:128 TL-GMUX:128 TL-ASSP:128 TL-SYN_VCC:128 TL-SYN_GND:128
Not enough resources expand FPGA size to (39 x 35)
Complex block 0: 'pwm_out_dff_Q_D_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 1: 'pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 2: 'pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1.t_frag' (PB-LOGIC) ..
Complex block 3: 'pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.t_frag' (PB-LOGIC) ..
Complex block 4: 'pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.t_frag' (PB-LOGIC) ..
Complex block 5: 'pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.t_frag' (PB-LOGIC) ..
Complex block 6: 'pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.t_frag' (PB-LOGIC) ..
Complex block 7: 'pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.t_frag' (PB-LOGIC) .
Complex block 8: 'pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.t_frag' (PB-LOGIC) .
Complex block 9: 'pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 10: 'pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 11: '$iopadmap$pwm_control.WA_1' (PB-BIDIR) .
Complex block 12: '$iopadmap$pwm_control.WB_2' (PB-BIDIR) .
Complex block 13: '$iopadmap$pwm_control.pwm_out' (PB-BIDIR) .
Complex block 14: 'S_0' (PB-BIDIR) .
Complex block 15: 'S_1' (PB-BIDIR) .
Complex block 16: 'reset' (PB-BIDIR) .
Complex block 17: '$iopadmap$pwm_control.WA_2' (PB-BIDIR) .
Complex block 18: '$iopadmap$pwm_control.WB_1' (PB-BIDIR) .
Complex block 19: 'clk' (PB-CLOCK) .
Complex block 20: '$auto$clkbufmap.cc:252:execute$1366.gmux' (PB-GMUX) .
Complex block 21: '$false' (PB-SYN_GND) .
Complex block 22: '$true' (PB-SYN_VCC) .
	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-GMUX: # blocks: 1, average # input + clock pins used: 2, average # output pins used: 1
	PB-LOGIC: # blocks: 11, average # input + clock pins used: 16.8182, average # output pins used: 1.54545
	PB-CLOCK: # blocks: 1, average # input + clock pins used: 0, average # output pins used: 1
	PB-MULT: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-SDIOMUX: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-RAM: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-SYN_VCC: # blocks: 1, average # input + clock pins used: 0, average # output pins used: 1
	PB-BIDIR: # blocks: 8, average # input + clock pins used: 2.625, average # output pins used: 0.375
	PB-SYN_GND: # blocks: 1, average # input + clock pins used: 0, average # output pins used: 1
	PB-ASSP: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
Absorbed logical nets 18 out of 42 nets, 24 nets not absorbed.
Incr Slack updates 1 in 1.36e-05 sec
Full Max Req/Worst Slack updates 1 in 3.7e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 7.9e-06 sec
FPGA sized to 39 x 35 (ql-eos-s3)
Device Utilization: 0.02 (target 1.00)
	Block Utilization: 0.20 Type: PB-GMUX
	Block Utilization: 0.01 Type: PB-LOGIC
	Block Utilization: 0.20 Type: PB-CLOCK
	Block Utilization: 1.00 Type: PB-SYN_VCC
	Block Utilization: 0.25 Type: PB-BIDIR
	Block Utilization: 1.00 Type: PB-SYN_GND


Netlist conversion complete.

# Packing took 0.05 seconds (max_rss 32.8 MiB, delta_rss +0.4 MiB)
# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'pwm_ctrl.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.0625 seconds).
# Load Packing took 0.05 seconds (max_rss 71.0 MiB, delta_rss +38.2 MiB)
Warning 28: Netlist contains 0 global net to non-global architecture pin connections
Warning 29: Logic block #21 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 30: Logic block #22 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 24
Netlist num_blocks: 23
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 1.
Netlist PB-LOGIC blocks: 11.
Netlist PB-CLOCK blocks: 1.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 8.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 0.
Netlist inputs pins: 4
Netlist output pins: 21


Pb types usage...
  PB-GMUX           : 1
   GMUX             : 1
    IP              : 1
     gmux           : 1
  PB-LOGIC          : 11
   LOGIC            : 11
    FRAGS           : 11
     c_frag_modes   : 11
      SINGLE        : 3
       c_frag       : 3
      SPLIT         : 8
       b_frag       : 8
       t_frag       : 6
     q_frag_modes   : 9
      INT           : 9
       q_frag       : 9
  PB-CLOCK          : 1
   CLOCK            : 1
    clock_buf       : 1
    inpad           : 1
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 8
   BIDIR            : 8
    INPUT           : 3
     bidir          : 3
     inpad          : 3
    OUTPUT          : 5
     bidir          : 5
     outpad         : 5
  PB-SYN_GND        : 1
   GND              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		11	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		1	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		8	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		0	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.02 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.01 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.25 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.20 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.20 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 0.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 71.1 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph



Warning 31: This architecture version is for VPR 8.1.0-dev+dadca7ecf-dirty while your current VPR version is 8.1.0-dev+dadca7ecf compatability issues may arise

## Loading routing resource graph took 1.41 seconds (max_rss 341.4 MiB, delta_rss +270.3 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 2.62 seconds (max_rss 389.1 MiB, delta_rss +318.1 MiB)


Flow timing analysis took 0.0001419 seconds (0.0001087 STA, 3.32e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 3.36 seconds (max_rss 389.1 MiB)
