Release 10.1.03 - Bitgen K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '2vp50.nph' in environment
/opt/Xilinx/10.1/ISE.
   "nf2_top" is an NCD, version 3.2, device xc2vp50, package ff1152, speed -7

Wed Dec 21 15:31:23 2011

/opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/bitgen -intstyle ise -g Binary:No -w nf2_top_par.ncd 

Summary of Bitgen Options:
+----------------------+----------------------+
| Option Name          | Current Setting      |
+----------------------+----------------------+
| Compress             | (Not Specified)*     |
+----------------------+----------------------+
| Readback             | (Not Specified)*     |
+----------------------+----------------------+
| CRC                  | Enable*              |
+----------------------+----------------------+
| DebugBitstream       | No*                  |
+----------------------+----------------------+
| ConfigRate           | 4*                   |
+----------------------+----------------------+
| StartupClk           | Cclk*                |
+----------------------+----------------------+
| DCMShutdown          | Disable*             |
+----------------------+----------------------+
| DisableBandgap       | No*                  |
+----------------------+----------------------+
| CclkPin              | Pullup*              |
+----------------------+----------------------+
| DonePin              | Pullup*              |
+----------------------+----------------------+
| HswapenPin           | Pullup*              |
+----------------------+----------------------+
| M0Pin                | Pullup*              |
+----------------------+----------------------+
| M1Pin                | Pullup*              |
+----------------------+----------------------+
| M2Pin                | Pullup*              |
+----------------------+----------------------+
| PowerdownPin         | Pullup*              |
+----------------------+----------------------+
| ProgPin              | Pullup*              |
+----------------------+----------------------+
| TckPin               | Pullup*              |
+----------------------+----------------------+
| TdiPin               | Pullup*              |
+----------------------+----------------------+
| TdoPin               | Pullup*              |
+----------------------+----------------------+
| TmsPin               | Pullup*              |
+----------------------+----------------------+
| UnusedPin            | Pulldown*            |
+----------------------+----------------------+
| GWE_cycle            | 6*                   |
+----------------------+----------------------+
| GTS_cycle            | 5*                   |
+----------------------+----------------------+
| LCK_cycle            | NoWait*              |
+----------------------+----------------------+
| Match_cycle          | 2                    |
+----------------------+----------------------+
| DONE_cycle           | 4*                   |
+----------------------+----------------------+
| Persist              | No*                  |
+----------------------+----------------------+
| DriveDone            | No*                  |
+----------------------+----------------------+
| DonePipe             | No*                  |
+----------------------+----------------------+
| Security             | None*                |
+----------------------+----------------------+
| UserID               | 0xFFFFFFFF*          |
+----------------------+----------------------+
| ActivateGclk         | No*                  |
+----------------------+----------------------+
| ActiveReconfig       | No*                  |
+----------------------+----------------------+
| PartialMask0         | (Not Specified)*     |
+----------------------+----------------------+
| PartialMask1         | (Not Specified)*     |
+----------------------+----------------------+
| PartialMask2         | (Not Specified)*     |
+----------------------+----------------------+
| PartialGclk          | (Not Specified)*     |
+----------------------+----------------------+
| PartialLeft          | (Not Specified)*     |
+----------------------+----------------------+
| PartialRight         | (Not Specified)*     |
+----------------------+----------------------+
| Encrypt              | No*                  |
+----------------------+----------------------+
| Key0                 | pick*                |
+----------------------+----------------------+
| Key1                 | pick*                |
+----------------------+----------------------+
| Key2                 | pick*                |
+----------------------+----------------------+
| Key3                 | pick*                |
+----------------------+----------------------+
| Key4                 | pick*                |
+----------------------+----------------------+
| Key5                 | pick*                |
+----------------------+----------------------+
| Keyseq0              | M*                   |
+----------------------+----------------------+
| Keyseq1              | M*                   |
+----------------------+----------------------+
| Keyseq2              | M*                   |
+----------------------+----------------------+
| Keyseq3              | M*                   |
+----------------------+----------------------+
| Keyseq4              | M*                   |
+----------------------+----------------------+
| Keyseq5              | M*                   |
+----------------------+----------------------+
| KeyFile              | (Not Specified)*     |
+----------------------+----------------------+
| StartKey             | 0*                   |
+----------------------+----------------------+
| StartCBC             | pick*                |
+----------------------+----------------------+
| FreezeDCI            | No*                  |
+----------------------+----------------------+
| DCIUpdateMode        | AsRequired*          |
+----------------------+----------------------+
| IEEE1532             | No*                  |
+----------------------+----------------------+
| Binary               | No**                 |
+----------------------+----------------------+
 *  Default setting.
 ** The specified setting matches the default setting.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top/infrastructure_top0/cal_top0/hexClk is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   nf2_core/user_data_path/output_port_lookup/ethernet_parser/mplstag1_add_cmp_e
   q0000 is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top/ddr2_top0/data_path0/dqs_delayed_col1(0) is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top/ddr2_top0/data_path0/dqs_delayed_col0(0) is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top/ddr2_top0/data_path0/dqs_delayed_col1(1) is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top/ddr2_top0/data_path0/dqs_delayed_col0(1) is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top/ddr2_top0/data_path0/dqs_delayed_col1(2) is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top/ddr2_top0/data_path0/dqs_delayed_col0(2) is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top/ddr2_top0/data_path0/dqs_delayed_col1(3) is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top/ddr2_top0/data_path0/dqs_delayed_col0(3) is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   nf2_core/user_data_path/output_port_lookup/ethernet_parser/numtag_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   nf2_core/user_data_path/output_port_lookup/ethernet_parser/eotnotfound_not000
   1 is sourced by a combinatorial pin. This is not good design practice. Use
   the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[7].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[6].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[5].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[4].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[3].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[2].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[1].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[0].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/ddr2_blk_rdwr/data_fifo_144.async_fifo_p_wr_data_sysclk_2_clk
   0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ram
   loop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[7].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[6].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[5].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[4].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[3].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[2].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[1].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[0].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.
   bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB
   16_RAMB16A>.  The block is configured to use input parity pins. There are
   dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/ddr2_blk_rdwr/data_fifo_144.async_fifo_p_rd_data_clk0_2_syscl
   k/async_fifo_144b_u/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_genera
   tor/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>.  The
   block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[7].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[6].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[5].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[4].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[3].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[2].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[1].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[0].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/ddr2_blk_rdwr/data_fifo_144.async_fifo_p_wr_data_sysclk_2_clk
   0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ram
   loop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[7].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[6].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[5].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[4].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[3].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[2].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[1].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[0].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/ddr2_blk_rdwr/data_fifo_144.async_fifo_p_rd_data_clk0_2_syscl
   k/async_fifo_144b_u/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_genera
   tor/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>.  The
   block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[7].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[6].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[5].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[4].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[3].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[2].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[1].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[0].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/mpls_proc/mpls_in_fifo/fifo/Mram_queue1.A>:<RA
   MB16_RAMB16A>.  The block is configured to use input parity pins. There are
   dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/mpls_proc/mpls_in_fifo/fifo/Mram_queue2.A>:<RA
   MB16_RAMB16A>.  The block is configured to use input parity pins. There are
   dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/ddr2_blk_rdwr/data_fifo_144.async_fifo_p_wr_data_sysclk_2_clk
   0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ram
   loop[2].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[7].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[6].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[5].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[4].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[3].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[2].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[1].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[0].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/ddr2_blk_rdwr/data_fifo_144.async_fifo_p_rd_data_clk0_2_syscl
   k/async_fifo_144b_u/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_genera
   tor/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>.  The
   block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[7].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[6].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[5].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[4].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[3].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[2].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[1].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[0].dram_queue/store_p
   kt_dram/async_72x512_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_
   generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.
    The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/ddr2_blk_rdwr/data_fifo_144.async_fifo_p_wr_data_sysclk_2_clk
   0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ram
   loop[3].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[7].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[6].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[5].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[4].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[3].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[2].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[1].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/dram_queue[0].dram_queue/remove_
   pkt_dram/async_144x256_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_me
   m_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/ddr2_blk_rdwr/data_fifo_144.async_fifo_p_rd_data_clk0_2_syscl
   k/async_fifo_144b_u/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_genera
   tor/valid.cstr/ramloop[3].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>.  The
   block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/ddr2_blk_rdwr/ddr2_blk_rdwr_fifo_64b_2_72b_u/fallthrough_smal
   l_fifo_72bit/fifo/Mram_queue1.A>:<RAMB16_RAMB16A>.  The block is configured
   to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/ddr2_blk_rdwr/ddr2_blk_rdwr_fifo_64b_2_72b_u/fallthrough_smal
   l_fifo_72bit/fifo/Mram_queue2.A>:<RAMB16_RAMB16A>.  The block is configured
   to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue1.A>:<
   RAMB16_RAMB16A>.  The block is configured to use input parity pins. There are
   dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue2.A>:<
   RAMB16_RAMB16A>.  The block is configured to use input parity pins. There are
   dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue1.A>:<
   RAMB16_RAMB16A>.  The block is configured to use input parity pins. There are
   dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue2.A>:<
   RAMB16_RAMB16A>.  The block is configured to use input parity pins. There are
   dangling output parity pins.
WARNING:PhysDesignRules:812 - Dangling pin <DOA3> on
   block:<nf2_core/user_data_path/bram_arbiter/bram_lookup/blk_mem/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2_noinit.ram/dp36x36.ram.A>:<RAMB16_
   RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA4> on
   block:<nf2_core/user_data_path/bram_arbiter/bram_lookup/blk_mem/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2_noinit.ram/dp36x36.ram.A>:<RAMB16_
   RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<nf2_core/user_data_path/bram_arbiter/bram_lookup/blk_mem/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2_noinit.ram/dp36x36.ram.A>:<RAMB16_
   RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<nf2_core/user_data_path/bram_arbiter/bram_lookup/blk_mem/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2_noinit.ram/dp36x36.ram.A>:<RAMB16_
   RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<nf2_core/user_data_path/bram_arbiter/bram_lookup/blk_mem/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2_noinit.ram/dp36x36.ram.A>:<RAMB16_
   RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA11> on
   block:<nf2_core/user_data_path/bram_arbiter/bram_lookup/blk_mem/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2_noinit.ram/dp36x36.ram.A>:<RAMB16_
   RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA12> on
   block:<nf2_core/user_data_path/bram_arbiter/bram_lookup/blk_mem/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2_noinit.ram/dp36x36.ram.A>:<RAMB16_
   RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA13> on
   block:<nf2_core/user_data_path/bram_arbiter/bram_lookup/blk_mem/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2_noinit.ram/dp36x36.ram.A>:<RAMB16_
   RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA14> on
   block:<nf2_core/user_data_path/bram_arbiter/bram_lookup/blk_mem/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2_noinit.ram/dp36x36.ram.A>:<RAMB16_
   RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA15> on
   block:<nf2_core/user_data_path/bram_arbiter/bram_lookup/blk_mem/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2_noinit.ram/dp36x36.ram.A>:<RAMB16_
   RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<nf2_core/user_data_path/bram_arbiter/bram_lookup/blk_mem/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2_noinit.ram/dp36x36.ram.A>:<RAMB16_
   RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<nf2_core/user_data_path/bram_arbiter/bram_lookup/blk_mem/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2_noinit.ram/dp36x36.ram.A>:<RAMB16_
   RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<nf2_core/user_data_path/bram_arbiter/bram_lookup/blk_mem/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2_noinit.ram/dp36x36.ram.A>:<RAMB16_
   RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<nf2_core/user_data_path/bram_arbiter/bram_lookup/blk_mem/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2_noinit.ram/dp36x36.ram.A>:<RAMB16_
   RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<nf2_core/user_data_path/bram_arbiter/bram_lookup/blk_mem/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2_noinit.ram/dp36x36.ram.A>:<RAMB16_
   RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<nf2_core/user_data_path/bram_arbiter/bram_lookup/blk_mem/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2_noinit.ram/dp36x36.ram.A>:<RAMB16_
   RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<nf2_core/user_data_path/bram_arbiter/bram_lookup/blk_mem/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2_noinit.ram/dp36x36.ram.A>:<RAMB16_
   RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<nf2_core/user_data_path/bram_arbiter/bram_lookup/blk_mem/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2_noinit.ram/dp36x36.ram.A>:<RAMB16_
   RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<nf2_core/user_data_path/bram_arbiter/bram_lookup/blk_mem/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2_noinit.ram/dp36x36.ram.A>:<RAMB16_
   RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<nf2_core/user_data_path/bram_arbiter/bram_lookup/blk_mem/BU2/U0/blk_me
   m_generator/valid.cstr/ramloop[1].ram.r/v2_noinit.ram/dp36x36.ram.A>:<RAMB16_
   RAMB16A>.
DRC detected 0 errors and 129 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "nf2_top_par.bit".
Bitstream generation is complete.
