Supported PMU models:
	[7, netburst, "Pentium4"]
	[8, netburst_p, "Pentium4 (Prescott)"]
	[11, core, "Intel Core"]
	[14, atom, "Intel Atom"]
	[15, nhm, "Intel Nehalem"]
	[16, nhm_ex, "Intel Nehalem EX"]
	[17, nhm_unc, "Intel Nehalem uncore"]
	[18, ix86arch, "Intel X86 architectural PMU"]
	[51, perf, "perf_events generic PMU"]
	[52, wsm, "Intel Westmere (single-socket)"]
	[53, wsm_dp, "Intel Westmere DP"]
	[54, wsm_unc, "Intel Westmere uncore"]
	[55, amd64_k7, "AMD64 K7"]
	[56, amd64_k8_revb, "AMD64 K8 RevB"]
	[57, amd64_k8_revc, "AMD64 K8 RevC"]
	[58, amd64_k8_revd, "AMD64 K8 RevD"]
	[59, amd64_k8_reve, "AMD64 K8 RevE"]
	[60, amd64_k8_revf, "AMD64 K8 RevF"]
	[61, amd64_k8_revg, "AMD64 K8 RevG"]
	[62, amd64_fam10h_barcelona, "AMD64 Fam10h Barcelona"]
	[63, amd64_fam10h_shanghai, "AMD64 Fam10h Shanghai"]
	[64, amd64_fam10h_istanbul, "AMD64 Fam10h Istanbul"]
	[68, snb, "Intel Sandy Bridge"]
	[69, amd64_fam14h_bobcat, "AMD64 Fam14h Bobcat"]
	[70, amd64_fam15h_interlagos, "AMD64 Fam15h Interlagos"]
	[71, snb_ep, "Intel Sandy Bridge EP"]
	[72, amd64_fam12h_llano, "AMD64 Fam12h Llano"]
	[73, amd64_fam11h_turion, "AMD64 Fam11h Turion"]
	[74, ivb, "Intel Ivy Bridge"]
	[76, snb_unc_cbo0, "Intel Sandy Bridge C-box0 uncore"]
	[77, snb_unc_cbo1, "Intel Sandy Bridge C-box1 uncore"]
	[78, snb_unc_cbo2, "Intel Sandy Bridge C-box2 uncore"]
	[79, snb_unc_cbo3, "Intel Sandy Bridge C-box3 uncore"]
	[80, snbep_unc_cbo0, "Intel Sandy Bridge-EP C-Box 0 uncore"]
	[81, snbep_unc_cbo1, "Intel Sandy Bridge-EP C-Box 1 uncore"]
	[82, snbep_unc_cbo2, "Intel Sandy Bridge-EP C-Box 2 uncore"]
	[83, snbep_unc_cbo3, "Intel Sandy Bridge-EP C-Box 3 uncore"]
	[84, snbep_unc_cbo4, "Intel Sandy Bridge-EP C-Box 4 uncore"]
	[85, snbep_unc_cbo5, "Intel Sandy Bridge-EP C-Box 5 uncore"]
	[86, snbep_unc_cbo6, "Intel Sandy Bridge-EP C-Box 6 uncore"]
	[87, snbep_unc_cbo7, "Intel Sandy Bridge-EP C-Box 7 uncore"]
	[88, snbep_unc_ha, "Intel Sandy Bridge-EP HA uncore"]
	[89, snbep_unc_imc0, "Intel Sandy Bridge-EP IMC0 uncore"]
	[90, snbep_unc_imc1, "Intel Sandy Bridge-EP IMC1 uncore"]
	[91, snbep_unc_imc2, "Intel Sandy Bridge-EP IMC2 uncore"]
	[92, snbep_unc_imc3, "Intel Sandy Bridge-EP IMC3 uncore"]
	[93, snbep_unc_pcu, "Intel Sandy Bridge-EP PCU uncore"]
	[94, snbep_unc_qpi0, "Intel Sandy Bridge-EP QPI0 uncore"]
	[95, snbep_unc_qpi1, "Intel Sandy Bridge-EP QPI1 uncore"]
	[96, snbep_unc_ubo, "Intel Sandy Bridge-EP U-Box uncore"]
	[97, snbep_unc_r2pcie, "Intel Sandy Bridge-EP R2PCIe uncore"]
	[98, snbep_unc_r3qpi0, "Intel Sandy Bridge-EP R3QPI0 uncore"]
	[99, snbep_unc_r3qpi1, "Intel Sandy Bridge-EP R3QPI1 uncore"]
	[100, knc, "Intel Knights Corner"]
	[103, ivb_ep, "Intel Ivy Bridge EP"]
	[104, hsw, "Intel Haswell"]
	[105, ivb_unc_cbo0, "Intel Ivy Bridge C-box0 uncore"]
	[106, ivb_unc_cbo1, "Intel Ivy Bridge C-box1 uncore"]
	[107, ivb_unc_cbo2, "Intel Ivy Bridge C-box2 uncore"]
	[108, ivb_unc_cbo3, "Intel Ivy Bridge C-box3 uncore"]
	[110, rapl, "Intel RAPL"]
	[111, slm, "Intel Silvermont"]
	[112, amd64_fam15h_nb, "AMD64 Fam15h NorthBridge"]
	[114, perf_raw, "perf_events raw PMU"]
	[115, ivbep_unc_cbo0, "Intel Ivy Bridge-EP C-Box 0 uncore"]
	[116, ivbep_unc_cbo1, "Intel Ivy Bridge-EP C-Box 1 uncore"]
	[117, ivbep_unc_cbo2, "Intel Ivy Bridge-EP C-Box 2 uncore"]
	[118, ivbep_unc_cbo3, "Intel Ivy Bridge-EP C-Box 3 uncore"]
	[119, ivbep_unc_cbo4, "Intel Ivy Bridge-EP C-Box 4 uncore"]
	[120, ivbep_unc_cbo5, "Intel Ivy Bridge-EP C-Box 5 uncore"]
	[121, ivbep_unc_cbo6, "Intel Ivy Bridge-EP C-Box 6 uncore"]
	[122, ivbep_unc_cbo7, "Intel Ivy Bridge-EP C-Box 7 uncore"]
	[123, ivbep_unc_cbo8, "Intel Ivy Bridge-EP C-Box 8 uncore"]
	[124, ivbep_unc_cbo9, "Intel Ivy Bridge-EP C-Box 9 uncore"]
	[125, ivbep_unc_cbo10, "Intel Ivy Bridge-EP C-Box 10 uncore"]
	[126, ivbep_unc_cbo11, "Intel Ivy Bridge-EP C-Box 11 uncore"]
	[127, ivbep_unc_cbo12, "Intel Ivy Bridge-EP C-Box 12 uncore"]
	[128, ivbep_unc_cbo13, "Intel Ivy Bridge-EP C-Box 13 uncore"]
	[129, ivbep_unc_cbo14, "Intel Ivy Bridge-EP C-Box 14 uncore"]
	[130, ivbep_unc_ha0, "Intel Ivy Bridge-EP HA 0 uncore"]
	[131, ivbep_unc_ha1, "Intel Ivy Bridge-EP HA 1 uncore"]
	[132, ivbep_unc_imc0, "Intel Iyy Bridge-EP IMC0 uncore"]
	[133, ivbep_unc_imc1, "Intel Iyy Bridge-EP IMC1 uncore"]
	[134, ivbep_unc_imc2, "Intel Iyy Bridge-EP IMC2 uncore"]
	[135, ivbep_unc_imc3, "Intel Iyy Bridge-EP IMC3 uncore"]
	[136, ivbep_unc_imc4, "Intel Iyy Bridge-EP IMC4 uncore"]
	[137, ivbep_unc_imc5, "Intel Iyy Bridge-EP IMC5 uncore"]
	[138, ivbep_unc_imc6, "Intel Iyy Bridge-EP IMC6 uncore"]
	[139, ivbep_unc_imc7, "Intel Iyy Bridge-EP IMC7 uncore"]
	[140, ivbep_unc_pcu, "Intel Ivy Bridge-EP PCU uncore"]
	[141, ivbep_unc_qpi0, "Intel Ivy Bridge-EP QPI0 uncore"]
	[142, ivbep_unc_qpi1, "Intel Ivy Bridge-EP QPI1 uncore"]
	[143, ivbep_unc_qpi2, "Intel Ivy Bridge-EP QPI2 uncore"]
	[144, ivbep_unc_ubo, "Intel Ivy Bridge-EP U-Box uncore"]
	[145, ivbep_unc_r2pcie, "Intel Ivy Bridge-EP R2PCIe uncore"]
	[146, ivbep_unc_r3qpi0, "Intel Ivy Bridge-EP R3QPI0 uncore"]
	[147, ivbep_unc_r3qpi1, "Intel Ivy Bridge-EP R3QPI1 uncore"]
	[148, ivbep_unc_r3qpi2, "Intel Ivy Bridge-EP R3QPI2 uncore"]
	[149, ivbep_unc_irp, "Intel Ivy Bridge-EP IRP uncore"]
	[154, hsw_ep, "Intel Haswell EP"]
	[155, bdw, "Intel Broadwell"]
	[157, hswep_unc_cbo0, "Intel Haswell-EP C-Box 0 uncore"]
	[158, hswep_unc_cbo1, "Intel Haswell-EP C-Box 1 uncore"]
	[159, hswep_unc_cbo2, "Intel Haswell-EP C-Box 2 uncore"]
	[160, hswep_unc_cbo3, "Intel Haswell-EP C-Box 3 uncore"]
	[161, hswep_unc_cbo4, "Intel Haswell-EP C-Box 4 uncore"]
	[162, hswep_unc_cbo5, "Intel Haswell-EP C-Box 5 uncore"]
	[163, hswep_unc_cbo6, "Intel Haswell-EP C-Box 6 uncore"]
	[164, hswep_unc_cbo7, "Intel Haswell-EP C-Box 7 uncore"]
	[165, hswep_unc_cbo8, "Intel Haswell-EP C-Box 8 uncore"]
	[166, hswep_unc_cbo9, "Intel Haswell-EP C-Box 9 uncore"]
	[167, hswep_unc_cbo10, "Intel Haswell-EP C-Box 10 uncore"]
	[168, hswep_unc_cbo11, "Intel Haswell-EP C-Box 11 uncore"]
	[169, hswep_unc_cbo12, "Intel Haswell-EP C-Box 12 uncore"]
	[170, hswep_unc_cbo13, "Intel Haswell-EP C-Box 13 uncore"]
	[171, hswep_unc_cbo14, "Intel Haswell-EP C-Box 14 uncore"]
	[172, hswep_unc_cbo15, "Intel Haswell-EP C-Box 15 uncore"]
	[173, hswep_unc_cbo16, "Intel Haswell-EP C-Box 16 uncore"]
	[174, hswep_unc_cbo17, "Intel Haswell-EP C-Box 17 uncore"]
	[175, hswep_unc_ha0, "Intel Haswell-EP HA 0 uncore"]
	[176, hswep_unc_ha1, "Intel Haswell-EP HA 1 uncore"]
	[177, hswep_unc_imc0, "Intel Haswell-EP IMC0 uncore"]
	[178, hswep_unc_imc1, "Intel Haswell-EP IMC1 uncore"]
	[179, hswep_unc_imc2, "Intel Haswell-EP IMC2 uncore"]
	[180, hswep_unc_imc3, "Intel Haswell-EP IMC3 uncore"]
	[181, hswep_unc_imc4, "Intel Haswell-EP IMC4 uncore"]
	[182, hswep_unc_imc5, "Intel Haswell-EP IMC5 uncore"]
	[183, hswep_unc_imc6, "Intel Haswell-EP IMC6 uncore"]
	[184, hswep_unc_imc7, "Intel Haswell-EP IMC7 uncore"]
	[185, hswep_unc_pcu, "Intel Haswell-EP PCU uncore"]
	[186, hswep_unc_qpi0, "Intel Haswell-EP QPI0 uncore"]
	[187, hswep_unc_qpi1, "Intel Haswell-EP QPI1 uncore"]
	[188, hswep_unc_ubo, "Intel Haswell-EP U-Box uncore"]
	[189, hswep_unc_r2pcie, "Intel Haswell-EP R2PCIe uncore"]
	[190, hswep_unc_r3qpi0, "Intel Haswell-EP R3QPI0 uncore"]
	[191, hswep_unc_r3qpi1, "Intel Haswell-EP R3QPI1 uncore"]
	[192, hswep_unc_r3qpi2, "Intel Haswell-EP R3QPI2 uncore"]
	[193, hswep_unc_irp, "Intel Haswell-EP IRP uncore"]
	[194, hswep_unc_sbo0, "Intel Haswell-EP S-BOX0 uncore"]
	[195, hswep_unc_sbo1, "Intel Haswell-EP S-BOX1 uncore"]
	[196, hswep_unc_sbo2, "Intel Haswell-EP S-BOX2 uncore"]
	[197, hswep_unc_sbo3, "Intel Haswell-EP S-BOX3 uncore"]
	[200, skl, "Intel Skylake"]
	[201, bdw_ep, "Intel Broadwell EP"]
	[202, glm, "Intel Goldmont"]
	[203, knl, "Intel Knights Landing"]
	[204, knl_unc_imc0, "Intel KnightLanding IMC 0 uncore"]
	[205, knl_unc_imc1, "Intel KnightLanding IMC 1 uncore"]
	[206, knl_unc_imc2, "Intel KnightLanding IMC 2 uncore"]
	[207, knl_unc_imc3, "Intel KnightLanding IMC 3 uncore"]
	[208, knl_unc_imc4, "Intel KnightLanding IMC 4 uncore"]
	[209, knl_unc_imc5, "Intel KnightLanding IMC 5 uncore"]
	[210, knl_unc_imc_uclk0, "Intel KnightLanding IMC UCLK 0 uncore"]
	[211, knl_unc_imc_uclk1, "Intel KnightLanding IMC UCLK 1 uncore"]
	[212, knl_unc_edc_eclk0, "Intel KnightLanding EDC_ECLK_0 uncore"]
	[213, knl_unc_edc_eclk1, "Intel KnightLanding EDC_ECLK_1 uncore"]
	[214, knl_unc_edc_eclk2, "Intel KnightLanding EDC_ECLK_2 uncore"]
	[215, knl_unc_edc_eclk3, "Intel KnightLanding EDC_ECLK_3 uncore"]
	[216, knl_unc_edc_eclk4, "Intel KnightLanding EDC_ECLK_4 uncore"]
	[217, knl_unc_edc_eclk5, "Intel KnightLanding EDC_ECLK_5 uncore"]
	[218, knl_unc_edc_eclk6, "Intel KnightLanding EDC_ECLK_6 uncore"]
	[219, knl_unc_edc_eclk7, "Intel KnightLanding EDC_ECLK_7 uncore"]
	[220, knl_unc_edc_uclk0, "Intel KnightLanding EDC_UCLK_0 uncore"]
	[221, knl_unc_edc_uclk1, "Intel KnightLanding EDC_UCLK_1 uncore"]
	[222, knl_unc_edc_uclk2, "Intel KnightLanding EDC_UCLK_2 uncore"]
	[223, knl_unc_edc_uclk3, "Intel KnightLanding EDC_UCLK_3 uncore"]
	[224, knl_unc_edc_uclk4, "Intel KnightLanding EDC_UCLK_4 uncore"]
	[225, knl_unc_edc_uclk5, "Intel KnightLanding EDC_UCLK_5 uncore"]
	[226, knl_unc_edc_uclk6, "Intel KnightLanding EDC_UCLK_6 uncore"]
	[227, knl_unc_edc_uclk7, "Intel KnightLanding EDC_UCLK_7 uncore"]
	[228, knl_unc_cha0, "Intel KnightLanding CHA 0 uncore"]
	[229, knl_unc_cha1, "Intel KnightLanding CHA 1 uncore"]
	[230, knl_unc_cha2, "Intel KnightLanding CHA 2 uncore"]
	[231, knl_unc_cha3, "Intel KnightLanding CHA 3 uncore"]
	[232, knl_unc_cha4, "Intel KnightLanding CHA 4 uncore"]
	[233, knl_unc_cha5, "Intel KnightLanding CHA 5 uncore"]
	[234, knl_unc_cha6, "Intel KnightLanding CHA 6 uncore"]
	[235, knl_unc_cha7, "Intel KnightLanding CHA 7 uncore"]
	[236, knl_unc_cha8, "Intel KnightLanding CHA 8 uncore"]
	[237, knl_unc_cha9, "Intel KnightLanding CHA 9 uncore"]
	[238, knl_unc_cha10, "Intel KnightLanding CHA 10 uncore"]
	[239, knl_unc_cha11, "Intel KnightLanding CHA 11 uncore"]
	[240, knl_unc_cha12, "Intel KnightLanding CHA 12 uncore"]
	[241, knl_unc_cha13, "Intel KnightLanding CHA 13 uncore"]
	[242, knl_unc_cha14, "Intel KnightLanding CHA 14 uncore"]
	[243, knl_unc_cha15, "Intel KnightLanding CHA 15 uncore"]
	[244, knl_unc_cha16, "Intel KnightLanding CHA 16 uncore"]
	[245, knl_unc_cha17, "Intel KnightLanding CHA 17 uncore"]
	[246, knl_unc_cha18, "Intel KnightLanding CHA 18 uncore"]
	[247, knl_unc_cha19, "Intel KnightLanding CHA 19 uncore"]
	[248, knl_unc_cha20, "Intel KnightLanding CHA 20 uncore"]
	[249, knl_unc_cha21, "Intel KnightLanding CHA 21 uncore"]
	[250, knl_unc_cha22, "Intel KnightLanding CHA 22 uncore"]
	[251, knl_unc_cha23, "Intel KnightLanding CHA 23 uncore"]
	[252, knl_unc_cha24, "Intel KnightLanding CHA 24 uncore"]
	[253, knl_unc_cha25, "Intel KnightLanding CHA 25 uncore"]
	[254, knl_unc_cha26, "Intel KnightLanding CHA 26 uncore"]
	[255, knl_unc_cha27, "Intel KnightLanding CHA 27 uncore"]
	[256, knl_unc_cha28, "Intel KnightLanding CHA 28 uncore"]
	[257, knl_unc_cha29, "Intel KnightLanding CHA 29 uncore"]
	[258, knl_unc_cha30, "Intel KnightLanding CHA 30 uncore"]
	[259, knl_unc_cha31, "Intel KnightLanding CHA 31 uncore"]
	[260, knl_unc_cha32, "Intel KnightLanding CHA 32 uncore"]
	[261, knl_unc_cha33, "Intel KnightLanding CHA 33 uncore"]
	[262, knl_unc_cha34, "Intel KnightLanding CHA 34 uncore"]
	[263, knl_unc_cha35, "Intel KnightLanding CHA 35 uncore"]
	[264, knl_unc_cha36, "Intel KnightLanding CHA 36 uncore"]
	[265, knl_unc_cha37, "Intel KnightLanding CHA 37 uncore"]
	[267, knl_unc_m2pcie, "Intel Knights Landing M2PCIe uncore"]
	[269, bdx_unc_cbo0, "Intel BroadwellX C-Box 0 uncore"]
	[270, bdx_unc_cbo1, "Intel BroadwellX C-Box 1 uncore"]
	[271, bdx_unc_cbo2, "Intel BroadwellX C-Box 2 uncore"]
	[272, bdx_unc_cbo3, "Intel BroadwellX C-Box 3 uncore"]
	[273, bdx_unc_cbo4, "Intel BroadwellX C-Box 4 uncore"]
	[274, bdx_unc_cbo5, "Intel BroadwellX C-Box 5 uncore"]
	[275, bdx_unc_cbo6, "Intel BroadwellX C-Box 6 uncore"]
	[276, bdx_unc_cbo7, "Intel BroadwellX C-Box 7 uncore"]
	[277, bdx_unc_cbo8, "Intel BroadwellX C-Box 8 uncore"]
	[278, bdx_unc_cbo9, "Intel BroadwellX C-Box 9 uncore"]
	[279, bdx_unc_cbo10, "Intel BroadwellX C-Box 10 uncore"]
	[280, bdx_unc_cbo11, "Intel BroadwellX C-Box 11 uncore"]
	[281, bdx_unc_cbo12, "Intel BroadwellX C-Box 12 uncore"]
	[282, bdx_unc_cbo13, "Intel BroadwellX C-Box 13 uncore"]
	[283, bdx_unc_cbo14, "Intel BroadwellX C-Box 14 uncore"]
	[284, bdx_unc_cbo15, "Intel BroadwellX C-Box 15 uncore"]
	[285, bdx_unc_cbo16, "Intel BroadwellX C-Box 16 uncore"]
	[286, bdx_unc_cbo17, "Intel BroadwellX C-Box 17 uncore"]
	[287, bdx_unc_cbo18, "Intel BroadwellX C-Box 18 uncore"]
	[288, bdx_unc_cbo19, "Intel BroadwellX C-Box 19 uncore"]
	[289, bdx_unc_cbo20, "Intel BroadwellX C-Box 20 uncore"]
	[290, bdx_unc_cbo21, "Intel BroadwellX C-Box 21 uncore"]
	[291, bdx_unc_cbo22, "Intel BroadwellX C-Box 22 uncore"]
	[292, bdx_unc_cbo23, "Intel BroadwellX C-Box 23 uncore"]
	[293, bdx_unc_ha0, "Intel BroadwellX HA 0 uncore"]
	[294, bdx_unc_ha1, "Intel BroadwellX HA 1 uncore"]
	[295, bdx_unc_imc0, "Intel BroadwellX IMC0 uncore"]
	[296, bdx_unc_imc1, "Intel BroadwellX IMC1 uncore"]
	[297, bdx_unc_imc2, "Intel BroadwellX IMC2 uncore"]
	[298, bdx_unc_imc3, "Intel BroadwellX IMC3 uncore"]
	[299, bdx_unc_imc4, "Intel BroadwellX IMC4 uncore"]
	[300, bdx_unc_imc5, "Intel BroadwellX IMC5 uncore"]
	[301, bdx_unc_imc6, "Intel BroadwellX IMC6 uncore"]
	[302, bdx_unc_imc7, "Intel BroadwellX IMC7 uncore"]
	[303, bdx_unc_pcu, "Intel BroadwellX PCU uncore"]
	[304, bdx_unc_qpi0, "Intel BroadwellX QPI0 uncore"]
	[305, bdx_unc_qpi1, "Intel BroadwellX QPI1 uncore"]
	[306, bdx_unc_qpi2, "Intel BroadwellX QPI2 uncore"]
	[307, bdx_unc_ubo, "Intel BroadwellX U-Box uncore"]
	[308, bdx_unc_r2pcie, "Intel BroadwellX R2PCIe uncore"]
	[309, bdx_unc_r3qpi0, "Intel BroadwellX R3QPI0 uncore"]
	[310, bdx_unc_r3qpi1, "Intel BroadwellX R3QPI1 uncore"]
	[311, bdx_unc_r3qpi2, "Intel BroadwellX R3QPI2 uncore"]
	[312, bdx_unc_irp, "Intel BroadwellX IRP uncore"]
	[313, bdx_unc_sbo0, "Intel BroadwellX S-BOX0 uncore"]
	[314, bdx_unc_sbo1, "Intel BroadwellX S-BOX1 uncore"]
	[315, bdx_unc_sbo2, "Intel BroadwellX S-BOX2 uncore"]
	[316, bdx_unc_sbo3, "Intel BroadwellX S-BOX3 uncore"]
	[317, amd64_fam17h, "AMD64 Fam17h Zen1 (deprecated - use amd_fam17h_zen1 instead)"]
	[318, amd64_fam16h, "AMD64 Fam16h Jaguar"]
	[319, skx, "Intel Skylake X"]
	[320, skx_unc_cha0, "Intel SkylakeX CHA0 uncore"]
	[321, skx_unc_cha1, "Intel SkylakeX CHA1 uncore"]
	[322, skx_unc_cha2, "Intel SkylakeX CHA2 uncore"]
	[323, skx_unc_cha3, "Intel SkylakeX CHA3 uncore"]
	[324, skx_unc_cha4, "Intel SkylakeX CHA4 uncore"]
	[325, skx_unc_cha5, "Intel SkylakeX CHA5 uncore"]
	[326, skx_unc_cha6, "Intel SkylakeX CHA6 uncore"]
	[327, skx_unc_cha7, "Intel SkylakeX CHA7 uncore"]
	[328, skx_unc_cha8, "Intel SkylakeX CHA8 uncore"]
	[329, skx_unc_cha9, "Intel SkylakeX CHA9 uncore"]
	[330, skx_unc_cha10, "Intel SkylakeX CHA10 uncore"]
	[331, skx_unc_cha11, "Intel SkylakeX CHA11 uncore"]
	[332, skx_unc_cha12, "Intel SkylakeX CHA12 uncore"]
	[333, skx_unc_cha13, "Intel SkylakeX CHA13 uncore"]
	[334, skx_unc_cha14, "Intel SkylakeX CHA14 uncore"]
	[335, skx_unc_cha15, "Intel SkylakeX CHA15 uncore"]
	[336, skx_unc_cha16, "Intel SkylakeX CHA16 uncore"]
	[337, skx_unc_cha17, "Intel SkylakeX CHA17 uncore"]
	[338, skx_unc_cha18, "Intel SkylakeX CHA18 uncore"]
	[339, skx_unc_cha19, "Intel SkylakeX CHA19 uncore"]
	[340, skx_unc_cha20, "Intel SkylakeX CHA20 uncore"]
	[341, skx_unc_cha21, "Intel SkylakeX CHA21 uncore"]
	[342, skx_unc_cha22, "Intel SkylakeX CHA22 uncore"]
	[343, skx_unc_cha23, "Intel SkylakeX CHA23 uncore"]
	[344, skx_unc_cha24, "Intel SkylakeX CHA24 uncore"]
	[345, skx_unc_cha25, "Intel SkylakeX CHA25 uncore"]
	[346, skx_unc_cha26, "Intel SkylakeX CHA26 uncore"]
	[347, skx_unc_cha27, "Intel SkylakeX CHA27 uncore"]
	[348, skx_unc_iio0, "Intel SkylakeX IIO0 uncore"]
	[349, skx_unc_iio1, "Intel SkylakeX IIO1 uncore"]
	[350, skx_unc_iio2, "Intel SkylakeX IIO2 uncore"]
	[351, skx_unc_iio3, "Intel SkylakeX IIO3 uncore"]
	[352, skx_unc_iio4, "Intel SkylakeX IIO4 uncore"]
	[353, skx_unc_iio5, "Intel SkylakeX IIO5 uncore"]
	[354, skx_unc_imc0, "Intel SkylakeX IMC0 uncore"]
	[355, skx_unc_imc1, "Intel SkylakeX IMC1 uncore"]
	[356, skx_unc_imc2, "Intel SkylakeX IMC2 uncore"]
	[357, skx_unc_imc3, "Intel SkylakeX IMC3 uncore"]
	[358, skx_unc_imc4, "Intel SkylakeX IMC4 uncore"]
	[359, skx_unc_imc5, "Intel SkylakeX IMC5 uncore"]
	[360, skx_unc_irp, "Intel SkylakeX IRP uncore"]
	[361, skx_unc_m2m0, "Intel SkylakeX M2M0 uncore"]
	[362, skx_unc_m2m1, "Intel SkylakeX M2M1 uncore"]
	[363, skx_unc_m3upi0, "Intel SkylakeX M3UPI0 uncore"]
	[364, skx_unc_m3upi1, "Intel SkylakeX M3UPI1 uncore"]
	[365, skx_unc_m3upi2, "Intel SkylakeX M3UPI2 uncore"]
	[366, skx_unc_pcu, "Intel SkylakeX PCU uncore"]
	[367, skx_unc_ubo, "Intel SkylakeX U-Box uncore"]
	[368, skx_unc_upi0, "Intel SkylakeX UPI0 uncore"]
	[369, skx_unc_upi1, "Intel SkylakeX UPI1 uncore"]
	[370, skx_unc_upi2, "Intel SkylakeX UPI2 uncore"]
	[371, knm, "Intel Knights Mill"]
	[372, knm_unc_imc0, "Intel Knights Mill IMC 0 uncore"]
	[373, knm_unc_imc1, "Intel Knights Mill IMC 1 uncore"]
	[374, knm_unc_imc2, "Intel Knights Mill IMC 2 uncore"]
	[375, knm_unc_imc3, "Intel Knights Mill IMC 3 uncore"]
	[376, knm_unc_imc4, "Intel Knights Mill IMC 4 uncore"]
	[377, knm_unc_imc5, "Intel Knights Mill IMC 5 uncore"]
	[378, knm_unc_imc_uclk0, "Intel Knights Mill IMC UCLK 0 uncore"]
	[379, knm_unc_imc_uclk1, "Intel Knights Mill IMC UCLK 1 uncore"]
	[380, knm_unc_edc_eclk0, "Intel Knights Mill EDC_ECLK_0 uncore"]
	[381, knm_unc_edc_eclk1, "Intel Knights Mill EDC_ECLK_1 uncore"]
	[382, knm_unc_edc_eclk2, "Intel Knights Mill EDC_ECLK_2 uncore"]
	[383, knm_unc_edc_eclk3, "Intel Knights Mill EDC_ECLK_3 uncore"]
	[384, knm_unc_edc_eclk4, "Intel Knights Mill EDC_ECLK_4 uncore"]
	[385, knm_unc_edc_eclk5, "Intel Knights Mill EDC_ECLK_5 uncore"]
	[386, knm_unc_edc_eclk6, "Intel Knights Mill EDC_ECLK_6 uncore"]
	[387, knm_unc_edc_eclk7, "Intel Knights Mill EDC_ECLK_7 uncore"]
	[388, knm_unc_edc_uclk0, "Intel Knights Mill EDC_UCLK_0 uncore"]
	[389, knm_unc_edc_uclk1, "Intel Knights Mill EDC_UCLK_1 uncore"]
	[390, knm_unc_edc_uclk2, "Intel Knights Mill EDC_UCLK_2 uncore"]
	[391, knm_unc_edc_uclk3, "Intel Knights Mill EDC_UCLK_3 uncore"]
	[392, knm_unc_edc_uclk4, "Intel Knights Mill EDC_UCLK_4 uncore"]
	[393, knm_unc_edc_uclk5, "Intel Knights Mill EDC_UCLK_5 uncore"]
	[394, knm_unc_edc_uclk6, "Intel Knights Mill EDC_UCLK_6 uncore"]
	[395, knm_unc_edc_uclk7, "Intel Knights Mill EDC_UCLK_7 uncore"]
	[396, knm_unc_cha0, "Intel Knights Mill CHA 0 uncore"]
	[397, knm_unc_cha1, "Intel Knights Mill CHA 1 uncore"]
	[398, knm_unc_cha2, "Intel Knights Mill CHA 2 uncore"]
	[399, knm_unc_cha3, "Intel Knights Mill CHA 3 uncore"]
	[400, knm_unc_cha4, "Intel Knights Mill CHA 4 uncore"]
	[401, knm_unc_cha5, "Intel Knights Mill CHA 5 uncore"]
	[402, knm_unc_cha6, "Intel Knights Mill CHA 6 uncore"]
	[403, knm_unc_cha7, "Intel Knights Mill CHA 7 uncore"]
	[404, knm_unc_cha8, "Intel Knights Mill CHA 8 uncore"]
	[405, knm_unc_cha9, "Intel Knights Mill CHA 9 uncore"]
	[406, knm_unc_cha10, "Intel Knights Mill CHA 10 uncore"]
	[407, knm_unc_cha11, "Intel Knights Mill CHA 11 uncore"]
	[408, knm_unc_cha12, "Intel Knights Mill CHA 12 uncore"]
	[409, knm_unc_cha13, "Intel Knights Mill CHA 13 uncore"]
	[410, knm_unc_cha14, "Intel Knights Mill CHA 14 uncore"]
	[411, knm_unc_cha15, "Intel Knights Mill CHA 15 uncore"]
	[412, knm_unc_cha16, "Intel Knights Mill CHA 16 uncore"]
	[413, knm_unc_cha17, "Intel Knights Mill CHA 17 uncore"]
	[414, knm_unc_cha18, "Intel Knights Mill CHA 18 uncore"]
	[415, knm_unc_cha19, "Intel Knights Mill CHA 19 uncore"]
	[416, knm_unc_cha20, "Intel Knights Mill CHA 20 uncore"]
	[417, knm_unc_cha21, "Intel Knights Mill CHA 21 uncore"]
	[418, knm_unc_cha22, "Intel Knights Mill CHA 22 uncore"]
	[419, knm_unc_cha23, "Intel Knights Mill CHA 23 uncore"]
	[420, knm_unc_cha24, "Intel Knights Mill CHA 24 uncore"]
	[421, knm_unc_cha25, "Intel Knights Mill CHA 25 uncore"]
	[422, knm_unc_cha26, "Intel Knights Mill CHA 26 uncore"]
	[423, knm_unc_cha27, "Intel Knights Mill CHA 27 uncore"]
	[424, knm_unc_cha28, "Intel Knights Mill CHA 28 uncore"]
	[425, knm_unc_cha29, "Intel Knights Mill CHA 29 uncore"]
	[426, knm_unc_cha30, "Intel Knights Mill CHA 30 uncore"]
	[427, knm_unc_cha31, "Intel Knights Mill CHA 31 uncore"]
	[428, knm_unc_cha32, "Intel Knights Mill CHA 32 uncore"]
	[429, knm_unc_cha33, "Intel Knights Mill CHA 33 uncore"]
	[430, knm_unc_cha34, "Intel Knights Mill CHA 34 uncore"]
	[431, knm_unc_cha35, "Intel Knights Mill CHA 35 uncore"]
	[432, knm_unc_cha36, "Intel Knights Mill CHA 36 uncore"]
	[433, knm_unc_cha37, "Intel Knights Mill CHA 37 uncore"]
	[435, knm_unc_m2pcie, "Intel Knights Mill M2PCIe uncore"]
	[437, clx, "Intel CascadeLake X"]
	[444, amd64_fam17h_zen1, "AMD64 Fam17h Zen1"]
	[445, amd64_fam17h_zen2, "AMD64 Fam17h Zen2"]
	[446, tmt, "Intel Tremont"]
	[447, icl, "Intel Icelake"]
	[450, amd64_fam19h_zen3, "AMD64 Fam19h Zen3"]
	[451, amd64_rapl, "AMD64 RAPL"]
	[452, amd64_fam19h_zen3_l3, "AMD64 Fam19h Zen3 L3"]
	[453, icx, "Intel IcelakeX"]
	[512, spr, "Intel SapphireRapid"]
	[514, amd64_fam19h_zen4, "AMD64 Fam19h Zen4"]
Detected PMU models:
	[18, ix86arch, "Intel X86 architectural PMU", 7 events, 1 max encoding, 12 counters, core PMU]
	[51, perf, "perf_events generic PMU", 87 events, 1 max encoding, 0 counters, OS generic PMU]
	[110, rapl, "Intel RAPL", 2 events, 1 max encoding, 3 counters, uncore PMU]
	[114, perf_raw, "perf_events raw PMU", 1 events, 1 max encoding, 0 counters, OS generic PMU]
	[512, spr, "Intel SapphireRapid", 70 events, 2 max encoding, 20 counters, core PMU]
Total events: 18404 available, 167 supported
#-----------------------------
IDX	 : 37748736
PMU name : ix86arch (Intel X86 architectural PMU)
Name     : UNHALTED_CORE_CYCLES
Equiv	 : None
Flags    : None
Desc     : count core clock cycles whenever the clock signal on the specific core is running (not halted)
Code     : 0x3c
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
#-----------------------------
IDX	 : 37748737
PMU name : ix86arch (Intel X86 architectural PMU)
Name     : INSTRUCTION_RETIRED
Equiv	 : None
Flags    : None
Desc     : count the number of instructions at retirement. For instructions that consists of multiple micro-ops, this event counts the retirement of the last micro-op of the instruction
Code     : 0xc0
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
#-----------------------------
IDX	 : 37748738
PMU name : ix86arch (Intel X86 architectural PMU)
Name     : UNHALTED_REFERENCE_CYCLES
Equiv	 : None
Flags    : None
Desc     : count reference clock cycles while the clock signal on the specific core is running. The reference clock operates at a fixed frequency, irrespective of core frequency changes due to performance state transitions
Code     : 0x13c
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
#-----------------------------
IDX	 : 37748739
PMU name : ix86arch (Intel X86 architectural PMU)
Name     : LLC_REFERENCES
Equiv	 : None
Flags    : None
Desc     : count each request originating from the core to reference a cache line in the last level cache. The count may include speculation, but excludes cache line fills due to hardware prefetch
Code     : 0x4f2e
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
#-----------------------------
IDX	 : 37748740
PMU name : ix86arch (Intel X86 architectural PMU)
Name     : LLC_MISSES
Equiv	 : None
Flags    : None
Desc     : count each cache miss condition for references to the last level cache. The event count may include speculation, but excludes cache line fills due to hardware prefetch
Code     : 0x412e
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
#-----------------------------
IDX	 : 37748741
PMU name : ix86arch (Intel X86 architectural PMU)
Name     : BRANCH_INSTRUCTIONS_RETIRED
Equiv	 : None
Flags    : None
Desc     : count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction
Code     : 0xc4
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
#-----------------------------
IDX	 : 37748742
PMU name : ix86arch (Intel X86 architectural PMU)
Name     : MISPREDICTED_BRANCH_RETIRED
Equiv	 : None
Flags    : None
Desc     : count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware
Code     : 0xc5
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
#-----------------------------
IDX	 : 106954752
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CPU_CYCLES
Equiv	 : None
Flags    : [precise] [hw_smpl] 
Desc     : PERF_COUNT_HW_CPU_CYCLES
Code     : 0x0
#-----------------------------
IDX	 : 106954753
PMU name : perf (perf_events generic PMU)
Name     : CYCLES
Equiv	 : PERF_COUNT_HW_CPU_CYCLES
Flags    : None
Desc     : PERF_COUNT_HW_CPU_CYCLES
Code     : 0x0
#-----------------------------
IDX	 : 106954754
PMU name : perf (perf_events generic PMU)
Name     : CPU-CYCLES
Equiv	 : PERF_COUNT_HW_CPU_CYCLES
Flags    : None
Desc     : PERF_COUNT_HW_CPU_CYCLES
Code     : 0x0
#-----------------------------
IDX	 : 106954755
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_INSTRUCTIONS
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_INSTRUCTIONS
Code     : 0x1
#-----------------------------
IDX	 : 106954756
PMU name : perf (perf_events generic PMU)
Name     : INSTRUCTIONS
Equiv	 : PERF_COUNT_HW_INSTRUCTIONS
Flags    : None
Desc     : PERF_COUNT_HW_INSTRUCTIONS
Code     : 0x1
#-----------------------------
IDX	 : 106954757
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_REFERENCES
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_CACHE_REFERENCES
Code     : 0x2
#-----------------------------
IDX	 : 106954758
PMU name : perf (perf_events generic PMU)
Name     : CACHE-REFERENCES
Equiv	 : PERF_COUNT_HW_CACHE_REFERENCES
Flags    : None
Desc     : PERF_COUNT_HW_CACHE_REFERENCES
Code     : 0x2
#-----------------------------
IDX	 : 106954759
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_MISSES
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_CACHE_MISSES
Code     : 0x3
#-----------------------------
IDX	 : 106954760
PMU name : perf (perf_events generic PMU)
Name     : CACHE-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_MISSES
Flags    : None
Desc     : PERF_COUNT_HW_CACHE_MISSES
Code     : 0x3
#-----------------------------
IDX	 : 106954761
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_BRANCH_INSTRUCTIONS
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_BRANCH_INSTRUCTIONS
Code     : 0x4
#-----------------------------
IDX	 : 106954762
PMU name : perf (perf_events generic PMU)
Name     : BRANCH-INSTRUCTIONS
Equiv	 : PERF_COUNT_HW_BRANCH_INSTRUCTIONS
Flags    : None
Desc     : PERF_COUNT_HW_BRANCH_INSTRUCTIONS
Code     : 0x4
#-----------------------------
IDX	 : 106954763
PMU name : perf (perf_events generic PMU)
Name     : BRANCHES
Equiv	 : PERF_COUNT_HW_BRANCH_INSTRUCTIONS
Flags    : None
Desc     : PERF_COUNT_HW_BRANCH_INSTRUCTIONS
Code     : 0x4
#-----------------------------
IDX	 : 106954764
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_BRANCH_MISSES
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_BRANCH_MISSES
Code     : 0x5
#-----------------------------
IDX	 : 106954765
PMU name : perf (perf_events generic PMU)
Name     : BRANCH-MISSES
Equiv	 : PERF_COUNT_HW_BRANCH_MISSES
Flags    : None
Desc     : PERF_COUNT_HW_BRANCH_MISSES
Code     : 0x5
#-----------------------------
IDX	 : 106954766
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_BUS_CYCLES
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_BUS_CYCLES
Code     : 0x6
#-----------------------------
IDX	 : 106954767
PMU name : perf (perf_events generic PMU)
Name     : BUS-CYCLES
Equiv	 : PERF_COUNT_HW_BUS_CYCLES
Flags    : None
Desc     : PERF_COUNT_HW_BUS_CYCLES
Code     : 0x6
#-----------------------------
IDX	 : 106954768
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_STALLED_CYCLES_FRONTEND
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_STALLED_CYCLES_FRONTEND
Code     : 0x7
#-----------------------------
IDX	 : 106954769
PMU name : perf (perf_events generic PMU)
Name     : STALLED-CYCLES-FRONTEND
Equiv	 : PERF_COUNT_HW_STALLED_CYCLES_FRONTEND
Flags    : None
Desc     : PERF_COUNT_HW_STALLED_CYCLES_FRONTEND
Code     : 0x7
#-----------------------------
IDX	 : 106954770
PMU name : perf (perf_events generic PMU)
Name     : IDLE-CYCLES-FRONTEND
Equiv	 : PERF_COUNT_HW_STALLED_CYCLES_FRONTEND
Flags    : None
Desc     : PERF_COUNT_HW_STALLED_CYCLES_FRONTEND
Code     : 0x7
#-----------------------------
IDX	 : 106954771
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_STALLED_CYCLES_BACKEND
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_STALLED_CYCLES_BACKEND
Code     : 0x8
#-----------------------------
IDX	 : 106954772
PMU name : perf (perf_events generic PMU)
Name     : STALLED-CYCLES-BACKEND
Equiv	 : PERF_COUNT_HW_STALLED_CYCLES_BACKEND
Flags    : None
Desc     : PERF_COUNT_HW_STALLED_CYCLES_BACKEND
Code     : 0x8
#-----------------------------
IDX	 : 106954773
PMU name : perf (perf_events generic PMU)
Name     : IDLE-CYCLES-BACKEND
Equiv	 : PERF_COUNT_HW_STALLED_CYCLES_BACKEND
Flags    : None
Desc     : PERF_COUNT_HW_STALLED_CYCLES_BACKEND
Code     : 0x8
#-----------------------------
IDX	 : 106954774
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_REF_CPU_CYCLES
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_REF_CPU_CYCLES
Code     : 0x9
#-----------------------------
IDX	 : 106954775
PMU name : perf (perf_events generic PMU)
Name     : REF-CYCLES
Equiv	 : PERF_COUNT_HW_REF_CPU_CYCLES
Flags    : None
Desc     : PERF_COUNT_HW_REF_CPU_CYCLES
Code     : 0x9
#-----------------------------
IDX	 : 106954776
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_CPU_CLOCK
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_CPU_CLOCK
Code     : 0x0
#-----------------------------
IDX	 : 106954777
PMU name : perf (perf_events generic PMU)
Name     : CPU-CLOCK
Equiv	 : PERF_COUNT_SW_CPU_CLOCK
Flags    : None
Desc     : PERF_COUNT_SW_CPU_CLOCK
Code     : 0x0
#-----------------------------
IDX	 : 106954778
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_TASK_CLOCK
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_TASK_CLOCK
Code     : 0x1
#-----------------------------
IDX	 : 106954779
PMU name : perf (perf_events generic PMU)
Name     : TASK-CLOCK
Equiv	 : PERF_COUNT_SW_TASK_CLOCK
Flags    : None
Desc     : PERF_COUNT_SW_TASK_CLOCK
Code     : 0x1
#-----------------------------
IDX	 : 106954780
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_PAGE_FAULTS
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_PAGE_FAULTS
Code     : 0x2
#-----------------------------
IDX	 : 106954781
PMU name : perf (perf_events generic PMU)
Name     : PAGE-FAULTS
Equiv	 : PERF_COUNT_SW_PAGE_FAULTS
Flags    : None
Desc     : PERF_COUNT_SW_PAGE_FAULTS
Code     : 0x2
#-----------------------------
IDX	 : 106954782
PMU name : perf (perf_events generic PMU)
Name     : FAULTS
Equiv	 : PERF_COUNT_SW_PAGE_FAULTS
Flags    : None
Desc     : PERF_COUNT_SW_PAGE_FAULTS
Code     : 0x2
#-----------------------------
IDX	 : 106954783
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_CONTEXT_SWITCHES
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_CONTEXT_SWITCHES
Code     : 0x3
#-----------------------------
IDX	 : 106954784
PMU name : perf (perf_events generic PMU)
Name     : CONTEXT-SWITCHES
Equiv	 : PERF_COUNT_SW_CONTEXT_SWITCHES
Flags    : None
Desc     : PERF_COUNT_SW_CONTEXT_SWITCHES
Code     : 0x3
#-----------------------------
IDX	 : 106954785
PMU name : perf (perf_events generic PMU)
Name     : CS
Equiv	 : PERF_COUNT_SW_CONTEXT_SWITCHES
Flags    : None
Desc     : PERF_COUNT_SW_CONTEXT_SWITCHES
Code     : 0x3
#-----------------------------
IDX	 : 106954786
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_CPU_MIGRATIONS
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_CPU_MIGRATIONS
Code     : 0x4
#-----------------------------
IDX	 : 106954787
PMU name : perf (perf_events generic PMU)
Name     : CPU-MIGRATIONS
Equiv	 : PERF_COUNT_SW_CPU_MIGRATIONS
Flags    : None
Desc     : PERF_COUNT_SW_CPU_MIGRATIONS
Code     : 0x4
#-----------------------------
IDX	 : 106954788
PMU name : perf (perf_events generic PMU)
Name     : MIGRATIONS
Equiv	 : PERF_COUNT_SW_CPU_MIGRATIONS
Flags    : None
Desc     : PERF_COUNT_SW_CPU_MIGRATIONS
Code     : 0x4
#-----------------------------
IDX	 : 106954789
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_PAGE_FAULTS_MIN
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_PAGE_FAULTS_MIN
Code     : 0x5
#-----------------------------
IDX	 : 106954790
PMU name : perf (perf_events generic PMU)
Name     : MINOR-FAULTS
Equiv	 : PERF_COUNT_SW_PAGE_FAULTS_MIN
Flags    : None
Desc     : PERF_COUNT_SW_PAGE_FAULTS_MIN
Code     : 0x5
#-----------------------------
IDX	 : 106954791
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_PAGE_FAULTS_MAJ
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_PAGE_FAULTS_MAJ
Code     : 0x6
#-----------------------------
IDX	 : 106954792
PMU name : perf (perf_events generic PMU)
Name     : MAJOR-FAULTS
Equiv	 : PERF_COUNT_SW_PAGE_FAULTS_MAJ
Flags    : None
Desc     : PERF_COUNT_SW_PAGE_FAULTS_MAJ
Code     : 0x6
#-----------------------------
IDX	 : 106954793
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_CGROUP_SWITCHES
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_CGROUP_SWITCHES
Code     : 0xb
#-----------------------------
IDX	 : 106954794
PMU name : perf (perf_events generic PMU)
Name     : CGROUP-SWITCHES
Equiv	 : PERF_COUNT_SW_CGROUP_SWITCHES
Flags    : None
Desc     : PERF_COUNT_SW_CGROUP_SWITCHES
Code     : 0xb
#-----------------------------
IDX	 : 106954795
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_L1D
Equiv	 : None
Flags    : None
Desc     : L1 data cache
Code     : 0x0
Umask-00 : 0x00 : PMU : [READ] : None : read access
Umask-01 : 0x100 : PMU : [WRITE] : None : write access
Umask-02 : 0x200 : PMU : [PREFETCH] : None : prefetch access
Umask-03 : 0x00 : PMU : [ACCESS] : None : hit access
Umask-04 : 0x10000 : PMU : [MISS] : None : miss access
#-----------------------------
IDX	 : 106954796
PMU name : perf (perf_events generic PMU)
Name     : L1-DCACHE-LOADS
Equiv	 : PERF_COUNT_HW_CACHE_L1D:READ:ACCESS
Flags    : None
Desc     : L1 cache load accesses
Code     : 0x0
#-----------------------------
IDX	 : 106954797
PMU name : perf (perf_events generic PMU)
Name     : L1-DCACHE-LOAD-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_L1D:READ:MISS
Flags    : None
Desc     : L1 cache load misses
Code     : 0x0
#-----------------------------
IDX	 : 106954798
PMU name : perf (perf_events generic PMU)
Name     : L1-DCACHE-STORES
Equiv	 : PERF_COUNT_HW_CACHE_L1D:WRITE:ACCESS
Flags    : None
Desc     : L1 cache store accesses
Code     : 0x0
#-----------------------------
IDX	 : 106954799
PMU name : perf (perf_events generic PMU)
Name     : L1-DCACHE-STORE-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_L1D:WRITE:MISS
Flags    : None
Desc     : L1 cache store misses
Code     : 0x0
#-----------------------------
IDX	 : 106954800
PMU name : perf (perf_events generic PMU)
Name     : L1-DCACHE-PREFETCHES
Equiv	 : PERF_COUNT_HW_CACHE_L1D:PREFETCH:ACCESS
Flags    : None
Desc     : L1 cache prefetch accesses
Code     : 0x0
#-----------------------------
IDX	 : 106954801
PMU name : perf (perf_events generic PMU)
Name     : L1-DCACHE-PREFETCH-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_L1D:PREFETCH:MISS
Flags    : None
Desc     : L1 cache prefetch misses
Code     : 0x0
#-----------------------------
IDX	 : 106954802
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_L1I
Equiv	 : None
Flags    : None
Desc     : L1 instruction cache
Code     : 0x1
Umask-00 : 0x00 : PMU : [READ] : None : read access
Umask-01 : 0x200 : PMU : [PREFETCH] : None : prefetch access
Umask-02 : 0x00 : PMU : [ACCESS] : None : hit access
Umask-03 : 0x10000 : PMU : [MISS] : None : miss access
#-----------------------------
IDX	 : 106954803
PMU name : perf (perf_events generic PMU)
Name     : L1-ICACHE-LOADS
Equiv	 : PERF_COUNT_HW_CACHE_L1I:READ:ACCESS
Flags    : None
Desc     : L1I cache load accesses
Code     : 0x1
#-----------------------------
IDX	 : 106954804
PMU name : perf (perf_events generic PMU)
Name     : L1-ICACHE-LOAD-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_L1I:READ:MISS
Flags    : None
Desc     : L1I cache load misses
Code     : 0x1
#-----------------------------
IDX	 : 106954805
PMU name : perf (perf_events generic PMU)
Name     : L1-ICACHE-PREFETCHES
Equiv	 : PERF_COUNT_HW_CACHE_L1I:PREFETCH:ACCESS
Flags    : None
Desc     : L1I cache prefetch accesses
Code     : 0x1
#-----------------------------
IDX	 : 106954806
PMU name : perf (perf_events generic PMU)
Name     : L1-ICACHE-PREFETCH-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_L1I:PREFETCH:MISS
Flags    : None
Desc     : L1I cache prefetch misses
Code     : 0x1
#-----------------------------
IDX	 : 106954807
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_LL
Equiv	 : None
Flags    : None
Desc     : Last level cache
Code     : 0x2
Umask-00 : 0x00 : PMU : [READ] : None : read access
Umask-01 : 0x100 : PMU : [WRITE] : None : write access
Umask-02 : 0x200 : PMU : [PREFETCH] : None : prefetch access
Umask-03 : 0x00 : PMU : [ACCESS] : None : hit access
Umask-04 : 0x10000 : PMU : [MISS] : None : miss access
#-----------------------------
IDX	 : 106954808
PMU name : perf (perf_events generic PMU)
Name     : LLC-LOADS
Equiv	 : PERF_COUNT_HW_CACHE_LL:READ:ACCESS
Flags    : None
Desc     : Last level cache load accesses
Code     : 0x2
#-----------------------------
IDX	 : 106954809
PMU name : perf (perf_events generic PMU)
Name     : LLC-LOAD-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_LL:READ:MISS
Flags    : None
Desc     : Last level cache load misses
Code     : 0x2
#-----------------------------
IDX	 : 106954810
PMU name : perf (perf_events generic PMU)
Name     : LLC-STORES
Equiv	 : PERF_COUNT_HW_CACHE_LL:WRITE:ACCESS
Flags    : None
Desc     : Last level cache store accesses
Code     : 0x2
#-----------------------------
IDX	 : 106954811
PMU name : perf (perf_events generic PMU)
Name     : LLC-STORE-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_LL:WRITE:MISS
Flags    : None
Desc     : Last level cache store misses
Code     : 0x2
#-----------------------------
IDX	 : 106954812
PMU name : perf (perf_events generic PMU)
Name     : LLC-PREFETCHES
Equiv	 : PERF_COUNT_HW_CACHE_LL:PREFETCH:ACCESS
Flags    : None
Desc     : Last level cache prefetch accesses
Code     : 0x2
#-----------------------------
IDX	 : 106954813
PMU name : perf (perf_events generic PMU)
Name     : LLC-PREFETCH-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_LL:PREFETCH:MISS
Flags    : None
Desc     : Last level cache prefetch misses
Code     : 0x2
#-----------------------------
IDX	 : 106954814
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_DTLB
Equiv	 : None
Flags    : None
Desc     : Data Translation Lookaside Buffer
Code     : 0x3
Umask-00 : 0x00 : PMU : [READ] : None : read access
Umask-01 : 0x100 : PMU : [WRITE] : None : write access
Umask-02 : 0x200 : PMU : [PREFETCH] : None : prefetch access
Umask-03 : 0x00 : PMU : [ACCESS] : None : hit access
Umask-04 : 0x10000 : PMU : [MISS] : None : miss access
#-----------------------------
IDX	 : 106954815
PMU name : perf (perf_events generic PMU)
Name     : DTLB-LOADS
Equiv	 : PERF_COUNT_HW_CACHE_DTLB:READ:ACCESS
Flags    : None
Desc     : Data TLB load accesses
Code     : 0x3
#-----------------------------
IDX	 : 106954816
PMU name : perf (perf_events generic PMU)
Name     : DTLB-LOAD-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_DTLB:READ:MISS
Flags    : None
Desc     : Data TLB load misses
Code     : 0x3
#-----------------------------
IDX	 : 106954817
PMU name : perf (perf_events generic PMU)
Name     : DTLB-STORES
Equiv	 : PERF_COUNT_HW_CACHE_DTLB:WRITE:ACCESS
Flags    : None
Desc     : Data TLB store accesses
Code     : 0x3
#-----------------------------
IDX	 : 106954818
PMU name : perf (perf_events generic PMU)
Name     : DTLB-STORE-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_DTLB:WRITE:MISS
Flags    : None
Desc     : Data TLB store misses
Code     : 0x3
#-----------------------------
IDX	 : 106954819
PMU name : perf (perf_events generic PMU)
Name     : DTLB-PREFETCHES
Equiv	 : PERF_COUNT_HW_CACHE_DTLB:PREFETCH:ACCESS
Flags    : None
Desc     : Data TLB prefetch accesses
Code     : 0x3
#-----------------------------
IDX	 : 106954820
PMU name : perf (perf_events generic PMU)
Name     : DTLB-PREFETCH-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_DTLB:PREFETCH:MISS
Flags    : None
Desc     : Data TLB prefetch misses
Code     : 0x3
#-----------------------------
IDX	 : 106954821
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_ITLB
Equiv	 : None
Flags    : None
Desc     : Instruction Translation Lookaside Buffer
Code     : 0x4
Umask-00 : 0x00 : PMU : [READ] : None : read access
Umask-01 : 0x00 : PMU : [ACCESS] : None : hit access
Umask-02 : 0x10000 : PMU : [MISS] : None : miss access
#-----------------------------
IDX	 : 106954822
PMU name : perf (perf_events generic PMU)
Name     : ITLB-LOADS
Equiv	 : PERF_COUNT_HW_CACHE_ITLB:READ:ACCESS
Flags    : None
Desc     : Instruction TLB load accesses
Code     : 0x4
#-----------------------------
IDX	 : 106954823
PMU name : perf (perf_events generic PMU)
Name     : ITLB-LOAD-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_ITLB:READ:MISS
Flags    : None
Desc     : Instruction TLB load misses
Code     : 0x4
#-----------------------------
IDX	 : 106954824
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_BPU
Equiv	 : None
Flags    : None
Desc     : Branch Prediction Unit
Code     : 0x5
Umask-00 : 0x00 : PMU : [READ] : None : read access
Umask-01 : 0x00 : PMU : [ACCESS] : None : hit access
Umask-02 : 0x10000 : PMU : [MISS] : None : miss access
#-----------------------------
IDX	 : 106954825
PMU name : perf (perf_events generic PMU)
Name     : BRANCH-LOADS
Equiv	 : PERF_COUNT_HW_CACHE_BPU:READ:ACCESS
Flags    : None
Desc     : Branch  load accesses
Code     : 0x5
#-----------------------------
IDX	 : 106954826
PMU name : perf (perf_events generic PMU)
Name     : BRANCH-LOAD-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_BPU:READ:MISS
Flags    : None
Desc     : Branch  load misses
Code     : 0x5
#-----------------------------
IDX	 : 106954827
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_NODE
Equiv	 : None
Flags    : None
Desc     : Node memory access
Code     : 0x6
Umask-00 : 0x00 : PMU : [READ] : None : read access
Umask-01 : 0x100 : PMU : [WRITE] : None : write access
Umask-02 : 0x200 : PMU : [PREFETCH] : None : prefetch access
Umask-03 : 0x00 : PMU : [ACCESS] : None : hit access
Umask-04 : 0x10000 : PMU : [MISS] : None : miss access
#-----------------------------
IDX	 : 106954828
PMU name : perf (perf_events generic PMU)
Name     : NODE-LOADS
Equiv	 : PERF_COUNT_HW_CACHE_NODE:READ:ACCESS
Flags    : None
Desc     : Node  load accesses
Code     : 0x6
#-----------------------------
IDX	 : 106954829
PMU name : perf (perf_events generic PMU)
Name     : NODE-LOAD-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_NODE:READ:MISS
Flags    : None
Desc     : Node  load misses
Code     : 0x6
#-----------------------------
IDX	 : 106954830
PMU name : perf (perf_events generic PMU)
Name     : NODE-STORES
Equiv	 : PERF_COUNT_HW_CACHE_NODE:WRITE:ACCESS
Flags    : None
Desc     : Node  store accesses
Code     : 0x6
#-----------------------------
IDX	 : 106954831
PMU name : perf (perf_events generic PMU)
Name     : NODE-STORE-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_NODE:WRITE:MISS
Flags    : None
Desc     : Node  store misses
Code     : 0x6
#-----------------------------
IDX	 : 106954832
PMU name : perf (perf_events generic PMU)
Name     : NODE-PREFETCHES
Equiv	 : PERF_COUNT_HW_CACHE_NODE:PREFETCH:ACCESS
Flags    : None
Desc     : Node  prefetch accesses
Code     : 0x6
#-----------------------------
IDX	 : 106954833
PMU name : perf (perf_events generic PMU)
Name     : NODE-PREFETCH-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_NODE:PREFETCH:MISS
Flags    : None
Desc     : Node  prefetch misses
Code     : 0x6
#-----------------------------
IDX	 : 106954834
PMU name : perf (perf_events generic PMU)
Name     : slots
Equiv	 : None
Flags    : None
Desc     : issue slots per logical CPU (used for topdown toplevel computation, must be first event in the group)
Code     : 0x400
#-----------------------------
IDX	 : 106954835
PMU name : perf (perf_events generic PMU)
Name     : topdown-retiring
Equiv	 : None
Flags    : None
Desc     : topdown useful slots retiring uops (must be used in a group with the other topdown- events with slots as leader)
Code     : 0x8000
#-----------------------------
IDX	 : 106954836
PMU name : perf (perf_events generic PMU)
Name     : topdown-bad-spec
Equiv	 : None
Flags    : None
Desc     : topdown wasted slots due to bad speculation (must be used in a group with the other topdown- events with slots as leader)
Code     : 0x8100
#-----------------------------
IDX	 : 106954837
PMU name : perf (perf_events generic PMU)
Name     : topdown-fe-bound
Equiv	 : None
Flags    : None
Desc     : topdown wasted slots due to frontend (must be used in a group with the other topdown- events with slots as leader)
Code     : 0x8200
#-----------------------------
IDX	 : 106954838
PMU name : perf (perf_events generic PMU)
Name     : topdown-be-bound
Equiv	 : None
Flags    : None
Desc     : topdown wasted slots due to backend (must be used in a group with the other topdown- events with slots as leader)
Code     : 0x8300
#-----------------------------
IDX	 : 230686720
PMU name : rapl (Intel RAPL)
Name     : RAPL_ENERGY_PKG
Equiv	 : None
Flags    : None
Desc     : Number of Joules consumed by all cores and Last level cache on the package. Unit is 2^-32 Joules
Code     : 0x2
#-----------------------------
IDX	 : 230686721
PMU name : rapl (Intel RAPL)
Name     : RAPL_ENERGY_DRAM
Equiv	 : None
Flags    : None
Desc     : Number of Joules consumed by the DRAM. Unit is 2^-32 Joules
Code     : 0x3
#-----------------------------
IDX	 : 239075328
PMU name : perf_raw (perf_events raw PMU)
Name     : r0000
Equiv	 : None
Flags    : None
Desc     : perf_events raw event syntax: r[0-9a-fA-F]+
Code     : 0x0
#-----------------------------
IDX	 : 1073741824
PMU name : spr (Intel SapphireRapid)
Name     : UNHALTED_CORE_CYCLES
Equiv	 : None
Flags    : [hw_smpl] [non-speculative] 
Desc     : Count core clock cycles whenever the clock signal on the specific core is running (not halted)
Code     : 0x3c
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
#-----------------------------
IDX	 : 1073741825
PMU name : spr (Intel SapphireRapid)
Name     : UNHALTED_REFERENCE_CYCLES
Equiv	 : None
Flags    : [hw_smpl] [non-speculative] 
Desc     : Unhalted reference cycles
Code     : 0x300
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 1073741826
PMU name : spr (Intel SapphireRapid)
Name     : INSTRUCTION_RETIRED
Equiv	 : None
Flags    : [hw_smpl] [non-speculative] 
Desc     : Number of instructions at retirement
Code     : 0xc0
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
#-----------------------------
IDX	 : 1073741827
PMU name : spr (Intel SapphireRapid)
Name     : INSTRUCTIONS_RETIRED
Equiv	 : INSTRUCTION_RETIRED
Flags    : [hw_smpl] [non-speculative] 
Desc     : Number of instructions at retirement
Code     : 0xc0
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
#-----------------------------
IDX	 : 1073741828
PMU name : spr (Intel SapphireRapid)
Name     : AMX_OPS_RETIRED
Equiv	 : None
Flags    : [hw_smpl] [non-speculative] 
Desc     : Advance Matrix Extension (AMX) operations retired
Code     : 0xce
Umask-00 : 0x02 : PMU : [BF16] : [hw_smpl] [non-speculative] : AMX retired arithmetic BF16 operations.
Umask-01 : 0x01 : PMU : [INT8] : [hw_smpl] [non-speculative] : AMX retired arithmetic integer 8-bit operations.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741829
PMU name : spr (Intel SapphireRapid)
Name     : INT_VEC_RETIRED
Equiv	 : None
Flags    : [hw_smpl] [non-speculative] 
Desc     : integer ADD, SUB, SAD 128-bit vector instructions.
Code     : 0xe7
Umask-00 : 0x13 : PMU : [128BIT] : [hw_smpl] [non-speculative] : TBD
Umask-01 : 0xac : PMU : [256BIT] : [hw_smpl] [non-speculative] : TBD
Umask-02 : 0x03 : PMU : [ADD_128] : [hw_smpl] [non-speculative] : integer ADD, SUB, SAD 128-bit vector instructions.
Umask-03 : 0x0c : PMU : [ADD_256] : [hw_smpl] [non-speculative] : integer ADD, SUB, SAD 256-bit vector instructions.
Umask-04 : 0x80 : PMU : [MUL_256] : [hw_smpl] [non-speculative] : TBD
Umask-05 : 0x40 : PMU : [SHUFFLES] : [hw_smpl] [non-speculative] : TBD
Umask-06 : 0x10 : PMU : [VNNI_128] : [hw_smpl] [non-speculative] : TBD
Umask-07 : 0x20 : PMU : [VNNI_256] : [hw_smpl] [non-speculative] : TBD
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741830
PMU name : spr (Intel SapphireRapid)
Name     : MEM_UOP_RETIRED
Equiv	 : None
Flags    : [hw_smpl] [non-speculative] 
Desc     : Retired memory uops for any access
Code     : 0xe5
Umask-00 : 0x03 : PMU : [ANY] : [default] [hw_smpl] [non-speculative] : Retired memory uops for any access
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741831
PMU name : spr (Intel SapphireRapid)
Name     : MISC2_RETIRED
Equiv	 : None
Flags    : [hw_smpl] [non-speculative] 
Desc     : TBD
Code     : 0xe0
Umask-00 : 0x20 : PMU : [LFENCE] : [default] [hw_smpl] [non-speculative] : TBD
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741832
PMU name : spr (Intel SapphireRapid)
Name     : MEM_LOAD_MISC_RETIRED
Equiv	 : None
Flags    : [precise] [hw_smpl] [non-speculative] 
Desc     : Retired instructions with at least 1 uncacheable load or lock.
Code     : 0xd4
Umask-00 : 0x04 : PMU : [UC] : [default] [precise] [hw_smpl] [non-speculative] : Retired instructions with at least 1 uncacheable load or lock.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741833
PMU name : spr (Intel SapphireRapid)
Name     : MEM_LOAD_L3_MISS_RETIRED
Equiv	 : None
Flags    : [hw_smpl] [non-speculative] 
Desc     : Retired load instructions which data sources missed L3 but serviced from local dram
Code     : 0xd3
Umask-00 : 0x01 : PMU : [LOCAL_DRAM] : [hw_smpl] [non-speculative] : Retired load instructions which data sources missed L3 but serviced from local dram
Umask-01 : 0x02 : PMU : [REMOTE_DRAM] : [hw_smpl] [non-speculative] : TBD
Umask-02 : 0x08 : PMU : [REMOTE_FWD] : [hw_smpl] [non-speculative] : Retired load instructions whose data sources was forwarded from a remote cache
Umask-03 : 0x04 : PMU : [REMOTE_HITM] : [hw_smpl] [non-speculative] : TBD
Umask-04 : 0x10 : PMU : [REMOTE_PMM] : [hw_smpl] [non-speculative] : Retired load instructions with remote Intel Optane DC persistent memory as the data source where the data request missed all caches.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741834
PMU name : spr (Intel SapphireRapid)
Name     : MEM_LOAD_L3_HIT_RETIRED
Equiv	 : None
Flags    : [precise] [hw_smpl] [non-speculative] 
Desc     : Retired load instructions whose data sources were L3 hit and cross-core snoop missed in on-pkg core cache.
Code     : 0xd2
Umask-00 : 0x04 : PMU : [XSNP_FWD] : [precise] [hw_smpl] [non-speculative] : Retired load instructions whose data sources were HitM responses from shared L3
Umask-01 : 0x01 : PMU : [XSNP_MISS] : [precise] [hw_smpl] [non-speculative] : Retired load instructions whose data sources were L3 hit and cross-core snoop missed in on-pkg core cache.
Umask-02 : 0x08 : PMU : [XSNP_NONE] : [precise] [hw_smpl] [non-speculative] : Retired load instructions whose data sources were hits in L3 without snoops required
Umask-03 : 0x02 : PMU : [XSNP_NO_FWD] : [precise] [hw_smpl] [non-speculative] : Retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741835
PMU name : spr (Intel SapphireRapid)
Name     : MEM_LOAD_RETIRED
Equiv	 : None
Flags    : [precise] [hw_smpl] [non-speculative] 
Desc     : Retired load instructions with L1 cache hits as data sources
Code     : 0xd1
Umask-00 : 0x40 : PMU : [FB_HIT] : [precise] [hw_smpl] [non-speculative] : Number of completed demand load requests that missed the L1, but hit the FB(fill buffer), because a preceding miss to the same cacheline initiated the line to be brought into L1, but data is not yet ready in L1.
Umask-01 : 0x01 : PMU : [L1_HIT] : [precise] [hw_smpl] [non-speculative] : Retired load instructions with L1 cache hits as data sources
Umask-02 : 0x08 : PMU : [L1_MISS] : [precise] [hw_smpl] [non-speculative] : Retired load instructions missed L1 cache as data sources
Umask-03 : 0x02 : PMU : [L2_HIT] : [precise] [hw_smpl] [non-speculative] : Retired load instructions with L2 cache hits as data sources
Umask-04 : 0x10 : PMU : [L2_MISS] : [precise] [hw_smpl] [non-speculative] : Retired load instructions missed L2 cache as data sources
Umask-05 : 0x04 : PMU : [L3_HIT] : [precise] [hw_smpl] [non-speculative] : Retired load instructions with L3 cache hits as data sources
Umask-06 : 0x20 : PMU : [L3_MISS] : [precise] [hw_smpl] [non-speculative] : Retired load instructions missed L3 cache as data sources
Umask-07 : 0x80 : PMU : [LOCAL_PMM] : [hw_smpl] [non-speculative] : Retired load instructions with local Intel Optane DC persistent memory as the data source where the data request missed all caches.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741836
PMU name : spr (Intel SapphireRapid)
Name     : MEM_INST_RETIRED
Equiv	 : None
Flags    : [precise] [hw_smpl] [non-speculative] 
Desc     : Retired load instructions that miss the STLB.
Code     : 0xd0
Umask-00 : 0x81 : PMU : [ALL_LOADS] : [precise] [hw_smpl] [non-speculative] : All retired load instructions.
Umask-01 : 0x82 : PMU : [ALL_STORES] : [precise] [hw_smpl] [non-speculative] : All retired store instructions.
Umask-02 : 0x83 : PMU : [ANY] : [default] [precise] [hw_smpl] [non-speculative] : All retired memory instructions.
Umask-03 : 0x21 : PMU : [LOCK_LOADS] : [precise] [hw_smpl] [non-speculative] : Retired load instructions with locked access.
Umask-04 : 0x41 : PMU : [SPLIT_LOADS] : [precise] [hw_smpl] [non-speculative] : Retired load instructions that split across a cacheline boundary.
Umask-05 : 0x42 : PMU : [SPLIT_STORES] : [precise] [hw_smpl] [non-speculative] : Retired store instructions that split across a cacheline boundary.
Umask-06 : 0x11 : PMU : [STLB_MISS_LOADS] : [precise] [hw_smpl] [non-speculative] : Retired load instructions that miss the STLB.
Umask-07 : 0x12 : PMU : [STLB_MISS_STORES] : [precise] [hw_smpl] [non-speculative] : Retired store instructions that miss the STLB.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741837
PMU name : spr (Intel SapphireRapid)
Name     : FP_ARITH_INST_RETIRED2
Equiv	 : None
Flags    : [hw_smpl] [non-speculative] 
Desc     : TBD
Code     : 0xcf
Umask-00 : 0x04 : PMU : [128B_PACKED_HALF] : [hw_smpl] [non-speculative] : TBD
Umask-01 : 0x08 : PMU : [256B_PACKED_HALF] : [hw_smpl] [non-speculative] : TBD
Umask-02 : 0x10 : PMU : [512B_PACKED_HALF] : [hw_smpl] [non-speculative] : TBD
Umask-03 : 0x02 : PMU : [COMPLEX_SCALAR_HALF] : [hw_smpl] [non-speculative] : TBD
Umask-04 : 0x03 : PMU : [SCALAR] : [hw_smpl] [non-speculative] : Number of all Scalar Half-Precision FP arithmetic instructions(1) retired - regular and complex.
Umask-05 : 0x01 : PMU : [SCALAR_HALF] : [hw_smpl] [non-speculative] : TBD
Umask-06 : 0x1c : PMU : [VECTOR] : [hw_smpl] [non-speculative] : Number of all Vector (also called packed) Half-Precision FP arithmetic instructions(1) retired.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741838
PMU name : spr (Intel SapphireRapid)
Name     : MEM_TRANS_RETIRED
Equiv	 : None
Flags    : [precise] [hw_smpl] [non-speculative] 
Desc     : Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles.
Code     : 0x1cd
Umask-00 : 0x01 : PMU : [LOAD_LATENCY] : [precise] [hw_smpl] [non-speculative] : Memory load instructions retired above programmed clocks, minimum threshold value is 3 (Precise Event and ldlat required)
Umask-01 : 0x02 : PMU : [STORE_SAMPLE] : [precise] [hw_smpl] [non-speculative] : Retired instructions with at least 1 store uop. This PEBS event is the trigger for stores sampled by the PEBS Store Facility.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x06 : PMU : [ldlat] : load latency threshold (cycles, [3-65535]) (integer)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741839
PMU name : spr (Intel SapphireRapid)
Name     : MISC_RETIRED
Equiv	 : None
Flags    : [hw_smpl] [non-speculative] 
Desc     : Increments whenever there is an update to the LBR array.
Code     : 0xcc
Umask-00 : 0x20 : PMU : [LBR_INSERTS] : [default] [hw_smpl] [non-speculative] : Increments whenever there is an update to the LBR array.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741840
PMU name : spr (Intel SapphireRapid)
Name     : RTM_RETIRED
Equiv	 : None
Flags    : [hw_smpl] [non-speculative] 
Desc     : Number of times an RTM execution started.
Code     : 0xc9
Umask-00 : 0x04 : PMU : [ABORTED] : [hw_smpl] [non-speculative] : Number of times an RTM execution aborted.
Umask-01 : 0x80 : PMU : [ABORTED_EVENTS] : [hw_smpl] [non-speculative] : Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)
Umask-02 : 0x08 : PMU : [ABORTED_MEM] : [hw_smpl] [non-speculative] : Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)
Umask-03 : 0x40 : PMU : [ABORTED_MEMTYPE] : [hw_smpl] [non-speculative] : Number of times an RTM execution aborted due to incompatible memory type
Umask-04 : 0x20 : PMU : [ABORTED_UNFRIENDLY] : [hw_smpl] [non-speculative] : Number of times an RTM execution aborted due to HLE-unfriendly instructions
Umask-05 : 0x02 : PMU : [COMMIT] : [hw_smpl] [non-speculative] : Number of times an RTM execution successfully committed
Umask-06 : 0x01 : PMU : [START] : [hw_smpl] [non-speculative] : Number of times an RTM execution started.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741841
PMU name : spr (Intel SapphireRapid)
Name     : SQ_MISC
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Counts bus locks, accounts for cache line split locks and UC locks.
Code     : 0x2c
Umask-00 : 0x10 : PMU : [BUS_LOCK] : [default] [hw_smpl] [speculative] : Counts bus locks, accounts for cache line split locks and UC locks.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741842
PMU name : spr (Intel SapphireRapid)
Name     : FP_ARITH_INST_RETIRED
Equiv	 : None
Flags    : [hw_smpl] [non-speculative] 
Desc     : Counts number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.
Code     : 0xc7
Umask-00 : 0x04 : PMU : [128B_PACKED_DOUBLE] : [hw_smpl] [non-speculative] : Counts number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 2 computation operations, one for each element.  Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.
Umask-01 : 0x08 : PMU : [128B_PACKED_SINGLE] : [hw_smpl] [non-speculative] : Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 4 computation operations, one for each element.  Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.
Umask-02 : 0x10 : PMU : [256B_PACKED_DOUBLE] : [hw_smpl] [non-speculative] : Counts number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 4 computation operations, one for each element.  Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.
Umask-03 : 0x20 : PMU : [256B_PACKED_SINGLE] : [hw_smpl] [non-speculative] : Counts number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 8 computation operations, one for each element.  Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.
Umask-04 : 0x18 : PMU : [4_FLOPS] : [hw_smpl] [non-speculative] : Number of SSE/AVX computational 128-bit packed single and 256-bit packed double precision FP instructions retired; some instructions will count twice as noted below.  Each count represents 2 or/and 4 computation operations, 1 for each element.  Applies to SSE* and AVX* packed single precision and packed double precision FP instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB count twice as they perform 2 calculations per element.
Umask-05 : 0x40 : PMU : [512B_PACKED_DOUBLE] : [hw_smpl] [non-speculative] : Counts number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 8 computation operations, one for each element.  Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.
Umask-06 : 0x80 : PMU : [512B_PACKED_SINGLE] : [hw_smpl] [non-speculative] : Counts number of SSE/AVX computational 512-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 16 computation operations, one for each element.  Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.
Umask-07 : 0x60 : PMU : [8_FLOPS] : [hw_smpl] [non-speculative] : Number of SSE/AVX computational 256-bit packed single precision and 512-bit packed double precision  FP instructions retired; some instructions will count twice as noted below.  Each count represents 8 computation operations, 1 for each element.  Applies to SSE* and AVX* packed single precision and double precision FP instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RSQRT14 RCP RCP14 DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB count twice as they perform 2 calculations per element.
Umask-08 : 0x03 : PMU : [SCALAR] : [hw_smpl] [non-speculative] : Number of SSE/AVX computational scalar floating-point instructions retired; some instructions will count twice as noted below.  Applies to SSE* and AVX* scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 RANGE SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.
Umask-09 : 0x01 : PMU : [SCALAR_DOUBLE] : [hw_smpl] [non-speculative] : Counts number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.
Umask-10 : 0x02 : PMU : [SCALAR_SINGLE] : [hw_smpl] [non-speculative] : Counts number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.
Umask-11 : 0xfc : PMU : [VECTOR] : [hw_smpl] [non-speculative] : Number of any Vector retired FP arithmetic instructions
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741843
PMU name : spr (Intel SapphireRapid)
Name     : FRONTEND_RETIRED
Equiv	 : None
Flags    : [precise] [hw_smpl] [non-speculative] 
Desc     : Retired Instructions who experienced a critical DSB miss.
Code     : 0x1c6
Umask-00 : 0x01 : PMU : [ANY_DSB_MISS] : [precise] [hw_smpl] [non-speculative] : Retired Instructions who experienced DSB miss.
Umask-01 : 0x11 : PMU : [DSB_MISS] : [precise] [hw_smpl] [non-speculative] : Retired Instructions who experienced a critical DSB miss.
Umask-02 : 0x14 : PMU : [ITLB_MISS] : [precise] [hw_smpl] [non-speculative] : Retired Instructions who experienced iTLB true miss.
Umask-03 : 0x12 : PMU : [L1I_MISS] : [precise] [hw_smpl] [non-speculative] : Retired Instructions who experienced Instruction L1 Cache true miss.
Umask-04 : 0x13 : PMU : [L2_MISS] : [precise] [hw_smpl] [non-speculative] : Retired Instructions who experienced Instruction L2 Cache true miss.
Umask-05 : 0x600106 : PMU : [LATENCY_GE_1] : [precise] [hw_smpl] [non-speculative] : Retired instructions after front-end starvation of at least 1 cycle
Umask-06 : 0x608006 : PMU : [LATENCY_GE_128] : [precise] [hw_smpl] [non-speculative] : Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall.
Umask-07 : 0x601006 : PMU : [LATENCY_GE_16] : [precise] [hw_smpl] [non-speculative] : Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 16 cycles which was not interrupted by a back-end stall.
Umask-08 : 0x600206 : PMU : [LATENCY_GE_2] : [precise] [hw_smpl] [non-speculative] : Retired instructions after front-end starvation of at least 2 cycles
Umask-09 : 0x610006 : PMU : [LATENCY_GE_256] : [precise] [hw_smpl] [non-speculative] : Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall.
Umask-10 : 0x100206 : PMU : [LATENCY_GE_2_BUBBLES_GE_1] : [precise] [hw_smpl] [non-speculative] : Retired instructions that are fetched after an interval where the front-end had at least 1 bubble-slot for a period of 2 cycles which was not interrupted by a back-end stall.
Umask-11 : 0x602006 : PMU : [LATENCY_GE_32] : [precise] [hw_smpl] [non-speculative] : Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 32 cycles which was not interrupted by a back-end stall.
Umask-12 : 0x600406 : PMU : [LATENCY_GE_4] : [precise] [hw_smpl] [non-speculative] : Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 4 cycles which was not interrupted by a back-end stall.
Umask-13 : 0x620006 : PMU : [LATENCY_GE_512] : [precise] [hw_smpl] [non-speculative] : Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall.
Umask-14 : 0x604006 : PMU : [LATENCY_GE_64] : [precise] [hw_smpl] [non-speculative] : Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall.
Umask-15 : 0x600806 : PMU : [LATENCY_GE_8] : [precise] [hw_smpl] [non-speculative] : Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 8 cycles which was not interrupted by a back-end stall.
Umask-16 : 0x08 : PMU : [MS_FLOWS] : [precise] [hw_smpl] [non-speculative] : TBD
Umask-17 : 0x15 : PMU : [STLB_MISS] : [precise] [hw_smpl] [non-speculative] : Retired Instructions who experienced STLB (2nd level TLB) true miss.
Umask-18 : 0x17 : PMU : [UNKNOWN_BRANCH] : [precise] [hw_smpl] [non-speculative] : TBD
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
Modif-07 : 0x09 : PMU : [fe_thres] : frontend bubble latency threshold in cycles ([1-4095] (integer)
#-----------------------------
IDX	 : 1073741844
PMU name : spr (Intel SapphireRapid)
Name     : BR_MISP_RETIRED
Equiv	 : None
Flags    : [precise] [hw_smpl] [non-speculative] 
Desc     : Mispredicted branch instructions retired.
Code     : 0xc5
Umask-00 : 0x00 : PMU : [ALL_BRANCHES] : [precise] [hw_smpl] [non-speculative] : All mispredicted branch instructions retired.
Umask-01 : 0x11 : PMU : [COND] : [precise] [hw_smpl] [non-speculative] : Mispredicted conditional branch instructions retired.
Umask-02 : 0x10 : PMU : [COND_NTAKEN] : [precise] [hw_smpl] [non-speculative] : Mispredicted non-taken conditional branch instructions retired.
Umask-03 : 0x01 : PMU : [COND_TAKEN] : [precise] [hw_smpl] [non-speculative] : Number of branch instructions retired that were mispredicted and taken.
Umask-04 : 0x80 : PMU : [INDIRECT] : [precise] [hw_smpl] [non-speculative] : Miss-predicted near indirect branch instructions retired (excluding returns)
Umask-05 : 0x02 : PMU : [INDIRECT_CALL] : [precise] [hw_smpl] [non-speculative] : Mispredicted indirect CALL retired.
Umask-06 : 0x20 : PMU : [NEAR_TAKEN] : [precise] [hw_smpl] [non-speculative] : Number of near branch instructions retired that were mispredicted and taken.
Umask-07 : 0x08 : PMU : [RET] : [precise] [hw_smpl] [non-speculative] : This event counts the number of mispredicted ret instructions retired. Non PEBS
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741845
PMU name : spr (Intel SapphireRapid)
Name     : BR_INST_RETIRED
Equiv	 : None
Flags    : [precise] [hw_smpl] [non-speculative] 
Desc     : Branch instructions retired.
Code     : 0xc4
Umask-00 : 0x00 : PMU : [ALL_BRANCHES] : [precise] [hw_smpl] [non-speculative] : All branch instructions retired.
Umask-01 : 0x11 : PMU : [COND] : [precise] [hw_smpl] [non-speculative] : Conditional branch instructions retired.
Umask-02 : 0x10 : PMU : [COND_NTAKEN] : [precise] [hw_smpl] [non-speculative] : Not taken branch instructions retired.
Umask-03 : 0x01 : PMU : [COND_TAKEN] : [precise] [hw_smpl] [non-speculative] : Taken conditional branch instructions retired.
Umask-04 : 0x40 : PMU : [FAR_BRANCH] : [precise] [hw_smpl] [non-speculative] : Far branch instructions retired.
Umask-05 : 0x80 : PMU : [INDIRECT] : [precise] [hw_smpl] [non-speculative] : Indirect near branch instructions retired (excluding returns)
Umask-06 : 0x02 : PMU : [NEAR_CALL] : [precise] [hw_smpl] [non-speculative] : Direct and indirect near call instructions retired.
Umask-07 : 0x08 : PMU : [NEAR_RETURN] : [precise] [hw_smpl] [non-speculative] : Return instructions retired.
Umask-08 : 0x20 : PMU : [NEAR_TAKEN] : [precise] [hw_smpl] [non-speculative] : Taken branch instructions retired.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741846
PMU name : spr (Intel SapphireRapid)
Name     : MACHINE_CLEARS
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Number of machine clears (nukes) of any type.
Code     : 0xc3
Umask-00 : 0x10401 : PMU : [COUNT] : [hw_smpl] [speculative] : Number of machine clears (nukes) of any type.
Umask-01 : 0x02 : PMU : [MEMORY_ORDERING] : [hw_smpl] [speculative] : Number of machine clears due to memory ordering conflicts.
Umask-02 : 0x04 : PMU : [SMC] : [hw_smpl] [speculative] : Self-modifying code (SMC) detected.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741847
PMU name : spr (Intel SapphireRapid)
Name     : UOPS_RETIRED
Equiv	 : None
Flags    : [hw_smpl] [non-speculative] 
Desc     : Retired uops.
Code     : 0xc2
Umask-00 : 0x10002 : PMU : [CYCLES] : [hw_smpl] [non-speculative] : Cycles with retired uop(s).
Umask-01 : 0x01 : PMU : [HEAVY] : [hw_smpl] [non-speculative] : TBD
Umask-02 : 0x08 : PMU : [MS] : [hw_smpl] [non-speculative] : TBD
Umask-03 : 0x02 : PMU : [SLOTS] : [hw_smpl] [non-speculative] : Retirement slots used.
Umask-04 : 0x18002 : PMU : [STALLS] : [hw_smpl] [non-speculative] : Cycles without actually retired uops.
Umask-05 : 0x18002 : PMU : [STALL_CYCLES] : [hw_smpl] [non-speculative] : Alias to STALLS
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741848
PMU name : spr (Intel SapphireRapid)
Name     : ASSISTS
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Counts all microcode FP assists.
Code     : 0xc1
Umask-00 : 0x1b : PMU : [ANY] : [hw_smpl] [speculative] : Number of occurrences where a microcode assist is invoked by hardware.
Umask-01 : 0x02 : PMU : [FP] : [hw_smpl] [speculative] : Counts all microcode FP assists.
Umask-02 : 0x08 : PMU : [PAGE_FAULT] : [hw_smpl] [speculative] : TBD
Umask-03 : 0x10 : PMU : [SSE_AVX_MIX] : [hw_smpl] [speculative] : TBD
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741849
PMU name : spr (Intel SapphireRapid)
Name     : EXE
Equiv	 : None
Flags    : [hw_smpl] [non-speculative] 
Desc     : Excution cycles.
Code     : 0x2b7
Umask-00 : 0x02 : PMU : [AMX_BUSY] : [default] [hw_smpl] [non-speculative] : Counts the cycles where the AMX (Advance Matrix Extension) unit is busy performing an operation.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741850
PMU name : spr (Intel SapphireRapid)
Name     : FP_ARITH_DISPATCHED
Equiv	 : None
Flags    : [hw_smpl] [non-speculative] 
Desc     : TBD
Code     : 0xb3
Umask-00 : 0x01 : PMU : [PORT_0] : [hw_smpl] [non-speculative] : TBD
Umask-01 : 0x02 : PMU : [PORT_1] : [hw_smpl] [non-speculative] : TBD
Umask-02 : 0x04 : PMU : [PORT_5] : [hw_smpl] [non-speculative] : TBD
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741851
PMU name : spr (Intel SapphireRapid)
Name     : UOPS_DISPATCHED
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Uops dispatched.
Code     : 0xb2
Umask-00 : 0x01 : PMU : [PORT_0] : [hw_smpl] [speculative] : Uops executed on port 0
Umask-01 : 0x02 : PMU : [PORT_1] : [hw_smpl] [speculative] : Uops executed on port 1
Umask-02 : 0x04 : PMU : [PORT_2_3_10] : [hw_smpl] [speculative] : Uops executed on ports 2, 3 and 10
Umask-03 : 0x10 : PMU : [PORT_4_9] : [hw_smpl] [speculative] : Uops executed on ports 4 and 9
Umask-04 : 0x20 : PMU : [PORT_5_11] : [hw_smpl] [speculative] : Uops executed on ports 5 and 11
Umask-05 : 0x40 : PMU : [PORT_6] : [hw_smpl] [speculative] : Uops executed on port 6
Umask-06 : 0x80 : PMU : [PORT_7_8] : [hw_smpl] [speculative] : Uops executed on ports 7 and 8
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741852
PMU name : spr (Intel SapphireRapid)
Name     : UOPS_EXECUTED
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Uops executed.
Code     : 0xb1
Umask-00 : 0x02 : PMU : [CORE] : [hw_smpl] [speculative] : Number of uops executed on the core.
Umask-01 : 0x10002 : PMU : [CORE_CYCLES_GE_1] : [hw_smpl] [speculative] : Cycles at least 1 micro-op is executed from any thread on physical core.
Umask-02 : 0x20002 : PMU : [CORE_CYCLES_GE_2] : [hw_smpl] [speculative] : Cycles at least 2 micro-op is executed from any thread on physical core.
Umask-03 : 0x30002 : PMU : [CORE_CYCLES_GE_3] : [hw_smpl] [speculative] : Cycles at least 3 micro-op is executed from any thread on physical core.
Umask-04 : 0x40002 : PMU : [CORE_CYCLES_GE_4] : [hw_smpl] [speculative] : Cycles at least 4 micro-op is executed from any thread on physical core.
Umask-05 : 0x10001 : PMU : [CYCLES_GE_1] : [hw_smpl] [speculative] : Cycles where at least 1 uop was executed per-thread
Umask-06 : 0x20001 : PMU : [CYCLES_GE_2] : [hw_smpl] [speculative] : Cycles where at least 2 uops were executed per-thread
Umask-07 : 0x30001 : PMU : [CYCLES_GE_3] : [hw_smpl] [speculative] : Cycles where at least 3 uops were executed per-thread
Umask-08 : 0x40001 : PMU : [CYCLES_GE_4] : [hw_smpl] [speculative] : Cycles where at least 4 uops were executed per-thread
Umask-09 : 0x18001 : PMU : [STALLS] : [hw_smpl] [speculative] : Counts number of cycles no uops were dispatched to be executed on this thread.
Umask-10 : 0x18001 : PMU : [STALL_CYCLES] : [hw_smpl] [speculative] : Alias to STALLS
Umask-11 : 0x01 : PMU : [THREAD] : [hw_smpl] [speculative] : Counts the number of uops to be executed per-thread each cycle.
Umask-12 : 0x10 : PMU : [X87] : [hw_smpl] [speculative] : Counts the number of x87 uops dispatched.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741853
PMU name : spr (Intel SapphireRapid)
Name     : ARITH
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Arithmetic operations.
Code     : 0xb0
Umask-00 : 0x10009 : PMU : [DIVIDER_ACTIVE] : [hw_smpl] [speculative] : Alias to DIV_ACTIVE
Umask-01 : 0x10009 : PMU : [DIV_ACTIVE] : [hw_smpl] [speculative] : Cycles when divide unit is busy executing divide or square root operations.
Umask-02 : 0x10001 : PMU : [FPDIV_ACTIVE] : [hw_smpl] [speculative] : TBD
Umask-03 : 0x10001 : PMU : [FP_DIVIDER_ACTIVE] : [hw_smpl] [speculative] : Alias to FPDIV_ACTIVE
Umask-04 : 0x08 : PMU : [IDIV_ACTIVE] : [hw_smpl] [speculative] : This event counts the cycles the integer divider is busy.
Umask-05 : 0x08 : PMU : [INT_DIVIDER_ACTIVE] : [hw_smpl] [speculative] : Alias to IDIV_ACTIVE
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741854
PMU name : spr (Intel SapphireRapid)
Name     : UOPS_ISSUED
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Uops issued.
Code     : 0xae
Umask-00 : 0x01 : PMU : [ANY] : [default] [hw_smpl] [speculative] : Uops that RAT issues to RS
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741855
PMU name : spr (Intel SapphireRapid)
Name     : INT_MISC
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Miscellaneous interruptions.
Code     : 0xad
Umask-00 : 0x10401 : PMU : [CLEARS_COUNT] : [hw_smpl] [speculative] : Clears speculative count
Umask-01 : 0x80 : PMU : [CLEAR_RESTEER_CYCLES] : [hw_smpl] [speculative] : Counts cycles after recovery from a branch misprediction or machine clear till the first uop is issued from the resteered path.
Umask-02 : 0x20 : PMU : [MBA_STALLS] : [hw_smpl] [speculative] : TBD
Umask-03 : 0x01 : PMU : [RECOVERY_CYCLES] : [hw_smpl] [speculative] : Core cycles the allocator was stalled due to recovery from earlier clear event for this thread
Umask-04 : 0x07 : PMU : [UNKNOWN_BRANCH_CYCLES] : [hw_smpl] [speculative] : TBD
Umask-05 : 0x10 : PMU : [UOP_DROPPING] : [hw_smpl] [speculative] : TMA slots where uops got dropped
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741856
PMU name : spr (Intel SapphireRapid)
Name     : LSD
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : LSD (Loop Stream Detector) operations.
Code     : 0xa8
Umask-00 : 0x10001 : PMU : [CYCLES_ACTIVE] : [hw_smpl] [speculative] : Cycles Uops delivered by the LSD, but didn't come from the decoder.
Umask-01 : 0x60001 : PMU : [CYCLES_OK] : [hw_smpl] [speculative] : Cycles optimal number of Uops delivered by the LSD, but did not come from the decoder.
Umask-02 : 0x01 : PMU : [UOPS] : [hw_smpl] [speculative] : Number of Uops delivered by the LSD.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741857
PMU name : spr (Intel SapphireRapid)
Name     : EXE_ACTIVITY
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Execution activity.
Code     : 0xa6
Umask-00 : 0x02 : PMU : [1_PORTS_UTIL] : [hw_smpl] [speculative] : Cycles total of 1 uop is executed on all ports and Reservation Station was not empty.
Umask-01 : 0x04 : PMU : [2_PORTS_UTIL] : [hw_smpl] [speculative] : Cycles total of 2 uops are executed on all ports and Reservation Station was not empty.
Umask-02 : 0x08 : PMU : [3_PORTS_UTIL] : [hw_smpl] [speculative] : Cycles total of 3 uops are executed on all ports and Reservation Station was not empty.
Umask-03 : 0x10 : PMU : [4_PORTS_UTIL] : [hw_smpl] [speculative] : Cycles total of 4 uops are executed on all ports and Reservation Station was not empty.
Umask-04 : 0x50021 : PMU : [BOUND_ON_LOADS] : [hw_smpl] [speculative] : Execution stalls while memory subsystem has an outstanding load.
Umask-05 : 0x20040 : PMU : [BOUND_ON_STORES] : [hw_smpl] [speculative] : Cycles where the Store Buffer was full and no loads caused an execution stall.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741858
PMU name : spr (Intel SapphireRapid)
Name     : RS
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Reservation Station (RS) activity.
Code     : 0xa5
Umask-00 : 0x07 : PMU : [EMPTY] : [hw_smpl] [speculative] : Cycles when Reservation Station (RS) is empty for the thread.
Umask-01 : 0x18407 : PMU : [EMPTY_COUNT] : [hw_smpl] [speculative] : Counts end of periods where the Reservation Station (RS) was empty.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741859
PMU name : spr (Intel SapphireRapid)
Name     : CYCLE_ACTIVITY
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Stalled cycles.
Code     : 0xa3
Umask-00 : 0x80008 : PMU : [CYCLES_L1D_MISS] : [hw_smpl] [speculative] : Cycles while L1 cache miss demand load is outstanding.
Umask-01 : 0x10001 : PMU : [CYCLES_L2_MISS] : [hw_smpl] [speculative] : Cycles while L2 cache miss demand load is outstanding.
Umask-02 : 0x100010 : PMU : [CYCLES_MEM_ANY] : [hw_smpl] [speculative] : Cycles while memory subsystem has an outstanding load.
Umask-03 : 0xc000c : PMU : [STALLS_L1D_MISS] : [hw_smpl] [speculative] : Execution stalls while L1 cache miss demand load is outstanding.
Umask-04 : 0x50005 : PMU : [STALLS_L2_MISS] : [hw_smpl] [speculative] : Execution stalls while L2 cache miss demand load is outstanding.
Umask-05 : 0x60006 : PMU : [STALLS_L3_MISS] : [hw_smpl] [speculative] : Execution stalls while L3 cache miss demand load is outstanding.
Umask-06 : 0x40004 : PMU : [STALLS_TOTAL] : [hw_smpl] [speculative] : Total execution stalls.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741860
PMU name : spr (Intel SapphireRapid)
Name     : RESOURCE_STALLS
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Cycles where Allocation is stalled due to Resource Related reasons.
Code     : 0xa2
Umask-00 : 0x08 : PMU : [SB] : [hw_smpl] [speculative] : Cycles stalled due to no store buffers available. (not including draining form sync).
Umask-01 : 0x02 : PMU : [SCOREBOARD] : [hw_smpl] [speculative] : Counts cycles where the pipeline is stalled due to serializing operations.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741861
PMU name : spr (Intel SapphireRapid)
Name     : IDQ_UOPS_NOT_DELIVERED
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Uops not delivered.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [CORE] : [hw_smpl] [speculative] : Uops not delivered by IDQ when backend of the machine is not stalled
Umask-01 : 0x60001 : PMU : [CYCLES_0_UOPS_DELIV_CORE] : [hw_smpl] [speculative] : Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled
Umask-02 : 0x18001 : PMU : [CYCLES_FE_WAS_OK] : [hw_smpl] [speculative] : Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalled
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741862
PMU name : spr (Intel SapphireRapid)
Name     : DECODE
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Decoder activity.
Code     : 0x87
Umask-00 : 0x01 : PMU : [LCP] : [hw_smpl] [speculative] : Stalls caused by changing prefix length of the instruction.
Umask-01 : 0x02 : PMU : [MS_BUSY] : [hw_smpl] [speculative] : Cycles the Microcode Sequencer is busy.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741863
PMU name : spr (Intel SapphireRapid)
Name     : ICACHE_TAG
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Instruction cache tagging.
Code     : 0x83
Umask-00 : 0x04 : PMU : [STALLS] : [default] [hw_smpl] [speculative] : Cycles where a code fetch is stalled due to L1 instruction cache tag miss.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741864
PMU name : spr (Intel SapphireRapid)
Name     : ICACHE_DATA
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Instruction cache.
Code     : 0x80
Umask-00 : 0x04 : PMU : [STALLS] : [default] [hw_smpl] [speculative] : Cycles where a code fetch is stalled due to L1 instruction cache miss.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741865
PMU name : spr (Intel SapphireRapid)
Name     : IDQ
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : IDQ (Instruction Decoded Queue) operations.
Code     : 0x79
Umask-00 : 0x10008 : PMU : [DSB_CYCLES_ANY] : [hw_smpl] [speculative] : Cycles Decode Stream Buffer (DSB) is delivering any Uop
Umask-01 : 0x60008 : PMU : [DSB_CYCLES_OK] : [hw_smpl] [speculative] : Cycles DSB is delivering optimal number of Uops
Umask-02 : 0x08 : PMU : [DSB_UOPS] : [hw_smpl] [speculative] : Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path
Umask-03 : 0x10004 : PMU : [MITE_CYCLES_ANY] : [hw_smpl] [speculative] : Cycles MITE is delivering any Uop
Umask-04 : 0x60004 : PMU : [MITE_CYCLES_OK] : [hw_smpl] [speculative] : Cycles MITE is delivering optimal number of Uops
Umask-05 : 0x04 : PMU : [MITE_UOPS] : [hw_smpl] [speculative] : Uops delivered to Instruction Decode Queue (IDQ) from MITE path
Umask-06 : 0x10020 : PMU : [MS_CYCLES_ANY] : [hw_smpl] [speculative] : Cycles when uops are being delivered to IDQ while MS is busy
Umask-07 : 0x10420 : PMU : [MS_SWITCHES] : [hw_smpl] [speculative] : Number of switches from DSB or MITE to the MS
Umask-08 : 0x20 : PMU : [MS_UOPS] : [hw_smpl] [speculative] : Uops delivered to IDQ while MS is busy
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741866
PMU name : spr (Intel SapphireRapid)
Name     : UOPS_DECODED
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Uops decoded.
Code     : 0x76
Umask-00 : 0x01 : PMU : [DEC0_UOPS] : [default] [hw_smpl] [speculative] : TBD
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741867
PMU name : spr (Intel SapphireRapid)
Name     : INST_DECODED
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Instruction decoded.
Code     : 0x75
Umask-00 : 0x01 : PMU : [DECODERS] : [default] [hw_smpl] [speculative] : Instruction decoders utilized in a cycle
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741868
PMU name : spr (Intel SapphireRapid)
Name     : DSB2MITE_SWITCHES
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : DSB to MITE switches.
Code     : 0x61
Umask-00 : 0x02 : PMU : [PENALTY_CYCLES] : [default] [hw_smpl] [speculative] : DSB-to-MITE switch true penalty cycles.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741869
PMU name : spr (Intel SapphireRapid)
Name     : TX_MEM
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Transactional memory.
Code     : 0x54
Umask-00 : 0x80 : PMU : [ABORT_CAPACITY_READ] : [hw_smpl] [speculative] : Speculatively counts the number of TSX aborts due to a data capacity limitation for transactional reads
Umask-01 : 0x02 : PMU : [ABORT_CAPACITY_WRITE] : [hw_smpl] [speculative] : Speculatively counts the number of TSX aborts due to a data capacity limitation for transactional writes.
Umask-02 : 0x01 : PMU : [ABORT_CONFLICT] : [hw_smpl] [speculative] : Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741870
PMU name : spr (Intel SapphireRapid)
Name     : L1D
Equiv	 : None
Flags    : [hw_smpl] [non-speculative] 
Desc     : L1D cache.
Code     : 0x51
Umask-00 : 0x01 : PMU : [REPLACEMENT] : [default] [hw_smpl] [non-speculative] : Counts the number of cache lines replaced in L1 data cache.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741871
PMU name : spr (Intel SapphireRapid)
Name     : LOAD_HIT_PREFETCH
Equiv	 : None
Flags    : [hw_smpl] [non-speculative] 
Desc     : Load dispatches.
Code     : 0x4c
Umask-00 : 0x01 : PMU : [SWPF] : [default] [hw_smpl] [non-speculative] : Counts the number of demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741872
PMU name : spr (Intel SapphireRapid)
Name     : L1D_PEND_MISS
Equiv	 : None
Flags    : [hw_smpl] [non-speculative] 
Desc     : L1D pending misses.
Code     : 0x48
Umask-00 : 0x02 : PMU : [FB_FULL] : [hw_smpl] [non-speculative] : Number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailability.
Umask-01 : 0x10402 : PMU : [FB_FULL_PERIODS] : [hw_smpl] [non-speculative] : Number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailability.
Umask-02 : 0x04 : PMU : [L2_STALL] : [hw_smpl] [non-speculative] : Alias to L2_STALLS
Umask-03 : 0x04 : PMU : [L2_STALLS] : [hw_smpl] [non-speculative] : Number of cycles a demand request has waited due to L1D due to lack of L2 resources.
Umask-04 : 0x01 : PMU : [PENDING] : [hw_smpl] [non-speculative] : Number of L1D misses that are outstanding
Umask-05 : 0x10001 : PMU : [PENDING_CYCLES] : [hw_smpl] [non-speculative] : Cycles with L1D load Misses outstanding.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741873
PMU name : spr (Intel SapphireRapid)
Name     : MEMORY_ACTIVITY
Equiv	 : None
Flags    : [hw_smpl] [non-speculative] 
Desc     : Memory activity.
Code     : 0x47
Umask-00 : 0x20002 : PMU : [CYCLES_L1D_MISS] : [hw_smpl] [non-speculative] : Cycles while L1 cache miss demand load is outstanding.
Umask-01 : 0x30003 : PMU : [STALLS_L1D_MISS] : [hw_smpl] [non-speculative] : Execution stalls while L1 cache miss demand load is outstanding.
Umask-02 : 0x50005 : PMU : [STALLS_L2_MISS] : [hw_smpl] [non-speculative] : TBD
Umask-03 : 0x90009 : PMU : [STALLS_L3_MISS] : [hw_smpl] [non-speculative] : TBD
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741874
PMU name : spr (Intel SapphireRapid)
Name     : MEM_STORE_RETIRED
Equiv	 : None
Flags    : [hw_smpl] [non-speculative] 
Desc     : TBD
Code     : 0x44
Umask-00 : 0x01 : PMU : [L2_HIT] : [default] [hw_smpl] [non-speculative] : TBD
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741875
PMU name : spr (Intel SapphireRapid)
Name     : MEM_LOAD_COMPLETED
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Completed demand load.
Code     : 0x43
Umask-00 : 0xfd : PMU : [L1_MISS_ANY] : [default] [hw_smpl] [speculative] : Completed demand load uops that miss the L1 d-cache.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741876
PMU name : spr (Intel SapphireRapid)
Name     : SW_PREFETCH_ACCESS
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Software prefetches.
Code     : 0x40
Umask-00 : 0x01 : PMU : [NTA] : [hw_smpl] [speculative] : Number of PREFETCHNTA instructions executed.
Umask-01 : 0x08 : PMU : [PREFETCHW] : [hw_smpl] [speculative] : Number of PREFETCHW instructions executed.
Umask-02 : 0x02 : PMU : [T0] : [hw_smpl] [speculative] : Number of PREFETCHT0 instructions executed.
Umask-03 : 0x04 : PMU : [T1_T2] : [hw_smpl] [speculative] : Number of PREFETCHT1 or PREFETCHT2 instructions executed.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741877
PMU name : spr (Intel SapphireRapid)
Name     : LONGEST_LAT_CACHE
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : L3 cache.
Code     : 0x2e
Umask-00 : 0x41 : PMU : [MISS] : [default] [hw_smpl] [speculative] : Core-originated cacheable requests that missed L3  (Except hardware prefetches to the L3)
Umask-01 : 0x4f : PMU : [REFERENCE] : [hw_smpl] [speculative] : Core-originated cacheable requests that refer to L3 (Except hardware prefetches to the L3)
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741878
PMU name : spr (Intel SapphireRapid)
Name     : XQ
Equiv	 : None
Flags    : [hw_smpl] [non-speculative] 
Desc     : TBD
Code     : 0x2d
Umask-00 : 0x10001 : PMU : [FULL_CYCLES] : [default] [hw_smpl] [non-speculative] : TBD
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741879
PMU name : spr (Intel SapphireRapid)
Name     : L2_LINES_OUT
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : L2 lines evicted.
Code     : 0x26
Umask-00 : 0x02 : PMU : [NON_SILENT] : [hw_smpl] [speculative] : TBD
Umask-01 : 0x01 : PMU : [SILENT] : [hw_smpl] [speculative] : Non-modified cache lines that are silently dropped by L2 cache when triggered by an L2 cache fill.
Umask-02 : 0x04 : PMU : [USELESS_HWPF] : [hw_smpl] [speculative] : Cache lines that have been L2 hardware prefetched but not used by demand accesses
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741880
PMU name : spr (Intel SapphireRapid)
Name     : L2_LINES_IN
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : L2 lines allocated.
Code     : 0x25
Umask-00 : 0x1f : PMU : [ALL] : [default] [hw_smpl] [speculative] : L2 cache lines filling L2
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741881
PMU name : spr (Intel SapphireRapid)
Name     : L2_RQSTS
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : L2 requests.
Code     : 0x24
Umask-00 : 0xe4 : PMU : [ALL_CODE_RD] : [hw_smpl] [speculative] : L2 code requests
Umask-01 : 0xe1 : PMU : [ALL_DEMAND_DATA_RD] : [hw_smpl] [speculative] : Demand Data Read requests
Umask-02 : 0x27 : PMU : [ALL_DEMAND_MISS] : [hw_smpl] [speculative] : Demand requests that miss L2 cache
Umask-03 : 0xe7 : PMU : [ALL_DEMAND_REFERENCES] : [hw_smpl] [speculative] : Demand requests to L2 cache
Umask-04 : 0xe2 : PMU : [ALL_RFO] : [hw_smpl] [speculative] : RFO requests to L2 cache
Umask-05 : 0xc4 : PMU : [CODE_RD_HIT] : [hw_smpl] [speculative] : L2 cache hits when fetching instructions, code reads.
Umask-06 : 0x24 : PMU : [CODE_RD_MISS] : [hw_smpl] [speculative] : L2 cache misses when fetching instructions
Umask-07 : 0xc1 : PMU : [DEMAND_DATA_RD_HIT] : [hw_smpl] [speculative] : Demand Data Read requests that hit L2 cache
Umask-08 : 0x21 : PMU : [DEMAND_DATA_RD_MISS] : [hw_smpl] [speculative] : Demand Data Read miss L2, no rejects
Umask-09 : 0xc2 : PMU : [RFO_HIT] : [hw_smpl] [speculative] : RFO requests that hit L2 cache
Umask-10 : 0x22 : PMU : [RFO_MISS] : [hw_smpl] [speculative] : RFO requests that miss L2 cache
Umask-11 : 0xc8 : PMU : [SWPF_HIT] : [hw_smpl] [speculative] : SW prefetch requests that hit L2 cache.
Umask-12 : 0x28 : PMU : [SWPF_MISS] : [hw_smpl] [speculative] : SW prefetch requests that miss L2 cache.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741882
PMU name : spr (Intel SapphireRapid)
Name     : OFFCORE_REQUESTS
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Offcore requests.
Code     : 0x21
Umask-00 : 0x80 : PMU : [ALL_REQUESTS] : [hw_smpl] [speculative] : TBD
Umask-01 : 0x08 : PMU : [DATA_RD] : [hw_smpl] [speculative] : Demand and prefetch data reads
Umask-02 : 0x01 : PMU : [DEMAND_DATA_RD] : [hw_smpl] [speculative] : Demand Data Read requests sent to uncore
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741883
PMU name : spr (Intel SapphireRapid)
Name     : OFFCORE_REQUESTS_OUTSTANDING
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Outstanding offcore requests.
Code     : 0x20
Umask-00 : 0x08 : PMU : [ALL_DATA_RD] : [hw_smpl] [speculative] : Alias to DATA_RD
Umask-01 : 0x10008 : PMU : [CYCLES_WITH_DATA_RD] : [hw_smpl] [speculative] : TBD
Umask-02 : 0x10004 : PMU : [CYCLES_WITH_DEMAND_RFO] : [hw_smpl] [speculative] : TBD
Umask-03 : 0x08 : PMU : [DATA_RD] : [hw_smpl] [speculative] : TBD
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741884
PMU name : spr (Intel SapphireRapid)
Name     : DTLB_STORE_MISSES
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Data TLB store misses.
Code     : 0x13
Umask-00 : 0x20 : PMU : [STLB_HIT] : [hw_smpl] [speculative] : Stores that miss the DTLB and hit the STLB.
Umask-01 : 0x10010 : PMU : [WALK_ACTIVE] : [hw_smpl] [speculative] : Cycles when at least one PMH is busy with a page walk for a store.
Umask-02 : 0x0e : PMU : [WALK_COMPLETED] : [hw_smpl] [speculative] : Store misses in all TLB levels causes a page walk that completes. (All page sizes)
Umask-03 : 0x08 : PMU : [WALK_COMPLETED_1G] : [hw_smpl] [speculative] : Page walks completed due to a demand data store to a 1G page.
Umask-04 : 0x04 : PMU : [WALK_COMPLETED_2M_4M] : [hw_smpl] [speculative] : Page walks completed due to a demand data store to a 2M/4M page.
Umask-05 : 0x02 : PMU : [WALK_COMPLETED_4K] : [hw_smpl] [speculative] : Page walks completed due to a demand data store to a 4K page.
Umask-06 : 0x10 : PMU : [WALK_PENDING] : [hw_smpl] [speculative] : Number of page walks outstanding for a store in the PMH each cycle.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741885
PMU name : spr (Intel SapphireRapid)
Name     : DTLB_LOAD_MISSES
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Data TLB load misses.
Code     : 0x12
Umask-00 : 0x20 : PMU : [STLB_HIT] : [hw_smpl] [speculative] : Loads that miss the DTLB and hit the STLB.
Umask-01 : 0x10010 : PMU : [WALK_ACTIVE] : [hw_smpl] [speculative] : Cycles when at least one PMH is busy with a page walk for a demand load.
Umask-02 : 0x0e : PMU : [WALK_COMPLETED] : [hw_smpl] [speculative] : Load miss in all TLB levels causes a page walk that completes. (All page sizes)
Umask-03 : 0x08 : PMU : [WALK_COMPLETED_1G] : [hw_smpl] [speculative] : Page walks completed due to a demand data load to a 1G page.
Umask-04 : 0x04 : PMU : [WALK_COMPLETED_2M_4M] : [hw_smpl] [speculative] : Page walks completed due to a demand data load to a 2M/4M page.
Umask-05 : 0x02 : PMU : [WALK_COMPLETED_4K] : [hw_smpl] [speculative] : Page walks completed due to a demand data load to a 4K page.
Umask-06 : 0x10 : PMU : [WALK_PENDING] : [hw_smpl] [speculative] : Number of page walks outstanding for a demand load in the PMH each cycle.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741886
PMU name : spr (Intel SapphireRapid)
Name     : ITLB_MISSES
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Instruction TLB misses.
Code     : 0x11
Umask-00 : 0x20 : PMU : [STLB_HIT] : [hw_smpl] [speculative] : Instruction fetch requests that miss the ITLB and hit the STLB.
Umask-01 : 0x10010 : PMU : [WALK_ACTIVE] : [hw_smpl] [speculative] : Cycles when at least one PMH is busy with a page walk for code (instruction fetch) request.
Umask-02 : 0x0e : PMU : [WALK_COMPLETED] : [hw_smpl] [speculative] : Code miss in all TLB levels causes a page walk that completes. (All page sizes)
Umask-03 : 0x04 : PMU : [WALK_COMPLETED_2M_4M] : [hw_smpl] [speculative] : Code miss in all TLB levels causes a page walk that completes. (2M/4M)
Umask-04 : 0x02 : PMU : [WALK_COMPLETED_4K] : [hw_smpl] [speculative] : Code miss in all TLB levels causes a page walk that completes. (4K)
Umask-05 : 0x10 : PMU : [WALK_PENDING] : [hw_smpl] [speculative] : Number of page walks outstanding for an outstanding code request in the PMH each cycle.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741887
PMU name : spr (Intel SapphireRapid)
Name     : LD_BLOCKS
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Blocking loads.
Code     : 0x3
Umask-00 : 0x04 : PMU : [ADDRESS_ALIAS] : [hw_smpl] [speculative] : False dependencies in MOB due to partial compare on address.
Umask-01 : 0x88 : PMU : [NO_SR] : [hw_smpl] [speculative] : The number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use.
Umask-02 : 0x82 : PMU : [STORE_FORWARD] : [hw_smpl] [speculative] : Loads blocked due to overlapping with a preceding store that cannot be forwarded.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741888
PMU name : spr (Intel SapphireRapid)
Name     : TOPDOWN
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Topdown events.
Code     : 0x0
Umask-00 : 0x02 : PMU : [BACKEND_BOUND_SLOTS] : [hw_smpl] [speculative] : TMA slots where no uops were being issued due to lack of back-end resources.
Umask-01 : 0x04 : PMU : [BAD_SPEC_SLOTS] : [hw_smpl] [speculative] : TMA slots wasted due to incorrect speculations.
Umask-02 : 0x08 : PMU : [BR_MISPREDICT_SLOTS] : [hw_smpl] [speculative] : TMA slots wasted due to incorrect speculation by branch mispredictions
Umask-03 : 0x10 : PMU : [MEMORY_BOUND_SLOTS] : [hw_smpl] [speculative] : TBD
Umask-04 : 0x04 : PMU : [SLOTS] : [hw_smpl] [speculative] : TMA slots available for an unhalted logical processor. Fixed counter - architectural event
Umask-05 : 0x1a4 : PMU : [SLOTS_P] : [hw_smpl] [speculative] : TMA slots available for an unhalted logical processor. General counter - architectural event
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741889
PMU name : spr (Intel SapphireRapid)
Name     : CPU_CLK_UNHALTED
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Cycles in unhalted state.
Code     : 0x3c
Umask-00 : 0x10ec : PMU : [C01] : [hw_smpl] [speculative] : Core clocks when the thread is in the C0.1 light-weight slower wakeup time but more power saving optimized state.
Umask-01 : 0x20ec : PMU : [C02] : [hw_smpl] [speculative] : Core clocks when the thread is in the C0.2 light-weight faster wakeup time but less power saving optimized state.
Umask-02 : 0x70ec : PMU : [C0_WAIT] : [hw_smpl] [speculative] : Core clocks when the thread is in the C0.1 or C0.2 or running a PAUSE in C0 ACPI state.
Umask-03 : 0x2ec : PMU : [DISTRIBUTED] : [hw_smpl] [speculative] : Cycle counts are evenly distributed between active threads in the Core.
Umask-04 : 0x02 : PMU : [ONE_THREAD_ACTIVE] : [hw_smpl] [speculative] : Core crystal clock cycles when this thread is unhalted and the other thread is halted.
Umask-05 : 0x40ec : PMU : [PAUSE] : [hw_smpl] [speculative] : TBD
Umask-06 : 0x10440ec : PMU : [PAUSE_INST] : [hw_smpl] [speculative] : TBD
Umask-07 : 0x08 : PMU : [REF_DISTRIBUTED] : [hw_smpl] [speculative] : Core crystal clock cycles. Cycle counts are evenly distributed between active threads in the Core.
Umask-08 : 0x300 : PMU : [REF_TSC] : [hw_smpl] [speculative] : Reference cycles when the core is not in halt state (Fixed Counter 2).
Umask-09 : 0x01 : PMU : [REF_TSC_P] : [hw_smpl] [speculative] : Reference cycles when the core is not in halt state (Programmable Counter).
Umask-10 : 0x200 : PMU : [THREAD] : [hw_smpl] [speculative] : Core cycles when the thread is not in halt state
Umask-11 : 0x00 : PMU : [THREAD_P] : [hw_smpl] [speculative] : Thread cycles when thread is not in halt state
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741890
PMU name : spr (Intel SapphireRapid)
Name     : INST_RETIRED
Equiv	 : None
Flags    : [precise] [hw_smpl] [non-speculative] 
Desc     : Number of instructions retired.
Code     : 0xc0
Umask-00 : 0x01 : PMU : [ANY] : [default] [precise] [hw_smpl] [non-speculative] : Number of instructions retired. Fixed Counter - architectural event (c, e, i, intx, intxcp modifiers not available)
Umask-01 : 0x18001 : PMU : [STALL_CYCLES] : [hw_smpl] [non-speculative] : Cycles without actually retired instructions.
Umask-02 : 0x00 : PMU : [ANY_P] : [hw_smpl] [non-speculative] : Number of instructions retired. General Counter - architectural event
Umask-03 : 0x10 : PMU : [MACRO_FUSED] : [hw_smpl] [non-speculative] : TBD
Umask-04 : 0x02 : PMU : [NOP] : [hw_smpl] [non-speculative] : Number of all retired NOP instructions.
Umask-05 : 0x100 : PMU : [PREC_DIST] : [precise] [hw_smpl] [non-speculative] : Precise instruction retired with PEBS precise-distribution
Umask-06 : 0x08 : PMU : [REP_ITERATION] : [hw_smpl] [non-speculative] : Iterations of Repeat string retired instructions.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741891
PMU name : spr (Intel SapphireRapid)
Name     : OCR
Equiv	 : None
Flags    : [hw_smpl] [speculative] 
Desc     : Counts demand data reads that have any type of response.
Code     : 0x12a
Umask-00 : 0x10004 : PMU : [DEMAND_CODE_RD_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.
Umask-01 : 0x73c000004 : PMU : [DEMAND_CODE_RD_DRAM] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.
Umask-02 : 0x3f803c0004 : PMU : [DEMAND_CODE_RD_L3_HIT] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that hit in the L3 or were snooped from another core's caches on the same socket.
Umask-03 : 0x10003c0004 : PMU : [DEMAND_CODE_RD_L3_HIT_SNOOP_HITM] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that resulted in a snoop hit a modified line in another core's caches which forwarded the data.
Umask-04 : 0x3fbfc00004 : PMU : [DEMAND_CODE_RD_L3_MISS] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the local socket's L1, L2, or L3 caches.
Umask-05 : 0x104000004 : PMU : [DEMAND_CODE_RD_LOCAL_DRAM] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.
Umask-06 : 0x1008000004 : PMU : [DEMAND_CODE_RD_SNC_CACHE_HITM] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-07 : 0x808000004 : PMU : [DEMAND_CODE_RD_SNC_CACHE_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-08 : 0x708000004 : PMU : [DEMAND_CODE_RD_SNC_DRAM] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-09 : 0x10001 : PMU : [DEMAND_DATA_RD_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts demand data reads that have any type of response.
Umask-10 : 0x73c000001 : PMU : [DEMAND_DATA_RD_DRAM] : [hw_smpl] [speculative] : Counts demand data reads that were supplied by DRAM.
Umask-11 : 0x3f803c0001 : PMU : [DEMAND_DATA_RD_L3_HIT] : [hw_smpl] [speculative] : Counts demand data reads that hit in the L3 or were snooped from another core's caches on the same socket.
Umask-12 : 0x10003c0001 : PMU : [DEMAND_DATA_RD_L3_HIT_SNOOP_HITM] : [hw_smpl] [speculative] : Counts demand data reads that resulted in a snoop hit a modified line in another core's caches which forwarded the data.
Umask-13 : 0x4003c0001 : PMU : [DEMAND_DATA_RD_L3_HIT_SNOOP_HIT_NO_FWD] : [hw_smpl] [speculative] : Counts demand data reads that resulted in a snoop that hit in another core, which did not forward the data.
Umask-14 : 0x8003c0001 : PMU : [DEMAND_DATA_RD_L3_HIT_SNOOP_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts demand data reads that resulted in a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.
Umask-15 : 0x3fbfc00001 : PMU : [DEMAND_DATA_RD_L3_MISS] : [hw_smpl] [speculative] : Counts demand data reads that were not supplied by the local socket's L1, L2, or L3 caches.
Umask-16 : 0x104000001 : PMU : [DEMAND_DATA_RD_LOCAL_DRAM] : [hw_smpl] [speculative] : Counts demand data reads that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.
Umask-17 : 0x1030000001 : PMU : [DEMAND_DATA_RD_REMOTE_CACHE_SNOOP_HITM] : [hw_smpl] [speculative] : Counts demand data reads that were supplied by a cache on a remote socket where a snoop hit a modified line in another core's caches which forwarded the data.
Umask-18 : 0x830000001 : PMU : [DEMAND_DATA_RD_REMOTE_CACHE_SNOOP_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts demand data reads that were supplied by a cache on a remote socket where a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.
Umask-19 : 0x730000001 : PMU : [DEMAND_DATA_RD_REMOTE_DRAM] : [hw_smpl] [speculative] : Counts demand data reads that were supplied by DRAM attached to another socket.
Umask-20 : 0x703000001 : PMU : [DEMAND_DATA_RD_REMOTE_PMM] : [hw_smpl] [speculative] : Counts demand data reads that were supplied by PMM attached to another socket.
Umask-21 : 0x1008000001 : PMU : [DEMAND_DATA_RD_SNC_CACHE_HITM] : [hw_smpl] [speculative] : Counts demand data reads that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-22 : 0x808000001 : PMU : [DEMAND_DATA_RD_SNC_CACHE_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts demand data reads that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-23 : 0x708000001 : PMU : [DEMAND_DATA_RD_SNC_DRAM] : [hw_smpl] [speculative] : Counts demand data reads that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-24 : 0x3f3ffc0002 : PMU : [DEMAND_RFO_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.
Umask-25 : 0x73c000002 : PMU : [DEMAND_RFO_DRAM] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.
Umask-26 : 0x3f803c0002 : PMU : [DEMAND_RFO_L3_HIT] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit in the L3 or were snooped from another core's caches on the same socket.
Umask-27 : 0x10003c0002 : PMU : [DEMAND_RFO_L3_HIT_SNOOP_HITM] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that resulted in a snoop hit a modified line in another core's caches which forwarded the data.
Umask-28 : 0x3f3fc00002 : PMU : [DEMAND_RFO_L3_MISS] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the local socket's L1, L2, or L3 caches.
Umask-29 : 0x104000002 : PMU : [DEMAND_RFO_LOCAL_DRAM] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.
Umask-30 : 0x1008000002 : PMU : [DEMAND_RFO_SNC_CACHE_HITM] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-31 : 0x808000002 : PMU : [DEMAND_RFO_SNC_CACHE_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-32 : 0x708000002 : PMU : [DEMAND_RFO_SNC_DRAM] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-33 : 0x10400 : PMU : [HWPF_L1D_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts data load hardware prefetch requests to the L1 data cache that have any type of response.
Umask-34 : 0x10070 : PMU : [HWPF_L2_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts hardware prefetches (which bring data to L2) that have any type of response.
Umask-35 : 0x12380 : PMU : [HWPF_L3_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts hardware prefetches to the L3 only that have any type of response.
Umask-36 : 0x80082380 : PMU : [HWPF_L3_L3_HIT] : [hw_smpl] [speculative] : Counts hardware prefetches to the L3 only that hit in the L3 or were snooped from another core's caches on the same socket.
Umask-37 : 0x94002380 : PMU : [HWPF_L3_L3_MISS] : [hw_smpl] [speculative] : Counts hardware prefetches to the L3 only that missed the local socket's L1, L2, and L3 caches.
Umask-38 : 0x84002380 : PMU : [HWPF_L3_L3_MISS_LOCAL] : [hw_smpl] [speculative] : Counts hardware prefetches to the L3 only that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline is homed locally.
Umask-39 : 0x90002380 : PMU : [HWPF_L3_REMOTE] : [hw_smpl] [speculative] : Counts hardware prefetches to the L3 only that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline was homed in a remote socket.
Umask-40 : 0x10808 : PMU : [MODIFIED_WRITE_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts writebacks of modified cachelines and streaming stores that have any type of response.
Umask-41 : 0x3f3ffc4477 : PMU : [READS_TO_CORE_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that have any type of response.
Umask-42 : 0x73c004477 : PMU : [READS_TO_CORE_DRAM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM.
Umask-43 : 0x3f003c4477 : PMU : [READS_TO_CORE_L3_HIT] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that hit in the L3 or were snooped from another core's caches on the same socket.
Umask-44 : 0x10003c4477 : PMU : [READS_TO_CORE_L3_HIT_SNOOP_HITM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that resulted in a snoop hit a modified line in another core's caches which forwarded the data.
Umask-45 : 0x4003c4477 : PMU : [READS_TO_CORE_L3_HIT_SNOOP_HIT_NO_FWD] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that resulted in a snoop that hit in another core, which did not forward the data.
Umask-46 : 0x8003c4477 : PMU : [READS_TO_CORE_L3_HIT_SNOOP_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that resulted in a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.
Umask-47 : 0x3f3fc04477 : PMU : [READS_TO_CORE_L3_MISS] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the local socket's L1, L2, or L3 caches.
Umask-48 : 0x3f04c04477 : PMU : [READS_TO_CORE_L3_MISS_LOCAL] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline is homed locally.
Umask-49 : 0x70cc04477 : PMU : [READS_TO_CORE_L3_MISS_LOCAL_SOCKET] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that missed the L3 Cache and were supplied by the local socket (DRAM or PMM), whether or not in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts PMM or DRAM accesses that are controlled by the close or distant SNC Cluster.  It does not count misses to the L3 which go to Local CXL Type 2 Memory or Local Non DRAM.
Umask-50 : 0x104004477 : PMU : [READS_TO_CORE_LOCAL_DRAM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.
Umask-51 : 0x70c004477 : PMU : [READS_TO_CORE_LOCAL_SOCKET_DRAM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM attached to this socket, whether or not in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts DRAM accesses that are controlled by the close or distant SNC Cluster.
Umask-52 : 0x700c04477 : PMU : [READS_TO_CORE_LOCAL_SOCKET_PMM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by PMM attached to this socket, whether or not in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts PMM accesses that are controlled by the close or distant SNC Cluster.
Umask-53 : 0x3f33004477 : PMU : [READS_TO_CORE_REMOTE] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the local socket's L1, L2, or L3 caches and were supplied by a remote socket.
Umask-54 : 0x1830004477 : PMU : [READS_TO_CORE_REMOTE_CACHE_SNOOP_FWD] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by a cache on a remote socket where a snoop was sent and data was returned (Modified or Not Modified).
Umask-55 : 0x1030004477 : PMU : [READS_TO_CORE_REMOTE_CACHE_SNOOP_HITM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by a cache on a remote socket where a snoop hit a modified line in another core's caches which forwarded the data.
Umask-56 : 0x830004477 : PMU : [READS_TO_CORE_REMOTE_CACHE_SNOOP_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by a cache on a remote socket where a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.
Umask-57 : 0x730004477 : PMU : [READS_TO_CORE_REMOTE_DRAM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM attached to another socket.
Umask-58 : 0x733004477 : PMU : [READS_TO_CORE_REMOTE_MEMORY] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM or PMM attached to another socket.
Umask-59 : 0x703004477 : PMU : [READS_TO_CORE_REMOTE_PMM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by PMM attached to another socket.
Umask-60 : 0x1008004477 : PMU : [READS_TO_CORE_SNC_CACHE_HITM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-61 : 0x808004477 : PMU : [READS_TO_CORE_SNC_CACHE_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-62 : 0x708004477 : PMU : [READS_TO_CORE_SNC_DRAM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-63 : 0x1f80040022 : PMU : [RFO_TO_CORE_L3_HIT_M] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO), hardware prefetch RFOs (which bring data to L2), and software prefetches for exclusive ownership (PREFETCHW) that hit to a (M)odified cacheline in the L3 or snoop filter.
Umask-64 : 0x10800 : PMU : [STREAMING_WR_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts streaming stores that have any type of response.
Umask-65 : 0x80080800 : PMU : [STREAMING_WR_L3_HIT] : [hw_smpl] [speculative] : Counts streaming stores that hit in the L3 or were snooped from another core's caches on the same socket.
Umask-66 : 0x94000800 : PMU : [STREAMING_WR_L3_MISS] : [hw_smpl] [speculative] : Counts streaming stores that missed the local socket's L1, L2, and L3 caches.
Umask-67 : 0x84000800 : PMU : [STREAMING_WR_L3_MISS_LOCAL] : [hw_smpl] [speculative] : Counts streaming stores that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline is homed locally.
Umask-68 : 0xfbff80822 : PMU : [WRITE_ESTIMATE_MEMORY] : [hw_smpl] [speculative] : Counts Demand RFOs, ItoM's, PREFECTHW's, Hardware RFO Prefetches to the L1/L2 and Streaming stores that likely resulted in a store to Memory (DRAM or PMM)
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741892
PMU name : spr (Intel SapphireRapid)
Name     : OFFCORE_RESPONSE_0
Equiv	 : OCR
Flags    : [hw_smpl] [speculative] 
Desc     : Offcore response event
Code     : 0x12a
Umask-00 : 0x10004 : PMU : [DEMAND_CODE_RD_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.
Umask-01 : 0x73c000004 : PMU : [DEMAND_CODE_RD_DRAM] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.
Umask-02 : 0x3f803c0004 : PMU : [DEMAND_CODE_RD_L3_HIT] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that hit in the L3 or were snooped from another core's caches on the same socket.
Umask-03 : 0x10003c0004 : PMU : [DEMAND_CODE_RD_L3_HIT_SNOOP_HITM] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that resulted in a snoop hit a modified line in another core's caches which forwarded the data.
Umask-04 : 0x3fbfc00004 : PMU : [DEMAND_CODE_RD_L3_MISS] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the local socket's L1, L2, or L3 caches.
Umask-05 : 0x104000004 : PMU : [DEMAND_CODE_RD_LOCAL_DRAM] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.
Umask-06 : 0x1008000004 : PMU : [DEMAND_CODE_RD_SNC_CACHE_HITM] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-07 : 0x808000004 : PMU : [DEMAND_CODE_RD_SNC_CACHE_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-08 : 0x708000004 : PMU : [DEMAND_CODE_RD_SNC_DRAM] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-09 : 0x10001 : PMU : [DEMAND_DATA_RD_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts demand data reads that have any type of response.
Umask-10 : 0x73c000001 : PMU : [DEMAND_DATA_RD_DRAM] : [hw_smpl] [speculative] : Counts demand data reads that were supplied by DRAM.
Umask-11 : 0x3f803c0001 : PMU : [DEMAND_DATA_RD_L3_HIT] : [hw_smpl] [speculative] : Counts demand data reads that hit in the L3 or were snooped from another core's caches on the same socket.
Umask-12 : 0x10003c0001 : PMU : [DEMAND_DATA_RD_L3_HIT_SNOOP_HITM] : [hw_smpl] [speculative] : Counts demand data reads that resulted in a snoop hit a modified line in another core's caches which forwarded the data.
Umask-13 : 0x4003c0001 : PMU : [DEMAND_DATA_RD_L3_HIT_SNOOP_HIT_NO_FWD] : [hw_smpl] [speculative] : Counts demand data reads that resulted in a snoop that hit in another core, which did not forward the data.
Umask-14 : 0x8003c0001 : PMU : [DEMAND_DATA_RD_L3_HIT_SNOOP_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts demand data reads that resulted in a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.
Umask-15 : 0x3fbfc00001 : PMU : [DEMAND_DATA_RD_L3_MISS] : [hw_smpl] [speculative] : Counts demand data reads that were not supplied by the local socket's L1, L2, or L3 caches.
Umask-16 : 0x104000001 : PMU : [DEMAND_DATA_RD_LOCAL_DRAM] : [hw_smpl] [speculative] : Counts demand data reads that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.
Umask-17 : 0x1030000001 : PMU : [DEMAND_DATA_RD_REMOTE_CACHE_SNOOP_HITM] : [hw_smpl] [speculative] : Counts demand data reads that were supplied by a cache on a remote socket where a snoop hit a modified line in another core's caches which forwarded the data.
Umask-18 : 0x830000001 : PMU : [DEMAND_DATA_RD_REMOTE_CACHE_SNOOP_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts demand data reads that were supplied by a cache on a remote socket where a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.
Umask-19 : 0x730000001 : PMU : [DEMAND_DATA_RD_REMOTE_DRAM] : [hw_smpl] [speculative] : Counts demand data reads that were supplied by DRAM attached to another socket.
Umask-20 : 0x703000001 : PMU : [DEMAND_DATA_RD_REMOTE_PMM] : [hw_smpl] [speculative] : Counts demand data reads that were supplied by PMM attached to another socket.
Umask-21 : 0x1008000001 : PMU : [DEMAND_DATA_RD_SNC_CACHE_HITM] : [hw_smpl] [speculative] : Counts demand data reads that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-22 : 0x808000001 : PMU : [DEMAND_DATA_RD_SNC_CACHE_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts demand data reads that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-23 : 0x708000001 : PMU : [DEMAND_DATA_RD_SNC_DRAM] : [hw_smpl] [speculative] : Counts demand data reads that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-24 : 0x3f3ffc0002 : PMU : [DEMAND_RFO_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.
Umask-25 : 0x73c000002 : PMU : [DEMAND_RFO_DRAM] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.
Umask-26 : 0x3f803c0002 : PMU : [DEMAND_RFO_L3_HIT] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit in the L3 or were snooped from another core's caches on the same socket.
Umask-27 : 0x10003c0002 : PMU : [DEMAND_RFO_L3_HIT_SNOOP_HITM] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that resulted in a snoop hit a modified line in another core's caches which forwarded the data.
Umask-28 : 0x3f3fc00002 : PMU : [DEMAND_RFO_L3_MISS] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the local socket's L1, L2, or L3 caches.
Umask-29 : 0x104000002 : PMU : [DEMAND_RFO_LOCAL_DRAM] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.
Umask-30 : 0x1008000002 : PMU : [DEMAND_RFO_SNC_CACHE_HITM] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-31 : 0x808000002 : PMU : [DEMAND_RFO_SNC_CACHE_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-32 : 0x708000002 : PMU : [DEMAND_RFO_SNC_DRAM] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-33 : 0x10400 : PMU : [HWPF_L1D_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts data load hardware prefetch requests to the L1 data cache that have any type of response.
Umask-34 : 0x10070 : PMU : [HWPF_L2_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts hardware prefetches (which bring data to L2) that have any type of response.
Umask-35 : 0x12380 : PMU : [HWPF_L3_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts hardware prefetches to the L3 only that have any type of response.
Umask-36 : 0x80082380 : PMU : [HWPF_L3_L3_HIT] : [hw_smpl] [speculative] : Counts hardware prefetches to the L3 only that hit in the L3 or were snooped from another core's caches on the same socket.
Umask-37 : 0x94002380 : PMU : [HWPF_L3_L3_MISS] : [hw_smpl] [speculative] : Counts hardware prefetches to the L3 only that missed the local socket's L1, L2, and L3 caches.
Umask-38 : 0x84002380 : PMU : [HWPF_L3_L3_MISS_LOCAL] : [hw_smpl] [speculative] : Counts hardware prefetches to the L3 only that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline is homed locally.
Umask-39 : 0x90002380 : PMU : [HWPF_L3_REMOTE] : [hw_smpl] [speculative] : Counts hardware prefetches to the L3 only that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline was homed in a remote socket.
Umask-40 : 0x10808 : PMU : [MODIFIED_WRITE_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts writebacks of modified cachelines and streaming stores that have any type of response.
Umask-41 : 0x3f3ffc4477 : PMU : [READS_TO_CORE_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that have any type of response.
Umask-42 : 0x73c004477 : PMU : [READS_TO_CORE_DRAM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM.
Umask-43 : 0x3f003c4477 : PMU : [READS_TO_CORE_L3_HIT] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that hit in the L3 or were snooped from another core's caches on the same socket.
Umask-44 : 0x10003c4477 : PMU : [READS_TO_CORE_L3_HIT_SNOOP_HITM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that resulted in a snoop hit a modified line in another core's caches which forwarded the data.
Umask-45 : 0x4003c4477 : PMU : [READS_TO_CORE_L3_HIT_SNOOP_HIT_NO_FWD] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that resulted in a snoop that hit in another core, which did not forward the data.
Umask-46 : 0x8003c4477 : PMU : [READS_TO_CORE_L3_HIT_SNOOP_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that resulted in a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.
Umask-47 : 0x3f3fc04477 : PMU : [READS_TO_CORE_L3_MISS] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the local socket's L1, L2, or L3 caches.
Umask-48 : 0x3f04c04477 : PMU : [READS_TO_CORE_L3_MISS_LOCAL] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline is homed locally.
Umask-49 : 0x70cc04477 : PMU : [READS_TO_CORE_L3_MISS_LOCAL_SOCKET] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that missed the L3 Cache and were supplied by the local socket (DRAM or PMM), whether or not in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts PMM or DRAM accesses that are controlled by the close or distant SNC Cluster.  It does not count misses to the L3 which go to Local CXL Type 2 Memory or Local Non DRAM.
Umask-50 : 0x104004477 : PMU : [READS_TO_CORE_LOCAL_DRAM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.
Umask-51 : 0x70c004477 : PMU : [READS_TO_CORE_LOCAL_SOCKET_DRAM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM attached to this socket, whether or not in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts DRAM accesses that are controlled by the close or distant SNC Cluster.
Umask-52 : 0x700c04477 : PMU : [READS_TO_CORE_LOCAL_SOCKET_PMM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by PMM attached to this socket, whether or not in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts PMM accesses that are controlled by the close or distant SNC Cluster.
Umask-53 : 0x3f33004477 : PMU : [READS_TO_CORE_REMOTE] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the local socket's L1, L2, or L3 caches and were supplied by a remote socket.
Umask-54 : 0x1830004477 : PMU : [READS_TO_CORE_REMOTE_CACHE_SNOOP_FWD] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by a cache on a remote socket where a snoop was sent and data was returned (Modified or Not Modified).
Umask-55 : 0x1030004477 : PMU : [READS_TO_CORE_REMOTE_CACHE_SNOOP_HITM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by a cache on a remote socket where a snoop hit a modified line in another core's caches which forwarded the data.
Umask-56 : 0x830004477 : PMU : [READS_TO_CORE_REMOTE_CACHE_SNOOP_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by a cache on a remote socket where a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.
Umask-57 : 0x730004477 : PMU : [READS_TO_CORE_REMOTE_DRAM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM attached to another socket.
Umask-58 : 0x733004477 : PMU : [READS_TO_CORE_REMOTE_MEMORY] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM or PMM attached to another socket.
Umask-59 : 0x703004477 : PMU : [READS_TO_CORE_REMOTE_PMM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by PMM attached to another socket.
Umask-60 : 0x1008004477 : PMU : [READS_TO_CORE_SNC_CACHE_HITM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-61 : 0x808004477 : PMU : [READS_TO_CORE_SNC_CACHE_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-62 : 0x708004477 : PMU : [READS_TO_CORE_SNC_DRAM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-63 : 0x1f80040022 : PMU : [RFO_TO_CORE_L3_HIT_M] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO), hardware prefetch RFOs (which bring data to L2), and software prefetches for exclusive ownership (PREFETCHW) that hit to a (M)odified cacheline in the L3 or snoop filter.
Umask-64 : 0x10800 : PMU : [STREAMING_WR_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts streaming stores that have any type of response.
Umask-65 : 0x80080800 : PMU : [STREAMING_WR_L3_HIT] : [hw_smpl] [speculative] : Counts streaming stores that hit in the L3 or were snooped from another core's caches on the same socket.
Umask-66 : 0x94000800 : PMU : [STREAMING_WR_L3_MISS] : [hw_smpl] [speculative] : Counts streaming stores that missed the local socket's L1, L2, and L3 caches.
Umask-67 : 0x84000800 : PMU : [STREAMING_WR_L3_MISS_LOCAL] : [hw_smpl] [speculative] : Counts streaming stores that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline is homed locally.
Umask-68 : 0xfbff80822 : PMU : [WRITE_ESTIMATE_MEMORY] : [hw_smpl] [speculative] : Counts Demand RFOs, ItoM's, PREFECTHW's, Hardware RFO Prefetches to the L1/L2 and Streaming stores that likely resulted in a store to Memory (DRAM or PMM)
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 1073741893
PMU name : spr (Intel SapphireRapid)
Name     : OFFCORE_RESPONSE_1
Equiv	 : OCR
Flags    : [hw_smpl] [speculative] 
Desc     : Offcore response event
Code     : 0x12b
Umask-00 : 0x10004 : PMU : [DEMAND_CODE_RD_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.
Umask-01 : 0x73c000004 : PMU : [DEMAND_CODE_RD_DRAM] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.
Umask-02 : 0x3f803c0004 : PMU : [DEMAND_CODE_RD_L3_HIT] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that hit in the L3 or were snooped from another core's caches on the same socket.
Umask-03 : 0x10003c0004 : PMU : [DEMAND_CODE_RD_L3_HIT_SNOOP_HITM] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that resulted in a snoop hit a modified line in another core's caches which forwarded the data.
Umask-04 : 0x3fbfc00004 : PMU : [DEMAND_CODE_RD_L3_MISS] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the local socket's L1, L2, or L3 caches.
Umask-05 : 0x104000004 : PMU : [DEMAND_CODE_RD_LOCAL_DRAM] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.
Umask-06 : 0x1008000004 : PMU : [DEMAND_CODE_RD_SNC_CACHE_HITM] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-07 : 0x808000004 : PMU : [DEMAND_CODE_RD_SNC_CACHE_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-08 : 0x708000004 : PMU : [DEMAND_CODE_RD_SNC_DRAM] : [hw_smpl] [speculative] : Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-09 : 0x10001 : PMU : [DEMAND_DATA_RD_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts demand data reads that have any type of response.
Umask-10 : 0x73c000001 : PMU : [DEMAND_DATA_RD_DRAM] : [hw_smpl] [speculative] : Counts demand data reads that were supplied by DRAM.
Umask-11 : 0x3f803c0001 : PMU : [DEMAND_DATA_RD_L3_HIT] : [hw_smpl] [speculative] : Counts demand data reads that hit in the L3 or were snooped from another core's caches on the same socket.
Umask-12 : 0x10003c0001 : PMU : [DEMAND_DATA_RD_L3_HIT_SNOOP_HITM] : [hw_smpl] [speculative] : Counts demand data reads that resulted in a snoop hit a modified line in another core's caches which forwarded the data.
Umask-13 : 0x4003c0001 : PMU : [DEMAND_DATA_RD_L3_HIT_SNOOP_HIT_NO_FWD] : [hw_smpl] [speculative] : Counts demand data reads that resulted in a snoop that hit in another core, which did not forward the data.
Umask-14 : 0x8003c0001 : PMU : [DEMAND_DATA_RD_L3_HIT_SNOOP_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts demand data reads that resulted in a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.
Umask-15 : 0x3fbfc00001 : PMU : [DEMAND_DATA_RD_L3_MISS] : [hw_smpl] [speculative] : Counts demand data reads that were not supplied by the local socket's L1, L2, or L3 caches.
Umask-16 : 0x104000001 : PMU : [DEMAND_DATA_RD_LOCAL_DRAM] : [hw_smpl] [speculative] : Counts demand data reads that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.
Umask-17 : 0x1030000001 : PMU : [DEMAND_DATA_RD_REMOTE_CACHE_SNOOP_HITM] : [hw_smpl] [speculative] : Counts demand data reads that were supplied by a cache on a remote socket where a snoop hit a modified line in another core's caches which forwarded the data.
Umask-18 : 0x830000001 : PMU : [DEMAND_DATA_RD_REMOTE_CACHE_SNOOP_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts demand data reads that were supplied by a cache on a remote socket where a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.
Umask-19 : 0x730000001 : PMU : [DEMAND_DATA_RD_REMOTE_DRAM] : [hw_smpl] [speculative] : Counts demand data reads that were supplied by DRAM attached to another socket.
Umask-20 : 0x703000001 : PMU : [DEMAND_DATA_RD_REMOTE_PMM] : [hw_smpl] [speculative] : Counts demand data reads that were supplied by PMM attached to another socket.
Umask-21 : 0x1008000001 : PMU : [DEMAND_DATA_RD_SNC_CACHE_HITM] : [hw_smpl] [speculative] : Counts demand data reads that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-22 : 0x808000001 : PMU : [DEMAND_DATA_RD_SNC_CACHE_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts demand data reads that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-23 : 0x708000001 : PMU : [DEMAND_DATA_RD_SNC_DRAM] : [hw_smpl] [speculative] : Counts demand data reads that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-24 : 0x3f3ffc0002 : PMU : [DEMAND_RFO_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.
Umask-25 : 0x73c000002 : PMU : [DEMAND_RFO_DRAM] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.
Umask-26 : 0x3f803c0002 : PMU : [DEMAND_RFO_L3_HIT] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit in the L3 or were snooped from another core's caches on the same socket.
Umask-27 : 0x10003c0002 : PMU : [DEMAND_RFO_L3_HIT_SNOOP_HITM] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that resulted in a snoop hit a modified line in another core's caches which forwarded the data.
Umask-28 : 0x3f3fc00002 : PMU : [DEMAND_RFO_L3_MISS] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the local socket's L1, L2, or L3 caches.
Umask-29 : 0x104000002 : PMU : [DEMAND_RFO_LOCAL_DRAM] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.
Umask-30 : 0x1008000002 : PMU : [DEMAND_RFO_SNC_CACHE_HITM] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-31 : 0x808000002 : PMU : [DEMAND_RFO_SNC_CACHE_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-32 : 0x708000002 : PMU : [DEMAND_RFO_SNC_DRAM] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-33 : 0x10400 : PMU : [HWPF_L1D_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts data load hardware prefetch requests to the L1 data cache that have any type of response.
Umask-34 : 0x10070 : PMU : [HWPF_L2_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts hardware prefetches (which bring data to L2) that have any type of response.
Umask-35 : 0x12380 : PMU : [HWPF_L3_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts hardware prefetches to the L3 only that have any type of response.
Umask-36 : 0x80082380 : PMU : [HWPF_L3_L3_HIT] : [hw_smpl] [speculative] : Counts hardware prefetches to the L3 only that hit in the L3 or were snooped from another core's caches on the same socket.
Umask-37 : 0x94002380 : PMU : [HWPF_L3_L3_MISS] : [hw_smpl] [speculative] : Counts hardware prefetches to the L3 only that missed the local socket's L1, L2, and L3 caches.
Umask-38 : 0x84002380 : PMU : [HWPF_L3_L3_MISS_LOCAL] : [hw_smpl] [speculative] : Counts hardware prefetches to the L3 only that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline is homed locally.
Umask-39 : 0x90002380 : PMU : [HWPF_L3_REMOTE] : [hw_smpl] [speculative] : Counts hardware prefetches to the L3 only that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline was homed in a remote socket.
Umask-40 : 0x10808 : PMU : [MODIFIED_WRITE_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts writebacks of modified cachelines and streaming stores that have any type of response.
Umask-41 : 0x3f3ffc4477 : PMU : [READS_TO_CORE_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that have any type of response.
Umask-42 : 0x73c004477 : PMU : [READS_TO_CORE_DRAM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM.
Umask-43 : 0x3f003c4477 : PMU : [READS_TO_CORE_L3_HIT] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that hit in the L3 or were snooped from another core's caches on the same socket.
Umask-44 : 0x10003c4477 : PMU : [READS_TO_CORE_L3_HIT_SNOOP_HITM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that resulted in a snoop hit a modified line in another core's caches which forwarded the data.
Umask-45 : 0x4003c4477 : PMU : [READS_TO_CORE_L3_HIT_SNOOP_HIT_NO_FWD] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that resulted in a snoop that hit in another core, which did not forward the data.
Umask-46 : 0x8003c4477 : PMU : [READS_TO_CORE_L3_HIT_SNOOP_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that resulted in a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.
Umask-47 : 0x3f3fc04477 : PMU : [READS_TO_CORE_L3_MISS] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the local socket's L1, L2, or L3 caches.
Umask-48 : 0x3f04c04477 : PMU : [READS_TO_CORE_L3_MISS_LOCAL] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline is homed locally.
Umask-49 : 0x70cc04477 : PMU : [READS_TO_CORE_L3_MISS_LOCAL_SOCKET] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that missed the L3 Cache and were supplied by the local socket (DRAM or PMM), whether or not in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts PMM or DRAM accesses that are controlled by the close or distant SNC Cluster.  It does not count misses to the L3 which go to Local CXL Type 2 Memory or Local Non DRAM.
Umask-50 : 0x104004477 : PMU : [READS_TO_CORE_LOCAL_DRAM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.
Umask-51 : 0x70c004477 : PMU : [READS_TO_CORE_LOCAL_SOCKET_DRAM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM attached to this socket, whether or not in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts DRAM accesses that are controlled by the close or distant SNC Cluster.
Umask-52 : 0x700c04477 : PMU : [READS_TO_CORE_LOCAL_SOCKET_PMM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by PMM attached to this socket, whether or not in Sub NUMA Cluster(SNC) Mode.  In SNC Mode counts PMM accesses that are controlled by the close or distant SNC Cluster.
Umask-53 : 0x3f33004477 : PMU : [READS_TO_CORE_REMOTE] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the local socket's L1, L2, or L3 caches and were supplied by a remote socket.
Umask-54 : 0x1830004477 : PMU : [READS_TO_CORE_REMOTE_CACHE_SNOOP_FWD] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by a cache on a remote socket where a snoop was sent and data was returned (Modified or Not Modified).
Umask-55 : 0x1030004477 : PMU : [READS_TO_CORE_REMOTE_CACHE_SNOOP_HITM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by a cache on a remote socket where a snoop hit a modified line in another core's caches which forwarded the data.
Umask-56 : 0x830004477 : PMU : [READS_TO_CORE_REMOTE_CACHE_SNOOP_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by a cache on a remote socket where a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.
Umask-57 : 0x730004477 : PMU : [READS_TO_CORE_REMOTE_DRAM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM attached to another socket.
Umask-58 : 0x733004477 : PMU : [READS_TO_CORE_REMOTE_MEMORY] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM or PMM attached to another socket.
Umask-59 : 0x703004477 : PMU : [READS_TO_CORE_REMOTE_PMM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by PMM attached to another socket.
Umask-60 : 0x1008004477 : PMU : [READS_TO_CORE_SNC_CACHE_HITM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-61 : 0x808004477 : PMU : [READS_TO_CORE_SNC_CACHE_HIT_WITH_FWD] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-62 : 0x708004477 : PMU : [READS_TO_CORE_SNC_DRAM] : [hw_smpl] [speculative] : Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.
Umask-63 : 0x1f80040022 : PMU : [RFO_TO_CORE_L3_HIT_M] : [hw_smpl] [speculative] : Counts demand reads for ownership (RFO), hardware prefetch RFOs (which bring data to L2), and software prefetches for exclusive ownership (PREFETCHW) that hit to a (M)odified cacheline in the L3 or snoop filter.
Umask-64 : 0x10800 : PMU : [STREAMING_WR_ANY_RESPONSE] : [hw_smpl] [speculative] : Counts streaming stores that have any type of response.
Umask-65 : 0x80080800 : PMU : [STREAMING_WR_L3_HIT] : [hw_smpl] [speculative] : Counts streaming stores that hit in the L3 or were snooped from another core's caches on the same socket.
Umask-66 : 0x94000800 : PMU : [STREAMING_WR_L3_MISS] : [hw_smpl] [speculative] : Counts streaming stores that missed the local socket's L1, L2, and L3 caches.
Umask-67 : 0x84000800 : PMU : [STREAMING_WR_L3_MISS_LOCAL] : [hw_smpl] [speculative] : Counts streaming stores that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline is homed locally.
Umask-68 : 0xfbff80822 : PMU : [WRITE_ESTIMATE_MEMORY] : [hw_smpl] [speculative] : Counts Demand RFOs, ItoM's, PREFECTHW's, Hardware RFO Prefetches to the L1/L2 and Streaming stores that likely resulted in a store to Memory (DRAM or PMM)
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
