// Seed: 2570363203
module module_0 (
    input  logic id_0,
    input  logic id_1,
    output logic id_2
);
  integer id_3 (
      id_0,
      id_1 >= id_0,
      1
  );
endmodule
