NDSearch.OnPrefixDataLoaded("up_",["Variable"],[["up_rack",,[["axi_lite_block_ram",,,,0,"File:axi_lite_block_ram.v:axi_lite_block_ram.up_rack","SystemVerilogModule:axi_lite_block_ram:up_rack"],["wishbone_classic_block_ram",,,,0,"File:wishbone_classic_block_ram.v:wishbone_classic_block_ram.up_rack","SystemVerilogModule:wishbone_classic_block_ram:up_rack"]]],["up_raddr",,[["axi_lite_block_ram",,,,0,"File:axi_lite_block_ram.v:axi_lite_block_ram.up_raddr","SystemVerilogModule:axi_lite_block_ram:up_raddr"],["wishbone_classic_block_ram",,,,0,"File:wishbone_classic_block_ram.v:wishbone_classic_block_ram.up_raddr","SystemVerilogModule:wishbone_classic_block_ram:up_raddr"]]],["up_rdata",,[["axi_lite_block_ram",,,,0,"File:axi_lite_block_ram.v:axi_lite_block_ram.up_rdata","SystemVerilogModule:axi_lite_block_ram:up_rdata"],["wishbone_classic_block_ram",,,,0,"File:wishbone_classic_block_ram.v:wishbone_classic_block_ram.up_rdata","SystemVerilogModule:wishbone_classic_block_ram:up_rdata"]]],["up_rreq",,[["axi_lite_block_ram",,,,0,"File:axi_lite_block_ram.v:axi_lite_block_ram.up_rreq","SystemVerilogModule:axi_lite_block_ram:up_rreq"],["wishbone_classic_block_ram",,,,0,"File:wishbone_classic_block_ram.v:wishbone_classic_block_ram.up_rreq","SystemVerilogModule:wishbone_classic_block_ram:up_rreq"]]],["up_wack",,[["axi_lite_block_ram",,,,0,"File:axi_lite_block_ram.v:axi_lite_block_ram.up_wack","SystemVerilogModule:axi_lite_block_ram:up_wack"],["wishbone_classic_block_ram",,,,0,"File:wishbone_classic_block_ram.v:wishbone_classic_block_ram.up_wack","SystemVerilogModule:wishbone_classic_block_ram:up_wack"]]],["up_waddr",,[["axi_lite_block_ram",,,,0,"File:axi_lite_block_ram.v:axi_lite_block_ram.up_waddr","SystemVerilogModule:axi_lite_block_ram:up_waddr"],["wishbone_classic_block_ram",,,,0,"File:wishbone_classic_block_ram.v:wishbone_classic_block_ram.up_waddr","SystemVerilogModule:wishbone_classic_block_ram:up_waddr"]]],["up_wdata",,[["axi_lite_block_ram",,,,0,"File:axi_lite_block_ram.v:axi_lite_block_ram.up_wdata","SystemVerilogModule:axi_lite_block_ram:up_wdata"],["wishbone_classic_block_ram",,,,0,"File:wishbone_classic_block_ram.v:wishbone_classic_block_ram.up_wdata","SystemVerilogModule:wishbone_classic_block_ram:up_wdata"]]],["up_wreq",,[["axi_lite_block_ram",,,,0,"File:axi_lite_block_ram.v:axi_lite_block_ram.up_wreq","SystemVerilogModule:axi_lite_block_ram:up_wreq"],["wishbone_classic_block_ram",,,,0,"File:wishbone_classic_block_ram.v:wishbone_classic_block_ram.up_wreq","SystemVerilogModule:wishbone_classic_block_ram:up_wreq"]]]]);