@W: MT529 :"d:\workingdir\top_level.vhd":33:1:33:2|Found inferred clock top|osc_clk_inferred_clock which controls 5 sequential elements including myCounter[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
