// Seed: 857409586
module module_0 (
    input uwire id_0,
    input wire id_1,
    output wand id_2,
    input wor id_3,
    output uwire id_4,
    input wand id_5,
    input supply1 id_6,
    output wire id_7
);
  wire id_9;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    output logic id_2,
    input wire id_3,
    input tri0 id_4,
    input supply0 id_5
);
  always @(posedge id_3 or -1) id_2 <= "";
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_0,
      id_3,
      id_0,
      id_3,
      id_4,
      id_0
  );
  assign modCall_1.id_7 = 0;
endmodule
