Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/sav/ASE/mux16_1/mux16_1_testbench_isim_beh.exe" -prj "/home/sav/ASE/mux16_1/mux16_1_testbench_beh.prj" "work.mux16_1_testbench" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/sav/ASE/mux16_1/../../../../media/sf_ASE/VHDL/Mux4x1/mux2_1.vhd" into library work
Parsing VHDL file "/home/sav/ASE/mux16_1/../../../../media/sf_ASE/VHDL/Mux4x1/mux4_1.vhd" into library work
Parsing VHDL file "/home/sav/ASE/mux16_1/mux16_1.vhd" into library work
Parsing VHDL file "/home/sav/ASE/mux16_1/mux16_1_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95852 KB
Fuse CPU Usage: 1000 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture dataflow of entity mux2_1 [mux2_1_default]
Compiling architecture structural of entity mux4_1 [mux4_1_default]
Compiling architecture structural of entity mux16_1 [mux16_1_default]
Compiling architecture behavior of entity mux16_1_testbench
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable /home/sav/ASE/mux16_1/mux16_1_testbench_isim_beh.exe
Fuse Memory Usage: 110348 KB
Fuse CPU Usage: 1060 ms
GCC CPU Usage: 80 ms
