Classic Timing Analyzer report for top_level_vhd
Mon Dec 03 10:27:38 2012
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK_50'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                  ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -2.355 ns                        ; SW[1]                                                 ; dugem:U2|PresentState.s4      ; --         ; CLOCK_50 ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 26.182 ns                        ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2] ; VGA_G[0]                      ; CLOCK_50   ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 4.163 ns                         ; SW[1]                                                 ; dugem:U2|PresentState.s7      ; --         ; CLOCK_50 ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A   ; None          ; 206.61 MHz ( period = 4.840 ns ) ; dugem:U2|CLOCKDIV:F|count[4]                          ; dugem:U2|CLOCKDIV:F|count[16] ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                       ;                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------+-------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                          ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.603 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[30] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.603 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.603 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.603 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.603 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.603 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.603 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[23] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.603 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[27] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.603 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[28] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.603 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[26] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.603 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[29] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.603 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.603 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.603 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.603 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.603 ns                ;
; N/A                                     ; 212.18 MHz ( period = 4.713 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.476 ns                ;
; N/A                                     ; 212.18 MHz ( period = 4.713 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[30] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.476 ns                ;
; N/A                                     ; 212.18 MHz ( period = 4.713 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.476 ns                ;
; N/A                                     ; 212.18 MHz ( period = 4.713 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.476 ns                ;
; N/A                                     ; 212.18 MHz ( period = 4.713 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.476 ns                ;
; N/A                                     ; 212.18 MHz ( period = 4.713 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.476 ns                ;
; N/A                                     ; 212.18 MHz ( period = 4.713 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.476 ns                ;
; N/A                                     ; 212.18 MHz ( period = 4.713 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[23] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.476 ns                ;
; N/A                                     ; 212.18 MHz ( period = 4.713 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[27] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.476 ns                ;
; N/A                                     ; 212.18 MHz ( period = 4.713 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[28] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.476 ns                ;
; N/A                                     ; 212.18 MHz ( period = 4.713 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[26] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.476 ns                ;
; N/A                                     ; 212.18 MHz ( period = 4.713 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[29] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.476 ns                ;
; N/A                                     ; 212.18 MHz ( period = 4.713 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.476 ns                ;
; N/A                                     ; 212.18 MHz ( period = 4.713 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.476 ns                ;
; N/A                                     ; 212.18 MHz ( period = 4.713 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.476 ns                ;
; N/A                                     ; 212.18 MHz ( period = 4.713 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.476 ns                ;
; N/A                                     ; 218.82 MHz ( period = 4.570 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 218.82 MHz ( period = 4.570 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 218.82 MHz ( period = 4.570 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 218.82 MHz ( period = 4.570 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 218.82 MHz ( period = 4.570 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 218.82 MHz ( period = 4.570 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 218.82 MHz ( period = 4.570 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 218.82 MHz ( period = 4.570 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 218.82 MHz ( period = 4.570 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 218.82 MHz ( period = 4.570 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 218.82 MHz ( period = 4.570 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 218.82 MHz ( period = 4.570 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 218.82 MHz ( period = 4.570 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 218.82 MHz ( period = 4.570 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 218.82 MHz ( period = 4.570 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 218.82 MHz ( period = 4.570 ns )                    ; dugem:U2|CLOCKDIV:F|count[4]  ; dugem:U2|CLOCKDIV:F|count[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[30] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[23] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[27] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[28] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[26] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[29] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 225.07 MHz ( period = 4.443 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.204 ns                ;
; N/A                                     ; 225.07 MHz ( period = 4.443 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.204 ns                ;
; N/A                                     ; 225.07 MHz ( period = 4.443 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.204 ns                ;
; N/A                                     ; 225.07 MHz ( period = 4.443 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.204 ns                ;
; N/A                                     ; 225.07 MHz ( period = 4.443 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.204 ns                ;
; N/A                                     ; 225.07 MHz ( period = 4.443 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.204 ns                ;
; N/A                                     ; 225.07 MHz ( period = 4.443 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.204 ns                ;
; N/A                                     ; 225.07 MHz ( period = 4.443 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.204 ns                ;
; N/A                                     ; 225.07 MHz ( period = 4.443 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.204 ns                ;
; N/A                                     ; 225.07 MHz ( period = 4.443 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.204 ns                ;
; N/A                                     ; 225.07 MHz ( period = 4.443 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.204 ns                ;
; N/A                                     ; 225.07 MHz ( period = 4.443 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.204 ns                ;
; N/A                                     ; 225.07 MHz ( period = 4.443 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.204 ns                ;
; N/A                                     ; 225.07 MHz ( period = 4.443 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.204 ns                ;
; N/A                                     ; 225.07 MHz ( period = 4.443 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.204 ns                ;
; N/A                                     ; 225.07 MHz ( period = 4.443 ns )                    ; dugem:U2|CLOCKDIV:F|count[5]  ; dugem:U2|CLOCKDIV:F|count[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.204 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; dugem:U2|CLOCKDIV:F|count[24] ; dugem:U2|CLOCKDIV:F|count[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.141 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; dugem:U2|CLOCKDIV:F|count[24] ; dugem:U2|CLOCKDIV:F|count[30] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.141 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; dugem:U2|CLOCKDIV:F|count[24] ; dugem:U2|CLOCKDIV:F|count[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.141 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; dugem:U2|CLOCKDIV:F|count[24] ; dugem:U2|CLOCKDIV:F|count[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.141 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; dugem:U2|CLOCKDIV:F|count[24] ; dugem:U2|CLOCKDIV:F|count[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.141 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; dugem:U2|CLOCKDIV:F|count[24] ; dugem:U2|CLOCKDIV:F|count[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.141 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; dugem:U2|CLOCKDIV:F|count[24] ; dugem:U2|CLOCKDIV:F|count[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.141 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; dugem:U2|CLOCKDIV:F|count[24] ; dugem:U2|CLOCKDIV:F|count[23] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.141 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; dugem:U2|CLOCKDIV:F|count[24] ; dugem:U2|CLOCKDIV:F|count[27] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.141 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; dugem:U2|CLOCKDIV:F|count[24] ; dugem:U2|CLOCKDIV:F|count[28] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.141 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; dugem:U2|CLOCKDIV:F|count[24] ; dugem:U2|CLOCKDIV:F|count[26] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.141 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; dugem:U2|CLOCKDIV:F|count[24] ; dugem:U2|CLOCKDIV:F|count[29] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.141 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; dugem:U2|CLOCKDIV:F|count[24] ; dugem:U2|CLOCKDIV:F|count[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.141 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; dugem:U2|CLOCKDIV:F|count[24] ; dugem:U2|CLOCKDIV:F|count[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.141 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; dugem:U2|CLOCKDIV:F|count[24] ; dugem:U2|CLOCKDIV:F|count[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.141 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; dugem:U2|CLOCKDIV:F|count[24] ; dugem:U2|CLOCKDIV:F|count[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.141 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; dugem:U2|CLOCKDIV:F|count[12] ; dugem:U2|CLOCKDIV:F|count[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.138 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; dugem:U2|CLOCKDIV:F|count[12] ; dugem:U2|CLOCKDIV:F|count[30] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.138 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; dugem:U2|CLOCKDIV:F|count[12] ; dugem:U2|CLOCKDIV:F|count[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.138 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; dugem:U2|CLOCKDIV:F|count[12] ; dugem:U2|CLOCKDIV:F|count[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.138 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; dugem:U2|CLOCKDIV:F|count[12] ; dugem:U2|CLOCKDIV:F|count[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.138 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; dugem:U2|CLOCKDIV:F|count[12] ; dugem:U2|CLOCKDIV:F|count[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.138 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; dugem:U2|CLOCKDIV:F|count[12] ; dugem:U2|CLOCKDIV:F|count[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.138 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; dugem:U2|CLOCKDIV:F|count[12] ; dugem:U2|CLOCKDIV:F|count[23] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.138 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; dugem:U2|CLOCKDIV:F|count[12] ; dugem:U2|CLOCKDIV:F|count[27] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.138 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; dugem:U2|CLOCKDIV:F|count[12] ; dugem:U2|CLOCKDIV:F|count[28] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.138 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; dugem:U2|CLOCKDIV:F|count[12] ; dugem:U2|CLOCKDIV:F|count[26] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.138 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; dugem:U2|CLOCKDIV:F|count[12] ; dugem:U2|CLOCKDIV:F|count[29] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.138 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; dugem:U2|CLOCKDIV:F|count[12] ; dugem:U2|CLOCKDIV:F|count[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.138 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; dugem:U2|CLOCKDIV:F|count[12] ; dugem:U2|CLOCKDIV:F|count[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.138 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; dugem:U2|CLOCKDIV:F|count[12] ; dugem:U2|CLOCKDIV:F|count[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.138 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; dugem:U2|CLOCKDIV:F|count[12] ; dugem:U2|CLOCKDIV:F|count[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.138 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; dugem:U2|CLOCKDIV:F|count[14] ; dugem:U2|CLOCKDIV:F|count[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; dugem:U2|CLOCKDIV:F|count[14] ; dugem:U2|CLOCKDIV:F|count[30] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; dugem:U2|CLOCKDIV:F|count[14] ; dugem:U2|CLOCKDIV:F|count[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; dugem:U2|CLOCKDIV:F|count[14] ; dugem:U2|CLOCKDIV:F|count[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; dugem:U2|CLOCKDIV:F|count[14] ; dugem:U2|CLOCKDIV:F|count[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; dugem:U2|CLOCKDIV:F|count[14] ; dugem:U2|CLOCKDIV:F|count[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; dugem:U2|CLOCKDIV:F|count[14] ; dugem:U2|CLOCKDIV:F|count[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; dugem:U2|CLOCKDIV:F|count[14] ; dugem:U2|CLOCKDIV:F|count[23] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; dugem:U2|CLOCKDIV:F|count[14] ; dugem:U2|CLOCKDIV:F|count[27] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; dugem:U2|CLOCKDIV:F|count[14] ; dugem:U2|CLOCKDIV:F|count[28] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; dugem:U2|CLOCKDIV:F|count[14] ; dugem:U2|CLOCKDIV:F|count[26] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; dugem:U2|CLOCKDIV:F|count[14] ; dugem:U2|CLOCKDIV:F|count[29] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; dugem:U2|CLOCKDIV:F|count[14] ; dugem:U2|CLOCKDIV:F|count[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; dugem:U2|CLOCKDIV:F|count[14] ; dugem:U2|CLOCKDIV:F|count[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; dugem:U2|CLOCKDIV:F|count[14] ; dugem:U2|CLOCKDIV:F|count[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; dugem:U2|CLOCKDIV:F|count[14] ; dugem:U2|CLOCKDIV:F|count[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 229.83 MHz ( period = 4.351 ns )                    ; dugem:U2|CLOCKDIV:F|count[28] ; dugem:U2|CLOCKDIV:F|count[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 229.83 MHz ( period = 4.351 ns )                    ; dugem:U2|CLOCKDIV:F|count[28] ; dugem:U2|CLOCKDIV:F|count[30] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 229.83 MHz ( period = 4.351 ns )                    ; dugem:U2|CLOCKDIV:F|count[28] ; dugem:U2|CLOCKDIV:F|count[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 229.83 MHz ( period = 4.351 ns )                    ; dugem:U2|CLOCKDIV:F|count[28] ; dugem:U2|CLOCKDIV:F|count[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 229.83 MHz ( period = 4.351 ns )                    ; dugem:U2|CLOCKDIV:F|count[28] ; dugem:U2|CLOCKDIV:F|count[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 229.83 MHz ( period = 4.351 ns )                    ; dugem:U2|CLOCKDIV:F|count[28] ; dugem:U2|CLOCKDIV:F|count[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 229.83 MHz ( period = 4.351 ns )                    ; dugem:U2|CLOCKDIV:F|count[28] ; dugem:U2|CLOCKDIV:F|count[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 229.83 MHz ( period = 4.351 ns )                    ; dugem:U2|CLOCKDIV:F|count[28] ; dugem:U2|CLOCKDIV:F|count[23] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 229.83 MHz ( period = 4.351 ns )                    ; dugem:U2|CLOCKDIV:F|count[28] ; dugem:U2|CLOCKDIV:F|count[27] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 229.83 MHz ( period = 4.351 ns )                    ; dugem:U2|CLOCKDIV:F|count[28] ; dugem:U2|CLOCKDIV:F|count[28] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 229.83 MHz ( period = 4.351 ns )                    ; dugem:U2|CLOCKDIV:F|count[28] ; dugem:U2|CLOCKDIV:F|count[26] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 229.83 MHz ( period = 4.351 ns )                    ; dugem:U2|CLOCKDIV:F|count[28] ; dugem:U2|CLOCKDIV:F|count[29] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 229.83 MHz ( period = 4.351 ns )                    ; dugem:U2|CLOCKDIV:F|count[28] ; dugem:U2|CLOCKDIV:F|count[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 229.83 MHz ( period = 4.351 ns )                    ; dugem:U2|CLOCKDIV:F|count[28] ; dugem:U2|CLOCKDIV:F|count[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 229.83 MHz ( period = 4.351 ns )                    ; dugem:U2|CLOCKDIV:F|count[28] ; dugem:U2|CLOCKDIV:F|count[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 229.83 MHz ( period = 4.351 ns )                    ; dugem:U2|CLOCKDIV:F|count[28] ; dugem:U2|CLOCKDIV:F|count[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 230.31 MHz ( period = 4.342 ns )                    ; dugem:U2|CLOCKDIV:F|count[9]  ; dugem:U2|CLOCKDIV:F|count[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 230.31 MHz ( period = 4.342 ns )                    ; dugem:U2|CLOCKDIV:F|count[9]  ; dugem:U2|CLOCKDIV:F|count[30] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 230.31 MHz ( period = 4.342 ns )                    ; dugem:U2|CLOCKDIV:F|count[9]  ; dugem:U2|CLOCKDIV:F|count[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 230.31 MHz ( period = 4.342 ns )                    ; dugem:U2|CLOCKDIV:F|count[9]  ; dugem:U2|CLOCKDIV:F|count[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 230.31 MHz ( period = 4.342 ns )                    ; dugem:U2|CLOCKDIV:F|count[9]  ; dugem:U2|CLOCKDIV:F|count[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 230.31 MHz ( period = 4.342 ns )                    ; dugem:U2|CLOCKDIV:F|count[9]  ; dugem:U2|CLOCKDIV:F|count[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 230.31 MHz ( period = 4.342 ns )                    ; dugem:U2|CLOCKDIV:F|count[9]  ; dugem:U2|CLOCKDIV:F|count[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 230.31 MHz ( period = 4.342 ns )                    ; dugem:U2|CLOCKDIV:F|count[9]  ; dugem:U2|CLOCKDIV:F|count[23] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 230.31 MHz ( period = 4.342 ns )                    ; dugem:U2|CLOCKDIV:F|count[9]  ; dugem:U2|CLOCKDIV:F|count[27] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 230.31 MHz ( period = 4.342 ns )                    ; dugem:U2|CLOCKDIV:F|count[9]  ; dugem:U2|CLOCKDIV:F|count[28] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 230.31 MHz ( period = 4.342 ns )                    ; dugem:U2|CLOCKDIV:F|count[9]  ; dugem:U2|CLOCKDIV:F|count[26] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 230.31 MHz ( period = 4.342 ns )                    ; dugem:U2|CLOCKDIV:F|count[9]  ; dugem:U2|CLOCKDIV:F|count[29] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 230.31 MHz ( period = 4.342 ns )                    ; dugem:U2|CLOCKDIV:F|count[9]  ; dugem:U2|CLOCKDIV:F|count[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 230.31 MHz ( period = 4.342 ns )                    ; dugem:U2|CLOCKDIV:F|count[9]  ; dugem:U2|CLOCKDIV:F|count[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 230.31 MHz ( period = 4.342 ns )                    ; dugem:U2|CLOCKDIV:F|count[9]  ; dugem:U2|CLOCKDIV:F|count[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 230.31 MHz ( period = 4.342 ns )                    ; dugem:U2|CLOCKDIV:F|count[9]  ; dugem:U2|CLOCKDIV:F|count[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; dugem:U2|CLOCKDIV:F|count[10] ; dugem:U2|CLOCKDIV:F|count[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.084 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; dugem:U2|CLOCKDIV:F|count[10] ; dugem:U2|CLOCKDIV:F|count[30] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.084 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; dugem:U2|CLOCKDIV:F|count[10] ; dugem:U2|CLOCKDIV:F|count[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.084 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; dugem:U2|CLOCKDIV:F|count[10] ; dugem:U2|CLOCKDIV:F|count[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.084 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; dugem:U2|CLOCKDIV:F|count[10] ; dugem:U2|CLOCKDIV:F|count[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.084 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; dugem:U2|CLOCKDIV:F|count[10] ; dugem:U2|CLOCKDIV:F|count[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.084 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; dugem:U2|CLOCKDIV:F|count[10] ; dugem:U2|CLOCKDIV:F|count[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.084 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; dugem:U2|CLOCKDIV:F|count[10] ; dugem:U2|CLOCKDIV:F|count[23] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.084 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; dugem:U2|CLOCKDIV:F|count[10] ; dugem:U2|CLOCKDIV:F|count[27] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.084 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; dugem:U2|CLOCKDIV:F|count[10] ; dugem:U2|CLOCKDIV:F|count[28] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.084 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; dugem:U2|CLOCKDIV:F|count[10] ; dugem:U2|CLOCKDIV:F|count[26] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.084 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; dugem:U2|CLOCKDIV:F|count[10] ; dugem:U2|CLOCKDIV:F|count[29] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.084 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; dugem:U2|CLOCKDIV:F|count[10] ; dugem:U2|CLOCKDIV:F|count[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.084 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; dugem:U2|CLOCKDIV:F|count[10] ; dugem:U2|CLOCKDIV:F|count[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.084 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; dugem:U2|CLOCKDIV:F|count[10] ; dugem:U2|CLOCKDIV:F|count[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.084 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; dugem:U2|CLOCKDIV:F|count[10] ; dugem:U2|CLOCKDIV:F|count[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.084 ns                ;
; N/A                                     ; 232.18 MHz ( period = 4.307 ns )                    ; dugem:U2|CLOCKDIV:F|count[0]  ; dugem:U2|CLOCKDIV:F|count[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.070 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; dugem:U2|CLOCKDIV:F|count[8]  ; dugem:U2|CLOCKDIV:F|count[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.042 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; dugem:U2|CLOCKDIV:F|count[8]  ; dugem:U2|CLOCKDIV:F|count[30] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.042 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; dugem:U2|CLOCKDIV:F|count[8]  ; dugem:U2|CLOCKDIV:F|count[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.042 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; dugem:U2|CLOCKDIV:F|count[8]  ; dugem:U2|CLOCKDIV:F|count[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.042 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; dugem:U2|CLOCKDIV:F|count[8]  ; dugem:U2|CLOCKDIV:F|count[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.042 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; dugem:U2|CLOCKDIV:F|count[8]  ; dugem:U2|CLOCKDIV:F|count[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.042 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; dugem:U2|CLOCKDIV:F|count[8]  ; dugem:U2|CLOCKDIV:F|count[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.042 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; dugem:U2|CLOCKDIV:F|count[8]  ; dugem:U2|CLOCKDIV:F|count[23] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.042 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; dugem:U2|CLOCKDIV:F|count[8]  ; dugem:U2|CLOCKDIV:F|count[27] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.042 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; dugem:U2|CLOCKDIV:F|count[8]  ; dugem:U2|CLOCKDIV:F|count[28] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.042 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; dugem:U2|CLOCKDIV:F|count[8]  ; dugem:U2|CLOCKDIV:F|count[26] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.042 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; dugem:U2|CLOCKDIV:F|count[8]  ; dugem:U2|CLOCKDIV:F|count[29] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.042 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; dugem:U2|CLOCKDIV:F|count[8]  ; dugem:U2|CLOCKDIV:F|count[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.042 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; dugem:U2|CLOCKDIV:F|count[8]  ; dugem:U2|CLOCKDIV:F|count[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.042 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; dugem:U2|CLOCKDIV:F|count[8]  ; dugem:U2|CLOCKDIV:F|count[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.042 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; dugem:U2|CLOCKDIV:F|count[8]  ; dugem:U2|CLOCKDIV:F|count[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.042 ns                ;
; N/A                                     ; 233.75 MHz ( period = 4.278 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.039 ns                ;
; N/A                                     ; 233.75 MHz ( period = 4.278 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.039 ns                ;
; N/A                                     ; 233.75 MHz ( period = 4.278 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.039 ns                ;
; N/A                                     ; 233.75 MHz ( period = 4.278 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.039 ns                ;
; N/A                                     ; 233.75 MHz ( period = 4.278 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.039 ns                ;
; N/A                                     ; 233.75 MHz ( period = 4.278 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.039 ns                ;
; N/A                                     ; 233.75 MHz ( period = 4.278 ns )                    ; dugem:U2|CLOCKDIV:F|count[3]  ; dugem:U2|CLOCKDIV:F|count[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.039 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                               ;                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------+
; tsu                                                                             ;
+-------+--------------+------------+-------+--------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                       ; To Clock ;
+-------+--------------+------------+-------+--------------------------+----------+
; N/A   ; None         ; -2.355 ns  ; SW[1] ; dugem:U2|PresentState.s4 ; CLOCK_50 ;
; N/A   ; None         ; -2.389 ns  ; SW[1] ; dugem:U2|PresentState.s1 ; CLOCK_50 ;
; N/A   ; None         ; -2.389 ns  ; SW[1] ; dugem:U2|PresentState.s8 ; CLOCK_50 ;
; N/A   ; None         ; -2.389 ns  ; SW[1] ; dugem:U2|PresentState.s7 ; CLOCK_50 ;
; N/A   ; None         ; -2.389 ns  ; SW[1] ; dugem:U2|PresentState.s2 ; CLOCK_50 ;
; N/A   ; None         ; -2.560 ns  ; SW[0] ; dugem:U2|PresentState.s4 ; CLOCK_50 ;
; N/A   ; None         ; -2.577 ns  ; SW[1] ; dugem:U2|PresentState.s5 ; CLOCK_50 ;
; N/A   ; None         ; -2.640 ns  ; SW[0] ; dugem:U2|PresentState.s1 ; CLOCK_50 ;
; N/A   ; None         ; -2.640 ns  ; SW[0] ; dugem:U2|PresentState.s8 ; CLOCK_50 ;
; N/A   ; None         ; -2.640 ns  ; SW[0] ; dugem:U2|PresentState.s7 ; CLOCK_50 ;
; N/A   ; None         ; -2.640 ns  ; SW[0] ; dugem:U2|PresentState.s2 ; CLOCK_50 ;
; N/A   ; None         ; -2.782 ns  ; SW[0] ; dugem:U2|PresentState.s5 ; CLOCK_50 ;
; N/A   ; None         ; -2.871 ns  ; SW[0] ; dugem:U2|PresentState.s0 ; CLOCK_50 ;
; N/A   ; None         ; -3.500 ns  ; SW[1] ; dugem:U2|count[0]        ; CLOCK_50 ;
; N/A   ; None         ; -3.509 ns  ; SW[1] ; dugem:U2|count[1]        ; CLOCK_50 ;
; N/A   ; None         ; -3.510 ns  ; SW[1] ; dugem:U2|count[2]        ; CLOCK_50 ;
; N/A   ; None         ; -3.530 ns  ; SW[1] ; dugem:U2|PresentState.s0 ; CLOCK_50 ;
; N/A   ; None         ; -3.531 ns  ; SW[1] ; dugem:U2|PresentState.s3 ; CLOCK_50 ;
; N/A   ; None         ; -3.612 ns  ; SW[0] ; dugem:U2|PresentState.s6 ; CLOCK_50 ;
; N/A   ; None         ; -3.700 ns  ; SW[1] ; dugem:U2|count[3]        ; CLOCK_50 ;
; N/A   ; None         ; -3.703 ns  ; SW[1] ; dugem:U2|PresentState.s6 ; CLOCK_50 ;
; N/A   ; None         ; -3.707 ns  ; SW[0] ; dugem:U2|PresentState.s3 ; CLOCK_50 ;
+-------+--------------+------------+-------+--------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                     ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------+----------+------------+
; N/A                                     ; None                                                ; 26.182 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2]    ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.182 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2]    ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.936 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[0]    ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.936 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[0]    ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.840 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[3]    ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.840 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[3]    ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.797 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2]    ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.551 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[0]    ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.455 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[3]    ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.420 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1]    ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.420 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1]    ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.246 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2]    ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.225 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2]    ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.171 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[6]    ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.171 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[6]    ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.137 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[2] ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.137 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[2] ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.035 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1]    ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.000 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[0]    ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.979 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[0]    ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.904 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[3]    ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.883 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[3]    ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.824 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[5]    ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.824 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[5]    ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.786 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[6]    ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.752 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[2] ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.597 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[4]    ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.597 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[4]    ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.484 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1]    ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.466 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2]    ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.463 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1]    ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.439 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[5]    ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.426 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2]    ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.412 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2]    ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.387 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2]    ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.374 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2]    ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.235 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[6]    ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.220 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[0]    ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.214 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[6]    ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.212 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[4]    ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.201 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[2] ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.180 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[0]    ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.180 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[2] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.166 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[0]    ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.141 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[0]    ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.128 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[0]    ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.124 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[3]    ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.104 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.104 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.084 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[3]    ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.070 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[3]    ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.045 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[3]    ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.032 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[3]    ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.916 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[3] ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.916 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[3] ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.888 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[5]    ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.867 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[5]    ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.719 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.704 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1]    ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.664 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1]    ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.661 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[4]    ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.650 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1]    ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.640 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[4]    ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.625 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1]    ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.612 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1]    ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.581 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[9] ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.581 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[9] ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.568 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2]    ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.561 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2]    ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.555 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[6] ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.555 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[6] ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.531 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[3] ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.455 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[6]    ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.421 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[2] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.415 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[6]    ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.401 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[6]    ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.381 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[2] ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.377 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[8]    ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.377 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[8]    ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.376 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[6]    ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.367 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[2] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.363 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[6]    ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.346 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[1] ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.346 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[1] ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.342 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[2] ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.329 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[2] ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.322 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[0]    ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.315 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[0]    ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.296 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[5] ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.296 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[5] ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.266 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[7] ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.266 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[7] ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.226 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[3]    ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.219 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[3]    ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.196 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[9] ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.170 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[6] ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.168 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.150 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[8] ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.150 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[8] ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.147 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.108 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[5]    ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.068 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[5]    ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.054 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[5]    ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.029 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[5]    ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.016 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[5]    ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.011 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[7]    ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.011 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[7]    ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.992 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[8]    ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.980 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[3] ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.961 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[1] ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.959 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[3] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.911 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[5] ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.881 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[4]    ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.881 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[7] ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.841 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[4]    ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.827 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[4]    ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.806 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1]    ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.802 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[4]    ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.799 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1]    ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.789 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[4]    ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.765 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[8] ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.649 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2]    ; VGA_B[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.645 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[9] ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.626 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[7]    ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.624 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[9] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.619 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[6] ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.598 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[6] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.557 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[6]    ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.550 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[6]    ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.523 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[2] ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.516 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[2] ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.441 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[8]    ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.420 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[8]    ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.410 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[1] ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.403 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[0]    ; VGA_B[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.389 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[1] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.388 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.360 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[5] ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.348 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.339 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[5] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.334 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.330 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[7] ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.309 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.309 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[7] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.307 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[3]    ; VGA_B[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.296 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.214 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[8] ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.210 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[5]    ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.203 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[5]    ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.200 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[3] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.193 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[8] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.191 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[3] ; VGA_B[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.160 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[3] ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.149 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[0] ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.149 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[0] ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.146 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[3] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.121 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[3] ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.108 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[3] ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.075 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[7]    ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.054 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[7]    ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.983 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[4]    ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.976 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[4]    ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.891 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[2] ; VGA_B[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.887 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1]    ; VGA_B[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.865 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[9] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.839 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[6] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.825 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[9] ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.811 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[9] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.799 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[6] ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.786 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[9] ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.785 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[6] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.773 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[9] ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.764 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[0] ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.760 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[6] ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.747 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[6] ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.661 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[8]    ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.638 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[6]    ; VGA_B[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.630 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[1] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.621 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[8]    ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.607 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[8]    ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.591 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2]    ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.590 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[1] ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.582 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[8]    ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.580 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[5] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.576 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[1] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.569 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[8]    ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.551 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[1] ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.550 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[7] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.546 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2]    ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.546 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2]    ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.540 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[5] ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.538 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[1] ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.526 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[5] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.526 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2]    ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.510 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[7] ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.501 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[5] ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.496 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[7] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.490 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.488 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[5] ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.483 ns  ; display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] ; VGA_B[4] ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                          ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------+----------+------------+


+---------------------------------------------------------------------------------------+
; th                                                                                    ;
+---------------+-------------+-----------+-------+--------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                       ; To Clock ;
+---------------+-------------+-----------+-------+--------------------------+----------+
; N/A           ; None        ; 4.163 ns  ; SW[1] ; dugem:U2|PresentState.s7 ; CLOCK_50 ;
; N/A           ; None        ; 4.162 ns  ; SW[1] ; dugem:U2|PresentState.s8 ; CLOCK_50 ;
; N/A           ; None        ; 4.161 ns  ; SW[1] ; dugem:U2|PresentState.s2 ; CLOCK_50 ;
; N/A           ; None        ; 4.160 ns  ; SW[1] ; dugem:U2|PresentState.s1 ; CLOCK_50 ;
; N/A           ; None        ; 4.003 ns  ; SW[0] ; dugem:U2|PresentState.s8 ; CLOCK_50 ;
; N/A           ; None        ; 3.955 ns  ; SW[0] ; dugem:U2|PresentState.s3 ; CLOCK_50 ;
; N/A           ; None        ; 3.951 ns  ; SW[1] ; dugem:U2|PresentState.s6 ; CLOCK_50 ;
; N/A           ; None        ; 3.948 ns  ; SW[1] ; dugem:U2|count[3]        ; CLOCK_50 ;
; N/A           ; None        ; 3.946 ns  ; SW[1] ; dugem:U2|PresentState.s5 ; CLOCK_50 ;
; N/A           ; None        ; 3.929 ns  ; SW[1] ; dugem:U2|PresentState.s4 ; CLOCK_50 ;
; N/A           ; None        ; 3.904 ns  ; SW[0] ; dugem:U2|PresentState.s1 ; CLOCK_50 ;
; N/A           ; None        ; 3.900 ns  ; SW[0] ; dugem:U2|PresentState.s7 ; CLOCK_50 ;
; N/A           ; None        ; 3.900 ns  ; SW[0] ; dugem:U2|PresentState.s2 ; CLOCK_50 ;
; N/A           ; None        ; 3.860 ns  ; SW[0] ; dugem:U2|PresentState.s6 ; CLOCK_50 ;
; N/A           ; None        ; 3.789 ns  ; SW[0] ; dugem:U2|PresentState.s5 ; CLOCK_50 ;
; N/A           ; None        ; 3.779 ns  ; SW[1] ; dugem:U2|PresentState.s3 ; CLOCK_50 ;
; N/A           ; None        ; 3.778 ns  ; SW[1] ; dugem:U2|PresentState.s0 ; CLOCK_50 ;
; N/A           ; None        ; 3.758 ns  ; SW[1] ; dugem:U2|count[2]        ; CLOCK_50 ;
; N/A           ; None        ; 3.757 ns  ; SW[1] ; dugem:U2|count[1]        ; CLOCK_50 ;
; N/A           ; None        ; 3.748 ns  ; SW[1] ; dugem:U2|count[0]        ; CLOCK_50 ;
; N/A           ; None        ; 3.579 ns  ; SW[0] ; dugem:U2|PresentState.s4 ; CLOCK_50 ;
; N/A           ; None        ; 3.377 ns  ; SW[0] ; dugem:U2|PresentState.s0 ; CLOCK_50 ;
+---------------+-------------+-----------+-------+--------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 03 10:27:38 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_level_vhd -c top_level_vhd --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "dugem:U2|CLOCKDIV:F|DIVOUT" as buffer
    Info: Detected ripple clock "display_vhd:module_vga|vga:vga_driver0|clock_25MHz" as buffer
Info: Clock "CLOCK_50" has Internal fmax of 206.61 MHz between source register "dugem:U2|CLOCKDIV:F|count[4]" and destination register "dugem:U2|CLOCKDIV:F|count[31]" (period= 4.84 ns)
    Info: + Longest register to register delay is 4.603 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y16_N9; Fanout = 3; REG Node = 'dugem:U2|CLOCKDIV:F|count[4]'
        Info: 2: + IC(0.886 ns) + CELL(0.455 ns) = 1.341 ns; Loc. = LCCOMB_X23_Y16_N28; Fanout = 1; COMB Node = 'dugem:U2|CLOCKDIV:F|LessThan0~2'
        Info: 3: + IC(0.295 ns) + CELL(0.516 ns) = 2.152 ns; Loc. = LCCOMB_X23_Y16_N8; Fanout = 1; COMB Node = 'dugem:U2|CLOCKDIV:F|LessThan0~3'
        Info: 4: + IC(0.303 ns) + CELL(0.322 ns) = 2.777 ns; Loc. = LCCOMB_X23_Y16_N22; Fanout = 2; COMB Node = 'dugem:U2|CLOCKDIV:F|LessThan0~6'
        Info: 5: + IC(0.297 ns) + CELL(0.178 ns) = 3.252 ns; Loc. = LCCOMB_X23_Y16_N16; Fanout = 32; COMB Node = 'dugem:U2|CLOCKDIV:F|LessThan0~10'
        Info: 6: + IC(0.771 ns) + CELL(0.580 ns) = 4.603 ns; Loc. = LCFF_X22_Y15_N31; Fanout = 3; REG Node = 'dugem:U2|CLOCKDIV:F|count[31]'
        Info: Total cell delay = 2.051 ns ( 44.56 % )
        Info: Total interconnect delay = 2.552 ns ( 55.44 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.859 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X22_Y15_N31; Fanout = 3; REG Node = 'dugem:U2|CLOCKDIV:F|count[31]'
            Info: Total cell delay = 1.628 ns ( 56.94 % )
            Info: Total interconnect delay = 1.231 ns ( 43.06 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 2.857 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X22_Y16_N9; Fanout = 3; REG Node = 'dugem:U2|CLOCKDIV:F|count[4]'
            Info: Total cell delay = 1.628 ns ( 56.98 % )
            Info: Total interconnect delay = 1.229 ns ( 43.02 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "dugem:U2|PresentState.s4" (data pin = "SW[1]", clock pin = "CLOCK_50") is -2.355 ns
    Info: + Longest pin to register delay is 4.320 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 15; PIN Node = 'SW[1]'
        Info: 2: + IC(1.518 ns) + CELL(0.521 ns) = 3.065 ns; Loc. = LCCOMB_X46_Y20_N4; Fanout = 2; COMB Node = 'dugem:U2|PresentState~19'
        Info: 3: + IC(0.497 ns) + CELL(0.758 ns) = 4.320 ns; Loc. = LCFF_X47_Y20_N25; Fanout = 6; REG Node = 'dugem:U2|PresentState.s4'
        Info: Total cell delay = 2.305 ns ( 53.36 % )
        Info: Total interconnect delay = 2.015 ns ( 46.64 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "CLOCK_50" to destination register is 6.637 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.547 ns) + CELL(0.879 ns) = 3.452 ns; Loc. = LCFF_X23_Y16_N3; Fanout = 2; REG Node = 'dugem:U2|CLOCKDIV:F|DIVOUT'
        Info: 3: + IC(1.610 ns) + CELL(0.000 ns) = 5.062 ns; Loc. = CLKCTRL_G11; Fanout = 13; COMB Node = 'dugem:U2|CLOCKDIV:F|DIVOUT~clkctrl'
        Info: 4: + IC(0.973 ns) + CELL(0.602 ns) = 6.637 ns; Loc. = LCFF_X47_Y20_N25; Fanout = 6; REG Node = 'dugem:U2|PresentState.s4'
        Info: Total cell delay = 2.507 ns ( 37.77 % )
        Info: Total interconnect delay = 4.130 ns ( 62.23 % )
Info: tco from clock "CLOCK_50" to destination pin "VGA_G[3]" through register "display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2]" is 26.182 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 6.467 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.937 ns) + CELL(0.879 ns) = 3.842 ns; Loc. = LCFF_X25_Y2_N1; Fanout = 2; REG Node = 'display_vhd:module_vga|vga:vga_driver0|clock_25MHz'
        Info: 3: + IC(1.032 ns) + CELL(0.000 ns) = 4.874 ns; Loc. = CLKCTRL_G15; Fanout = 43; COMB Node = 'display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl'
        Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 6.467 ns; Loc. = LCFF_X40_Y24_N15; Fanout = 3; REG Node = 'display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2]'
        Info: Total cell delay = 2.507 ns ( 38.77 % )
        Info: Total interconnect delay = 3.960 ns ( 61.23 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 19.438 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y24_N15; Fanout = 3; REG Node = 'display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2]'
        Info: 2: + IC(0.575 ns) + CELL(0.545 ns) = 1.120 ns; Loc. = LCCOMB_X40_Y24_N8; Fanout = 2; COMB Node = 'display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan7~0'
        Info: 3: + IC(0.302 ns) + CELL(0.521 ns) = 1.943 ns; Loc. = LCCOMB_X40_Y24_N12; Fanout = 1; COMB Node = 'display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~18'
        Info: 4: + IC(1.257 ns) + CELL(0.545 ns) = 3.745 ns; Loc. = LCCOMB_X40_Y24_N30; Fanout = 6; COMB Node = 'display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~19'
        Info: 5: + IC(1.751 ns) + CELL(0.449 ns) = 5.945 ns; Loc. = LCCOMB_X45_Y20_N22; Fanout = 3; COMB Node = 'display_vhd:module_vga|color_rom_vhd:color_rom0|M_TF2~3'
        Info: 6: + IC(1.786 ns) + CELL(0.178 ns) = 7.909 ns; Loc. = LCCOMB_X40_Y24_N26; Fanout = 3; COMB Node = 'display_vhd:module_vga|VGA_B[2]~5'
        Info: 7: + IC(1.862 ns) + CELL(0.545 ns) = 10.316 ns; Loc. = LCCOMB_X45_Y20_N20; Fanout = 3; COMB Node = 'display_vhd:module_vga|VGA_B[2]~12'
        Info: 8: + IC(1.488 ns) + CELL(0.178 ns) = 11.982 ns; Loc. = LCCOMB_X40_Y22_N20; Fanout = 2; COMB Node = 'display_vhd:module_vga|VGA_G[0]~4'
        Info: 9: + IC(0.830 ns) + CELL(0.542 ns) = 13.354 ns; Loc. = LCCOMB_X39_Y22_N2; Fanout = 3; COMB Node = 'display_vhd:module_vga|VGA_G[0]~6'
        Info: 10: + IC(3.078 ns) + CELL(3.006 ns) = 19.438 ns; Loc. = PIN_A8; Fanout = 0; PIN Node = 'VGA_G[3]'
        Info: Total cell delay = 6.509 ns ( 33.49 % )
        Info: Total interconnect delay = 12.929 ns ( 66.51 % )
Info: th for register "dugem:U2|PresentState.s7" (data pin = "SW[1]", clock pin = "CLOCK_50") is 4.163 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 6.636 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.547 ns) + CELL(0.879 ns) = 3.452 ns; Loc. = LCFF_X23_Y16_N3; Fanout = 2; REG Node = 'dugem:U2|CLOCKDIV:F|DIVOUT'
        Info: 3: + IC(1.610 ns) + CELL(0.000 ns) = 5.062 ns; Loc. = CLKCTRL_G11; Fanout = 13; COMB Node = 'dugem:U2|CLOCKDIV:F|DIVOUT~clkctrl'
        Info: 4: + IC(0.972 ns) + CELL(0.602 ns) = 6.636 ns; Loc. = LCFF_X45_Y20_N3; Fanout = 3; REG Node = 'dugem:U2|PresentState.s7'
        Info: Total cell delay = 2.507 ns ( 37.78 % )
        Info: Total interconnect delay = 4.129 ns ( 62.22 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 2.759 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 15; PIN Node = 'SW[1]'
        Info: 2: + IC(1.459 ns) + CELL(0.178 ns) = 2.663 ns; Loc. = LCCOMB_X45_Y20_N2; Fanout = 1; COMB Node = 'dugem:U2|PresentState~16'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.759 ns; Loc. = LCFF_X45_Y20_N3; Fanout = 3; REG Node = 'dugem:U2|PresentState.s7'
        Info: Total cell delay = 1.300 ns ( 47.12 % )
        Info: Total interconnect delay = 1.459 ns ( 52.88 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Mon Dec 03 10:27:38 2012
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


