vendor_name = ModelSim
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/registradorGenerico_WRITE.vhd
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/flipflopGenerico.vhd
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/UnidadeControle.vhd
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/TopLevel.vhd
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/memoriaRam.vhd
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/IO_TIMER.vhd
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/fluxo_de_dados.vhd
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/divisorGenerico.vhd
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/decodificador.vhd
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/CPU.vhd
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/conversorHex7seg.vhd
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/constants.vhd
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/bancoReg.vhd
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/memoriaROM.vhd
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/ULA.vhd
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/somadorGenerico.vhd
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/registradorGenerico.vhd
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/muxGenerico2x1.vhd
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/fetch.vhd
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/output_files/Waveform.vwf
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/Waveform.vwf
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/Waveform1.vwf
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/output_files/Waveform1.vwf
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/Waveform2.vwf
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/output_files/Waveform2.vwf
source_file = 1, /home/rafaelalmada/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/rafaelalmada/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/rafaelalmada/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/rafaelalmada/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/rafaelalmada/Documents/RelogioDescomp/quartus/db/relogio.cbx.xml
design_name = TopLevel
instance = comp, \LEDR[0]~output , LEDR[0]~output, TopLevel, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, TopLevel, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, TopLevel, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, TopLevel, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, TopLevel, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, TopLevel, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, TopLevel, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, TopLevel, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, TopLevel, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, TopLevel, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, TopLevel, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, TopLevel, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, TopLevel, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, TopLevel, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, TopLevel, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, TopLevel, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, TopLevel, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, TopLevel, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, TopLevel, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, TopLevel, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, TopLevel, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, TopLevel, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, TopLevel, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, TopLevel, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, TopLevel, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, TopLevel, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, TopLevel, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, TopLevel, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, TopLevel, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, TopLevel, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, TopLevel, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, TopLevel, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, TopLevel, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, TopLevel, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, TopLevel, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, TopLevel, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, TopLevel, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, TopLevel, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, TopLevel, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, TopLevel, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, TopLevel, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, TopLevel, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, TopLevel, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, TopLevel, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, TopLevel, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, TopLevel, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, TopLevel, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, TopLevel, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, TopLevel, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, TopLevel, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, TopLevel, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, TopLevel, 1
instance = comp, \entrada_A[0]~output , entrada_A[0]~output, TopLevel, 1
instance = comp, \entrada_A[1]~output , entrada_A[1]~output, TopLevel, 1
instance = comp, \entrada_A[2]~output , entrada_A[2]~output, TopLevel, 1
instance = comp, \entrada_A[3]~output , entrada_A[3]~output, TopLevel, 1
instance = comp, \entrada_A[4]~output , entrada_A[4]~output, TopLevel, 1
instance = comp, \entrada_A[5]~output , entrada_A[5]~output, TopLevel, 1
instance = comp, \entrada_A[6]~output , entrada_A[6]~output, TopLevel, 1
instance = comp, \entrada_A[7]~output , entrada_A[7]~output, TopLevel, 1
instance = comp, \entrada_A[8]~output , entrada_A[8]~output, TopLevel, 1
instance = comp, \entrada_A[9]~output , entrada_A[9]~output, TopLevel, 1
instance = comp, \entrada_B[0]~output , entrada_B[0]~output, TopLevel, 1
instance = comp, \entrada_B[1]~output , entrada_B[1]~output, TopLevel, 1
instance = comp, \entrada_B[2]~output , entrada_B[2]~output, TopLevel, 1
instance = comp, \entrada_B[3]~output , entrada_B[3]~output, TopLevel, 1
instance = comp, \entrada_B[4]~output , entrada_B[4]~output, TopLevel, 1
instance = comp, \entrada_B[5]~output , entrada_B[5]~output, TopLevel, 1
instance = comp, \entrada_B[6]~output , entrada_B[6]~output, TopLevel, 1
instance = comp, \entrada_B[7]~output , entrada_B[7]~output, TopLevel, 1
instance = comp, \entrada_B[8]~output , entrada_B[8]~output, TopLevel, 1
instance = comp, \entrada_B[9]~output , entrada_B[9]~output, TopLevel, 1
instance = comp, \saida_ULA[0]~output , saida_ULA[0]~output, TopLevel, 1
instance = comp, \saida_ULA[1]~output , saida_ULA[1]~output, TopLevel, 1
instance = comp, \saida_ULA[2]~output , saida_ULA[2]~output, TopLevel, 1
instance = comp, \saida_ULA[3]~output , saida_ULA[3]~output, TopLevel, 1
instance = comp, \saida_ULA[4]~output , saida_ULA[4]~output, TopLevel, 1
instance = comp, \saida_ULA[5]~output , saida_ULA[5]~output, TopLevel, 1
instance = comp, \saida_ULA[6]~output , saida_ULA[6]~output, TopLevel, 1
instance = comp, \saida_ULA[7]~output , saida_ULA[7]~output, TopLevel, 1
instance = comp, \saida_ULA[8]~output , saida_ULA[8]~output, TopLevel, 1
instance = comp, \saida_ULA[9]~output , saida_ULA[9]~output, TopLevel, 1
instance = comp, \dataout[0]~output , dataout[0]~output, TopLevel, 1
instance = comp, \dataout[1]~output , dataout[1]~output, TopLevel, 1
instance = comp, \dataout[2]~output , dataout[2]~output, TopLevel, 1
instance = comp, \dataout[3]~output , dataout[3]~output, TopLevel, 1
instance = comp, \dataout[4]~output , dataout[4]~output, TopLevel, 1
instance = comp, \dataout[5]~output , dataout[5]~output, TopLevel, 1
instance = comp, \dataout[6]~output , dataout[6]~output, TopLevel, 1
instance = comp, \dataout[7]~output , dataout[7]~output, TopLevel, 1
instance = comp, \dataout[8]~output , dataout[8]~output, TopLevel, 1
instance = comp, \dataout[9]~output , dataout[9]~output, TopLevel, 1
instance = comp, \pc[0]~output , pc[0]~output, TopLevel, 1
instance = comp, \pc[1]~output , pc[1]~output, TopLevel, 1
instance = comp, \pc[2]~output , pc[2]~output, TopLevel, 1
instance = comp, \pc[3]~output , pc[3]~output, TopLevel, 1
instance = comp, \pc[4]~output , pc[4]~output, TopLevel, 1
instance = comp, \pc[5]~output , pc[5]~output, TopLevel, 1
instance = comp, \pc[6]~output , pc[6]~output, TopLevel, 1
instance = comp, \pc[7]~output , pc[7]~output, TopLevel, 1
instance = comp, \pc[8]~output , pc[8]~output, TopLevel, 1
instance = comp, \pc[9]~output , pc[9]~output, TopLevel, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, TopLevel, 1
instance = comp, \CLOCK_50~inputCLKENA0 , CLOCK_50~inputCLKENA0, TopLevel, 1
instance = comp, \Processador|FD|FETCH|SOMA|Add0~1 , Processador|FD|FETCH|SOMA|Add0~1, TopLevel, 1
instance = comp, \Processador|FD|FETCH|SOMA|Add0~5 , Processador|FD|FETCH|SOMA|Add0~5, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE , Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE , Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE, TopLevel, 1
instance = comp, \Processador|FD|FETCH|ROM|memROM~9 , Processador|FD|FETCH|ROM|memROM~9, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE , Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE, TopLevel, 1
instance = comp, \Processador|FD|FETCH|ROM|memROM~2 , Processador|FD|FETCH|ROM|memROM~2, TopLevel, 1
instance = comp, \Processador|FD|FETCH|ROM|memROM~3 , Processador|FD|FETCH|ROM|memROM~3, TopLevel, 1
instance = comp, \Processador|FD|FETCH|ROM|memROM~4 , Processador|FD|FETCH|ROM|memROM~4, TopLevel, 1
instance = comp, \Processador|FD|FETCH|ROM|memROM~5 , Processador|FD|FETCH|ROM|memROM~5, TopLevel, 1
instance = comp, \~GND , ~GND, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE , Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE, TopLevel, 1
instance = comp, \Processador|FD|FETCH|ROM|memROM~6 , Processador|FD|FETCH|ROM|memROM~6, TopLevel, 1
instance = comp, \Processador|FD|FETCH|ROM|memROM~7 , Processador|FD|FETCH|ROM|memROM~7, TopLevel, 1
instance = comp, \Processador|UC|palavraControle[7]~15 , Processador|UC|palavraControle[7]~15, TopLevel, 1
instance = comp, \Processador|FD|MUX_ULA|saida_MUX[8]~6 , Processador|FD|MUX_ULA|saida_MUX[8]~6, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~202 , Processador|FD|BancoReg|registrador~202, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~33 , Processador|FD|BancoReg|registrador~33, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~203 , Processador|FD|BancoReg|registrador~203, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~23 , Processador|FD|BancoReg|registrador~23, TopLevel, 1
instance = comp, \Processador|FD|FETCH|ROM|memROM~11 , Processador|FD|FETCH|ROM|memROM~11, TopLevel, 1
instance = comp, \Processador|FD|FETCH|ROM|memROM~12 , Processador|FD|FETCH|ROM|memROM~12, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~201 , Processador|FD|BancoReg|registrador~201, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~173 , Processador|FD|BancoReg|registrador~173, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~193 , Processador|FD|BancoReg|registrador~193, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~200 , Processador|FD|BancoReg|registrador~200, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~93 , Processador|FD|BancoReg|registrador~93, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~183 , Processador|FD|BancoReg|registrador~183, TopLevel, 1
instance = comp, \Processador|FD|MUX_ULA|saida_MUX[3]~0 , Processador|FD|MUX_ULA|saida_MUX[3]~0, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~168 , Processador|FD|BancoReg|registrador~168, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~28 , Processador|FD|BancoReg|registrador~28, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~188 , Processador|FD|BancoReg|registrador~188, TopLevel, 1
instance = comp, \Processador|FD|MUX_ULA|saida_MUX[3]~1 , Processador|FD|MUX_ULA|saida_MUX[3]~1, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~18 , Processador|FD|BancoReg|registrador~18, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~88 , Processador|FD|BancoReg|registrador~88, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~178 , Processador|FD|BancoReg|registrador~178, TopLevel, 1
instance = comp, \Processador|FD|MUX_ULA|saida_MUX[2]~8 , Processador|FD|MUX_ULA|saida_MUX[2]~8, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~27 , Processador|FD|BancoReg|registrador~27, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~17 , Processador|FD|BancoReg|registrador~17, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~167 , Processador|FD|BancoReg|registrador~167, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~187 , Processador|FD|BancoReg|registrador~187, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~87 , Processador|FD|BancoReg|registrador~87, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~177 , Processador|FD|BancoReg|registrador~177, TopLevel, 1
instance = comp, \Processador|UC|palavraControle[8]~5 , Processador|UC|palavraControle[8]~5, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~169 , Processador|FD|BancoReg|registrador~169, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~29 , Processador|FD|BancoReg|registrador~29, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~189 , Processador|FD|BancoReg|registrador~189, TopLevel, 1
instance = comp, \Processador|FD|MUX_ULA|saida_MUX[4]~2 , Processador|FD|MUX_ULA|saida_MUX[4]~2, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~19 , Processador|FD|BancoReg|registrador~19, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~89 , Processador|FD|BancoReg|registrador~89, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~197 , Processador|FD|BancoReg|registrador~197, TopLevel, 1
instance = comp, \Processador|FD|ULA|Equal8~2 , Processador|FD|ULA|Equal8~2, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~170 , Processador|FD|BancoReg|registrador~170, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~30 , Processador|FD|BancoReg|registrador~30, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~20 , Processador|FD|BancoReg|registrador~20, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~190 , Processador|FD|BancoReg|registrador~190, TopLevel, 1
instance = comp, \Processador|FD|MUX_ULA|saida_MUX[5]~3 , Processador|FD|MUX_ULA|saida_MUX[5]~3, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~90 , Processador|FD|BancoReg|registrador~90, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~180 , Processador|FD|BancoReg|registrador~180, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~21 , Processador|FD|BancoReg|registrador~21, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~31 , Processador|FD|BancoReg|registrador~31, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~171 , Processador|FD|BancoReg|registrador~171, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~191 , Processador|FD|BancoReg|registrador~191, TopLevel, 1
instance = comp, \Processador|FD|MUX_ULA|saida_MUX[6]~4 , Processador|FD|MUX_ULA|saida_MUX[6]~4, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~91 , Processador|FD|BancoReg|registrador~91, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~181 , Processador|FD|BancoReg|registrador~181, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~172 , Processador|FD|BancoReg|registrador~172, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~22DUPLICATE , Processador|FD|BancoReg|registrador~22DUPLICATE, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~32 , Processador|FD|BancoReg|registrador~32, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~192 , Processador|FD|BancoReg|registrador~192, TopLevel, 1
instance = comp, \Processador|FD|MUX_ULA|saida_MUX[7]~5 , Processador|FD|MUX_ULA|saida_MUX[7]~5, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~92 , Processador|FD|BancoReg|registrador~92, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~22 , Processador|FD|BancoReg|registrador~22, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~182 , Processador|FD|BancoReg|registrador~182, TopLevel, 1
instance = comp, \Processador|FD|ULA|Equal8~3 , Processador|FD|ULA|Equal8~3, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~165 , Processador|FD|BancoReg|registrador~165, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~25 , Processador|FD|BancoReg|registrador~25, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~15 , Processador|FD|BancoReg|registrador~15, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~185 , Processador|FD|BancoReg|registrador~185, TopLevel, 1
instance = comp, \Processador|FD|MUX_ULA|saida_MUX[0]~10 , Processador|FD|MUX_ULA|saida_MUX[0]~10, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~15DUPLICATE , Processador|FD|BancoReg|registrador~15DUPLICATE, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~85 , Processador|FD|BancoReg|registrador~85, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~175 , Processador|FD|BancoReg|registrador~175, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~166 , Processador|FD|BancoReg|registrador~166, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~26 , Processador|FD|BancoReg|registrador~26, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~186 , Processador|FD|BancoReg|registrador~186, TopLevel, 1
instance = comp, \Processador|FD|MUX_ULA|saida_MUX[1]~9 , Processador|FD|MUX_ULA|saida_MUX[1]~9, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~16 , Processador|FD|BancoReg|registrador~16, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~86 , Processador|FD|BancoReg|registrador~86, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~176 , Processador|FD|BancoReg|registrador~176, TopLevel, 1
instance = comp, \Processador|UC|palavraControle[8]~4 , Processador|UC|palavraControle[8]~4, TopLevel, 1
instance = comp, \Processador|UC|palavraControle[8]~0 , Processador|UC|palavraControle[8]~0, TopLevel, 1
instance = comp, \Processador|UC|palavraControle[8]~6 , Processador|UC|palavraControle[8]~6, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~179 , Processador|FD|BancoReg|registrador~179, TopLevel, 1
instance = comp, \Processador|UC|palavraControle[8]~7 , Processador|UC|palavraControle[8]~7, TopLevel, 1
instance = comp, \Processador|UC|palavraControle[8]~8 , Processador|UC|palavraControle[8]~8, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~195 , Processador|FD|BancoReg|registrador~195, TopLevel, 1
instance = comp, \Processador|FD|ULA|Equal8~0 , Processador|FD|ULA|Equal8~0, TopLevel, 1
instance = comp, \Processador|UC|palavraControle[8]~1 , Processador|UC|palavraControle[8]~1, TopLevel, 1
instance = comp, \Processador|UC|palavraControle[8]~2 , Processador|UC|palavraControle[8]~2, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~24 , Processador|FD|BancoReg|registrador~24, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~174 , Processador|FD|BancoReg|registrador~174, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~34 , Processador|FD|BancoReg|registrador~34, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~194 , Processador|FD|BancoReg|registrador~194, TopLevel, 1
instance = comp, \Processador|FD|MUX_ULA|saida_MUX[9]~7 , Processador|FD|MUX_ULA|saida_MUX[9]~7, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~94 , Processador|FD|BancoReg|registrador~94, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~196 , Processador|FD|BancoReg|registrador~196, TopLevel, 1
instance = comp, \Processador|FD|ULA|Equal8~1 , Processador|FD|ULA|Equal8~1, TopLevel, 1
instance = comp, \Processador|UC|palavraControle[8]~3 , Processador|UC|palavraControle[8]~3, TopLevel, 1
instance = comp, \Processador|UC|palavraControle[8]~10 , Processador|UC|palavraControle[8]~10, TopLevel, 1
instance = comp, \Processador|FD|FETCH|ROM|memROM~10 , Processador|FD|FETCH|ROM|memROM~10, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~198 , Processador|FD|BancoReg|registrador~198, TopLevel, 1
instance = comp, \Processador|FD|ULA|Equal8~4 , Processador|FD|ULA|Equal8~4, TopLevel, 1
instance = comp, \Processador|UC|palavraControle[8]~9 , Processador|UC|palavraControle[8]~9, TopLevel, 1
instance = comp, \Processador|UC|palavraControle[8]~12 , Processador|UC|palavraControle[8]~12, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~199 , Processador|FD|BancoReg|registrador~199, TopLevel, 1
instance = comp, \Processador|FD|ULA|Equal8~5 , Processador|FD|ULA|Equal8~5, TopLevel, 1
instance = comp, \Processador|UC|palavraControle[8]~11 , Processador|UC|palavraControle[8]~11, TopLevel, 1
instance = comp, \Processador|UC|palavraControle[8]~13 , Processador|UC|palavraControle[8]~13, TopLevel, 1
instance = comp, \Processador|UC|palavraControle[8]~14 , Processador|UC|palavraControle[8]~14, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[1] , Processador|FD|FETCH|PC|DOUT[1], TopLevel, 1
instance = comp, \Processador|FD|FETCH|SOMA|Add0~9 , Processador|FD|FETCH|SOMA|Add0~9, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[2] , Processador|FD|FETCH|PC|DOUT[2], TopLevel, 1
instance = comp, \Processador|FD|FETCH|SOMA|Add0~13 , Processador|FD|FETCH|SOMA|Add0~13, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[3] , Processador|FD|FETCH|PC|DOUT[3], TopLevel, 1
instance = comp, \Processador|FD|FETCH|SOMA|Add0~17 , Processador|FD|FETCH|SOMA|Add0~17, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[4] , Processador|FD|FETCH|PC|DOUT[4], TopLevel, 1
instance = comp, \Processador|FD|FETCH|SOMA|Add0~21 , Processador|FD|FETCH|SOMA|Add0~21, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[5] , Processador|FD|FETCH|PC|DOUT[5], TopLevel, 1
instance = comp, \Processador|FD|FETCH|SOMA|Add0~25 , Processador|FD|FETCH|SOMA|Add0~25, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[6] , Processador|FD|FETCH|PC|DOUT[6], TopLevel, 1
instance = comp, \Processador|FD|FETCH|SOMA|Add0~29 , Processador|FD|FETCH|SOMA|Add0~29, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[7] , Processador|FD|FETCH|PC|DOUT[7], TopLevel, 1
instance = comp, \Processador|FD|FETCH|SOMA|Add0~33 , Processador|FD|FETCH|SOMA|Add0~33, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[8] , Processador|FD|FETCH|PC|DOUT[8], TopLevel, 1
instance = comp, \Processador|FD|FETCH|SOMA|Add0~37 , Processador|FD|FETCH|SOMA|Add0~37, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[9] , Processador|FD|FETCH|PC|DOUT[9], TopLevel, 1
instance = comp, \Processador|FD|FETCH|ROM|memROM~1 , Processador|FD|FETCH|ROM|memROM~1, TopLevel, 1
instance = comp, \Processador|FD|FETCH|ROM|memROM~0 , Processador|FD|FETCH|ROM|memROM~0, TopLevel, 1
instance = comp, \Processador|FD|FETCH|ROM|memROM~8 , Processador|FD|FETCH|ROM|memROM~8, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[0] , Processador|FD|FETCH|PC|DOUT[0], TopLevel, 1
instance = comp, \DECODER|Equal1~0 , DECODER|Equal1~0, TopLevel, 1
instance = comp, \SEGU|process_0~0 , SEGU|process_0~0, TopLevel, 1
instance = comp, \SEGU|DOUT[0] , SEGU|DOUT[0], TopLevel, 1
instance = comp, \SEGU|DOUT[2] , SEGU|DOUT[2], TopLevel, 1
instance = comp, \SEGU|DOUT[3] , SEGU|DOUT[3], TopLevel, 1
instance = comp, \SEGU|DOUT[1] , SEGU|DOUT[1], TopLevel, 1
instance = comp, \showHEX0|saida7seg[0]~0 , showHEX0|saida7seg[0]~0, TopLevel, 1
instance = comp, \showHEX0|saida7seg[1]~1 , showHEX0|saida7seg[1]~1, TopLevel, 1
instance = comp, \showHEX0|saida7seg[2]~2 , showHEX0|saida7seg[2]~2, TopLevel, 1
instance = comp, \showHEX0|saida7seg[3]~3 , showHEX0|saida7seg[3]~3, TopLevel, 1
instance = comp, \showHEX0|saida7seg[4]~4 , showHEX0|saida7seg[4]~4, TopLevel, 1
instance = comp, \showHEX0|saida7seg[5]~5 , showHEX0|saida7seg[5]~5, TopLevel, 1
instance = comp, \showHEX0|saida7seg[6]~6 , showHEX0|saida7seg[6]~6, TopLevel, 1
instance = comp, \Processador|FD|BancoReg|registrador~184 , Processador|FD|BancoReg|registrador~184, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE , Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE , Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE , Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE , Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[8]~DUPLICATE , Processador|FD|FETCH|PC|DOUT[8]~DUPLICATE, TopLevel, 1
instance = comp, \Processador|FD|FETCH|PC|DOUT[9]~DUPLICATE , Processador|FD|FETCH|PC|DOUT[9]~DUPLICATE, TopLevel, 1
instance = comp, \SW[0]~input , SW[0]~input, TopLevel, 1
instance = comp, \SW[1]~input , SW[1]~input, TopLevel, 1
instance = comp, \SW[2]~input , SW[2]~input, TopLevel, 1
instance = comp, \SW[3]~input , SW[3]~input, TopLevel, 1
instance = comp, \SW[4]~input , SW[4]~input, TopLevel, 1
instance = comp, \KEY[0]~input , KEY[0]~input, TopLevel, 1
instance = comp, \KEY[1]~input , KEY[1]~input, TopLevel, 1
instance = comp, \KEY[2]~input , KEY[2]~input, TopLevel, 1
instance = comp, \KEY[3]~input , KEY[3]~input, TopLevel, 1
