Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\Projects\Neo-7M GNSS Evaluation Board\NEO7M_EVAL.PcbDoc
Date     : 31/07/2021
Time     : 08:02:24

Processing Rule : Clearance Constraint (Gap=0.178mm) (All),(All)
   Violation between Clearance Constraint: (Collision < 0.178mm) Between Pad A1-GND(35.604mm,14.95mm) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.178mm) Between Pad A1-GND(35.604mm,17.9mm) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.178mm) Between Pad A1-SIG(34.079mm,16.425mm) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
Rule Violations :3

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.508mm) (Max=0.508mm) (Preferred=0.508mm) (InNet('NetA1_SIG'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.178mm) (Max=2.54mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.2mm) (Max=6.3mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.05mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.1mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Arc (29.615mm,3.483mm) on Top Overlay And Pad D2-2(30.247mm,4.078mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad BAT1-1(10.426mm,9.271mm) on Top Layer And Text "C1" (9.391mm,9.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad BAT1-2(6.476mm,10.721mm) on Top Layer And Text "C5" (7.206mm,9.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.1mm) Between Pad C4-3(32.302mm,9.943mm) on Top Layer And Text "R2" (31.717mm,8.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad C5-2(9.147mm,7.478mm) on Top Layer And Text "+" (9.332mm,8.179mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad J1-4(10.837mm,17.178mm) on Multi-Layer And Text "D1" (11.55mm,16.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.1mm) Between Pad L1-2(32.632mm,12.488mm) on Top Layer And Text "C4" (30.873mm,12.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R2-2(32.222mm,5.728mm) on Top Layer And Text "R1" (31.133mm,5.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R3-1(30.905mm,13.07mm) on Top Layer And Text "C4" (30.873mm,12.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R3-2(30.905mm,12.16mm) on Top Layer And Text "C4" (30.873mm,12.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R4-2(11.947mm,11.403mm) on Top Layer And Text "C2" (10.966mm,10.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :11

Processing Rule : Silk to Silk (Clearance=0.1mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.1mm < 0.1mm) Between Arc (8.332mm,11.379mm) on Top Overlay And Text "C2" (10.966mm,10.888mm) on Top Overlay Silk Text to Silk Clearance [0.1mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Arc (8.445mm,12.005mm) on Top Overlay And Text "C5" (7.206mm,9.085mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "+" (9.332mm,8.179mm) on Top Overlay And Track (9.822mm,6.628mm)(9.822mm,8.278mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C2" (10.966mm,10.888mm) on Top Overlay And Track (11.347mm,9.102mm)(11.347mm,12.009mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C4" (30.873mm,12.086mm) on Top Overlay And Track (31.405mm,11.715mm)(31.405mm,13.515mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "D1" (11.55mm,16.527mm) on Top Overlay And Track (12.327mm,15.778mm)(12.327mm,18.578mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "L1" (30.905mm,13.555mm) on Top Overlay And Text "R3" (30.524mm,14.216mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "L1" (30.905mm,13.555mm) on Top Overlay And Track (30.405mm,13.515mm)(31.405mm,13.515mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "L1" (30.905mm,13.555mm) on Top Overlay And Track (31.405mm,11.715mm)(31.405mm,13.515mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R1" (31.133mm,5.326mm) on Top Overlay And Track (31.622mm,5.123mm)(31.622mm,8.03mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.078mm < 0.1mm) Between Text "R1" (31.133mm,5.326mm) on Top Overlay And Track (31.622mm,5.123mm)(32.822mm,5.123mm) on Top Overlay Silk Text to Silk Clearance [0.078mm]
   Violation between Silk To Silk Clearance Constraint: (0.081mm < 0.1mm) Between Text "R2" (31.717mm,8.729mm) on Top Overlay And Track (30.827mm,9.731mm)(31.677mm,9.731mm) on Top Overlay Silk Text to Silk Clearance [0.081mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.1mm) Between Text "R2" (31.717mm,8.729mm) on Top Overlay And Track (32.927mm,9.706mm)(33.777mm,9.706mm) on Top Overlay Silk Text to Silk Clearance [0.052mm]
Rule Violations :13

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 27
Waived Violations : 0
Time Elapsed        : 00:00:02