This project was designed for the Terasic [DE1_SoC](https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=836) board.

See the top level module (Timer.v) for more info
