{"sha": "5d54c79858656d7fe58cd1387f766dbf23fc04be", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NWQ1NGM3OTg1ODY1NmQ3ZmU1OGNkMTM4N2Y3NjZkYmYyM2ZjMDRiZQ==", "commit": {"author": {"name": "Wei Xiao", "email": "wei3.xiao@intel.com", "date": "2018-12-18T03:41:44Z"}, "committer": {"name": "Xuepeng Guo", "email": "xguo@gcc.gnu.org", "date": "2018-12-18T03:41:44Z"}, "message": "driver-i386.c (host_detect_local_cpu): Detect cascadelake.\n\ngcc/ChangeLog\n2018-12-18  Wei Xiao  <wei3.xiao@intel.com>\n\n\t* config/i386/driver-i386.c (host_detect_local_cpu): Detect cascadelake.\n\t* config/i386/i386.c (fold_builtin_cpu): Handle cascadelake.\n\t* doc/extend.texi: Add cascadelake.\n\ngcc/testsuite/ChangeLog\n2018-12-18  Wei Xiao  <wei3.xiao@intel.com>\n\n\t* g++.target/i386/mv16.C: Handle new march.\n\t* gcc.target/i386/builtin_target.c: Ditto.\n\nlibgcc/ChangeLog\n2018-12-18  Wei Xiao  <wei3.xiao@intel.com>\n\n\t* config/i386/cpuinfo.c (get_intel_cpu): Handle cascadelake.\n\t* config/i386/cpuinfo.h: Add INTEL_COREI7_CASCADELAKE.\n\nFrom-SVN: r267226", "tree": {"sha": "d36c9ac8739b8a0dff3d2cde694fa1ae749c6fa3", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/d36c9ac8739b8a0dff3d2cde694fa1ae749c6fa3"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/5d54c79858656d7fe58cd1387f766dbf23fc04be", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5d54c79858656d7fe58cd1387f766dbf23fc04be", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5d54c79858656d7fe58cd1387f766dbf23fc04be", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5d54c79858656d7fe58cd1387f766dbf23fc04be/comments", "author": {"login": "williamweixiao", "id": 23331893, "node_id": "MDQ6VXNlcjIzMzMxODkz", "avatar_url": "https://avatars.githubusercontent.com/u/23331893?v=4", "gravatar_id": "", "url": "https://api.github.com/users/williamweixiao", "html_url": "https://github.com/williamweixiao", "followers_url": "https://api.github.com/users/williamweixiao/followers", "following_url": "https://api.github.com/users/williamweixiao/following{/other_user}", "gists_url": "https://api.github.com/users/williamweixiao/gists{/gist_id}", "starred_url": "https://api.github.com/users/williamweixiao/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/williamweixiao/subscriptions", "organizations_url": "https://api.github.com/users/williamweixiao/orgs", "repos_url": "https://api.github.com/users/williamweixiao/repos", "events_url": "https://api.github.com/users/williamweixiao/events{/privacy}", "received_events_url": "https://api.github.com/users/williamweixiao/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "f9fd26fe57bf2f538591c7cc2e2cb63d577c1afb", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f9fd26fe57bf2f538591c7cc2e2cb63d577c1afb", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f9fd26fe57bf2f538591c7cc2e2cb63d577c1afb"}], "stats": {"total": 67, "additions": 57, "deletions": 10}, "files": [{"sha": "6801995021e40d7bd6b71392f3a684eb91251cb7", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5d54c79858656d7fe58cd1387f766dbf23fc04be/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5d54c79858656d7fe58cd1387f766dbf23fc04be/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=5d54c79858656d7fe58cd1387f766dbf23fc04be", "patch": "@@ -1,3 +1,8 @@\n+2018-12-18  Wei Xiao  <wei3.xiao@intel.com>\n+\n+\t* config/i386/driver-i386.c (host_detect_local_cpu): Detect cascadelake.\n+\t* config/i386/i386.c (fold_builtin_cpu): Handle cascadelake.\n+\t* doc/extend.texi: Add cascadelake.\n 2018-12-17  Peter Bergner  <bergner@linux.ibm.com>\n \n \tPR target/87870"}, {"sha": "19a8aba6a12a529ea73add62dbfb50a4cfdf061c", "filename": "gcc/config/i386/driver-i386.c", "status": "modified", "additions": 6, "deletions": 2, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5d54c79858656d7fe58cd1387f766dbf23fc04be/gcc%2Fconfig%2Fi386%2Fdriver-i386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5d54c79858656d7fe58cd1387f766dbf23fc04be/gcc%2Fconfig%2Fi386%2Fdriver-i386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fdriver-i386.c?ref=5d54c79858656d7fe58cd1387f766dbf23fc04be", "patch": "@@ -832,8 +832,12 @@ const char *host_detect_local_cpu (int argc, const char **argv)\n \t  cpu = \"skylake\";\n \t  break;\n \tcase 0x55:\n-\t  /* Skylake with AVX-512.  */\n-\t  cpu = \"skylake-avx512\";\n+\t  if (has_avx512vnni)\n+\t    /* Cascade Lake.  */\n+\t    cpu = \"cascadelake\";\n+\t  else\n+\t    /* Skylake with AVX-512.  */\n+\t    cpu = \"skylake-avx512\";\n \t  break;\n \tcase 0x57:\n \t  /* Knights Landing.  */"}, {"sha": "1a4c407040ac03ed085800befe7f72490dcfa8e8", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 3, "deletions": 1, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5d54c79858656d7fe58cd1387f766dbf23fc04be/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5d54c79858656d7fe58cd1387f766dbf23fc04be/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=5d54c79858656d7fe58cd1387f766dbf23fc04be", "patch": "@@ -32393,7 +32393,8 @@ fold_builtin_cpu (tree fndecl, tree *args)\n     M_INTEL_COREI7_CANNONLAKE,\n     M_INTEL_COREI7_ICELAKE_CLIENT,\n     M_INTEL_COREI7_ICELAKE_SERVER,\n-    M_AMDFAM17H_ZNVER2\n+    M_AMDFAM17H_ZNVER2,\n+    M_INTEL_COREI7_CASCADELAKE\n   };\n \n   static struct _arch_names_table\n@@ -32420,6 +32421,7 @@ fold_builtin_cpu (tree fndecl, tree *args)\n       {\"cannonlake\", M_INTEL_COREI7_CANNONLAKE},\n       {\"icelake-client\", M_INTEL_COREI7_ICELAKE_CLIENT},\n       {\"icelake-server\", M_INTEL_COREI7_ICELAKE_SERVER},\n+      {\"cascadelake\", M_INTEL_COREI7_CASCADELAKE},\n       {\"bonnell\", M_INTEL_BONNELL},\n       {\"silvermont\", M_INTEL_SILVERMONT},\n       {\"goldmont\", M_INTEL_GOLDMONT},"}, {"sha": "5d8fc94aaa7c4189606f969b197b0f7cb8680ffd", "filename": "gcc/doc/extend.texi", "status": "modified", "additions": 3, "deletions": 0, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5d54c79858656d7fe58cd1387f766dbf23fc04be/gcc%2Fdoc%2Fextend.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5d54c79858656d7fe58cd1387f766dbf23fc04be/gcc%2Fdoc%2Fextend.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Fextend.texi?ref=5d54c79858656d7fe58cd1387f766dbf23fc04be", "patch": "@@ -20768,6 +20768,9 @@ Intel Core i7 Ice Lake Client CPU.\n @item icelake-server\n Intel Core i7 Ice Lake Server CPU.\n \n+@item cascadelake\n+Intel Core i7 Cascadelake CPU.\n+\n @item bonnell\n Intel Atom Bonnell CPU.\n "}, {"sha": "4f6358b9384273a077344e479711737a41cec2ad", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5d54c79858656d7fe58cd1387f766dbf23fc04be/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5d54c79858656d7fe58cd1387f766dbf23fc04be/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=5d54c79858656d7fe58cd1387f766dbf23fc04be", "patch": "@@ -1,3 +1,8 @@\n+2018-12-18  Wei Xiao  <wei3.xiao@intel.com>\n+\n+\t* g++.target/i386/mv16.C: Handle new march.\n+\t* gcc.target/i386/builtin_target.c: Ditto.\n+\n 2018-12-17  Peter Bergner  <bergner@linux.ibm.com>\n \n \tPR target/87870"}, {"sha": "81e15115f27f77d45dedd1fbc16d79d9e19f5147", "filename": "gcc/testsuite/g++.target/i386/mv16.C", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5d54c79858656d7fe58cd1387f766dbf23fc04be/gcc%2Ftestsuite%2Fg%2B%2B.target%2Fi386%2Fmv16.C", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5d54c79858656d7fe58cd1387f766dbf23fc04be/gcc%2Ftestsuite%2Fg%2B%2B.target%2Fi386%2Fmv16.C", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fg%2B%2B.target%2Fi386%2Fmv16.C?ref=5d54c79858656d7fe58cd1387f766dbf23fc04be", "patch": "@@ -68,6 +68,10 @@ int __attribute__ ((target(\"arch=icelake-server\"))) foo () {\n   return 18;\n }\n \n+int __attribute__ ((target(\"arch=cascadelake\"))) foo () {\n+  return 19;\n+}\n+\n int main ()\n {\n   int val = foo ();\n@@ -94,6 +98,8 @@ int main ()\n     assert (val == 17);\n   else if (__builtin_cpu_is (\"icelake-server\"))\n     assert (val == 18);\n+  else if (__builtin_cpu_is (\"cascadelake\"))\n+    assert (val == 19);\n   else\n     assert (val == 0);\n "}, {"sha": "d39626611a7672f8bb70b27ef714a3f40aa83235", "filename": "gcc/testsuite/gcc.target/i386/builtin_target.c", "status": "modified", "additions": 12, "deletions": 4, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5d54c79858656d7fe58cd1387f766dbf23fc04be/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fbuiltin_target.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5d54c79858656d7fe58cd1387f766dbf23fc04be/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fbuiltin_target.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fbuiltin_target.c?ref=5d54c79858656d7fe58cd1387f766dbf23fc04be", "patch": "@@ -108,10 +108,18 @@ check_intel_cpu_model (unsigned int family, unsigned int model,\n \t      assert (__builtin_cpu_is (\"skylake\"));\n \t      break;\n \t    case 0x55:\n-\t      /* Skylake with AVX-512 support.  */\n-\t      assert (__builtin_cpu_is (\"corei7\"));\n-\t      assert (__builtin_cpu_is (\"skylake-avx512\"));\n-\t      break;\n+\t      {\n+\t        unsigned int eax, ebx, ecx, edx;\n+\t        __cpuid_count (7, 0, eax, ebx, ecx, edx);\n+\t        assert (__builtin_cpu_is (\"corei7\"));\n+\t        if (ecx & bit_AVX512VNNI)\n+\t          /* Cascade Lake.  */\n+\t          assert (__builtin_cpu_is (\"cascadelake\"));\n+\t        else\n+\t          /* Skylake with AVX-512 support.  */\n+\t          assert (__builtin_cpu_is (\"skylake-avx512\"));\n+\t        break;\n+\t      }\n \t    case 0x66:\n \t      /* Cannon Lake.  */\n \t      assert (__builtin_cpu_is (\"cannonlake\"));"}, {"sha": "2075567766db33f1085e84cb4ecd5bb09ccef433", "filename": "libgcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5d54c79858656d7fe58cd1387f766dbf23fc04be/libgcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5d54c79858656d7fe58cd1387f766dbf23fc04be/libgcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libgcc%2FChangeLog?ref=5d54c79858656d7fe58cd1387f766dbf23fc04be", "patch": "@@ -1,3 +1,8 @@\n+2018-12-18  Wei Xiao  <wei3.xiao@intel.com>\n+\n+\t* config/i386/cpuinfo.c (get_intel_cpu): Handle cascadelake.\n+\t* config/i386/cpuinfo.h: Add INTEL_COREI7_CASCADELAKE.\n+\n 2018-12-12  Rasmus Villemoes  <rv@rasmusvillemoes.dk>\n \n \t* config/rs6000/tramp.S (__trampoline_setup): Also emit .size"}, {"sha": "3a5631501194dcb4809602f34923e5d1c34d4ceb", "filename": "libgcc/config/i386/cpuinfo.c", "status": "modified", "additions": 11, "deletions": 3, "changes": 14, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5d54c79858656d7fe58cd1387f766dbf23fc04be/libgcc%2Fconfig%2Fi386%2Fcpuinfo.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5d54c79858656d7fe58cd1387f766dbf23fc04be/libgcc%2Fconfig%2Fi386%2Fcpuinfo.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libgcc%2Fconfig%2Fi386%2Fcpuinfo.c?ref=5d54c79858656d7fe58cd1387f766dbf23fc04be", "patch": "@@ -215,9 +215,17 @@ get_intel_cpu (unsigned int family, unsigned int model, unsigned int brand_id)\n \t      __cpu_model.__cpu_subtype = INTEL_COREI7_SKYLAKE;\n \t      break;\n \t    case 0x55:\n-\t      /* Skylake with AVX-512 support.  */\n-\t      __cpu_model.__cpu_type = INTEL_COREI7;\n-\t      __cpu_model.__cpu_subtype = INTEL_COREI7_SKYLAKE_AVX512;\n+\t      {\n+\t        unsigned int eax, ebx, ecx, edx;\n+\t        __cpu_model.__cpu_type = INTEL_COREI7;\n+\t        __cpuid_count (7, 0, eax, ebx, ecx, edx);\n+\t        if (ecx & bit_AVX512VNNI)\n+\t          /* Cascade Lake.  */\n+\t          __cpu_model.__cpu_subtype = INTEL_COREI7_CASCADELAKE;\n+\t        else\n+\t          /* Skylake with AVX-512 support.  */\n+\t          __cpu_model.__cpu_subtype = INTEL_COREI7_SKYLAKE_AVX512;\n+\t      }\n \t      break;\n \t    case 0x66:\n \t      /* Cannon Lake.  */"}, {"sha": "e7312528bd4960d289159f5c2dbb2fd544307f20", "filename": "libgcc/config/i386/cpuinfo.h", "status": "modified", "additions": 1, "deletions": 0, "changes": 1, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5d54c79858656d7fe58cd1387f766dbf23fc04be/libgcc%2Fconfig%2Fi386%2Fcpuinfo.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5d54c79858656d7fe58cd1387f766dbf23fc04be/libgcc%2Fconfig%2Fi386%2Fcpuinfo.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libgcc%2Fconfig%2Fi386%2Fcpuinfo.h?ref=5d54c79858656d7fe58cd1387f766dbf23fc04be", "patch": "@@ -76,6 +76,7 @@ enum processor_subtypes\n   INTEL_COREI7_ICELAKE_CLIENT,\n   INTEL_COREI7_ICELAKE_SERVER,\n   AMDFAM17H_ZNVER2,\n+  INTEL_COREI7_CASCADELAKE,\n   CPU_SUBTYPE_MAX\n };\n "}]}