
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Thu Feb  9 15:01:59 2023
| Design       : hsst_test_dut_top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                    
***************************************************************************************************************************************************
                                                                                Clock   Non-clock                                                  
 Clock                         Period       Waveform       Type                 Loads       Loads  Sources                                         
---------------------------------------------------------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk  1000.000     {0 500}        Declared               278           0  {i_free_clk}                                    
 DebugCore_JCLK                50.000       {0 25}         Declared               593           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE             100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
===================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               hsst_test_dut_top|i_free_clk              
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                              1.000 MHz     191.718 MHz       1000.000          5.216        994.784
 DebugCore_JCLK              20.000 MHz      78.920 MHz         50.000         12.671         37.329
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                   994.784       0.000              0           1227
 DebugCore_JCLK         DebugCore_JCLK              23.895       0.000              0           2419
 DebugCore_CAPTURE      DebugCore_JCLK              20.574       0.000              0            119
 DebugCore_JCLK         DebugCore_CAPTURE           47.648       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                     0.316       0.000              0           1227
 DebugCore_JCLK         DebugCore_JCLK               0.314       0.000              0           2419
 DebugCore_CAPTURE      DebugCore_JCLK              24.792       0.000              0            119
 DebugCore_JCLK         DebugCore_CAPTURE            0.338       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                   997.414       0.000              0            276
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                     0.602       0.000              0            276
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk                      499.380       0.000              0            278
 DebugCore_JCLK                                     24.102       0.000              0            593
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                   996.284       0.000              0           1227
 DebugCore_JCLK         DebugCore_JCLK              24.195       0.000              0           2419
 DebugCore_CAPTURE      DebugCore_JCLK              21.936       0.000              0            119
 DebugCore_JCLK         DebugCore_CAPTURE           48.209       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                     0.255       0.000              0           1227
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0           2419
 DebugCore_CAPTURE      DebugCore_JCLK              24.991       0.000              0            119
 DebugCore_JCLK         DebugCore_CAPTURE            0.509       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                   998.124       0.000              0            276
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                     0.457       0.000              0            276
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk                      499.504       0.000              0            278
 DebugCore_JCLK                                     24.282       0.000              0            593
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/signal_deb_pre/opit_0_L5Q_perm/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_L5Q_perm/CE
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMA_190_324/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/signal_deb_pre/opit_0_L5Q_perm/CLK

 CLMA_190_324/Q1                   tco                   0.289       5.839 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/signal_deb_pre/opit_0_L5Q_perm/Q
                                   net (fanout=10)       1.209       7.048         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/s_LX_SIGDET_STA_deb [3]
 CLMA_118_324/Y0                   td                    0.210       7.258 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N90/gateop_perm/Z
                                   net (fanout=6)        1.208       8.466         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N634 [11]
 CLMA_182_316/Y3                   td                    0.287       8.753 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N230/gateop_perm/Z
                                   net (fanout=14)       0.597       9.350         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N230
 CLMS_174_329/Y3                   td                    0.288       9.638 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N600/gateop_perm/Z
                                   net (fanout=1)        0.425      10.063         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N600
 CLMS_174_317/CE                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_L5Q_perm/CE

 Data arrival time                                                  10.063         Logic Levels: 3  
                                                                                   Logic: 1.074ns(23.798%), Route: 3.439ns(76.202%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1001.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1003.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652    1005.216         ntclkbufg_2      
 CLMS_174_317/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.298    1005.514                          
 clock uncertainty                                      -0.050    1005.464                          

 Setup time                                             -0.617    1004.847                          

 Data required time                                               1004.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.847                          
 Data arrival time                                                  10.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.784                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CE
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMA_90_300/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK

 CLMA_90_300/Q3                    tco                   0.288       5.838 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.269       6.107         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [4]
 CLMA_90_296/Y2                    td                    0.487       6.594 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_8/gateop_perm/Z
                                   net (fanout=1)        0.307       6.901         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2749
 CLMA_90_305/Y1                    td                    0.304       7.205 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=2)        0.121       7.326         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2054
 CLMA_90_305/Y2                    td                    0.210       7.536 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_19/gateop_perm/Z
                                   net (fanout=1)        0.401       7.937         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2757
 CLMA_90_301/Y1                    td                    0.212       8.149 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=7)        0.405       8.554         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_90_296/Y3                    td                    0.210       8.764 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=3)        0.413       9.177         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_90_296/CECO                  td                    0.184       9.361 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       9.361         ntR455           
 CLMA_90_300/CECO                  td                    0.184       9.545 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.545         ntR454           
 CLMA_90_304/CECO                  td                    0.184       9.729 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.729         ntR453           
 CLMA_90_308/CECO                  td                    0.184       9.913 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=1)        0.000       9.913         ntR452           
 CLMA_90_316/CECI                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CE

 Data arrival time                                                   9.913         Logic Levels: 9  
                                                                                   Logic: 2.447ns(56.085%), Route: 1.916ns(43.915%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1001.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1003.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652    1005.216         ntclkbufg_2      
 CLMA_90_316/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CLK
 clock pessimism                                         0.305    1005.521                          
 clock uncertainty                                      -0.050    1005.471                          

 Setup time                                             -0.729    1004.742                          

 Data required time                                               1004.742                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.742                          
 Data arrival time                                                   9.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.829                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/signal_deb_pre/opit_0_L5Q_perm/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_PCS_RX_RST/opit_0_MUX4TO1Q/I1
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMA_190_324/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/signal_deb_pre/opit_0_L5Q_perm/CLK

 CLMA_190_324/Q1                   tco                   0.289       5.839 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/signal_deb_pre/opit_0_L5Q_perm/Q
                                   net (fanout=10)       1.209       7.048         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/s_LX_SIGDET_STA_deb [3]
 CLMA_118_324/Y0                   td                    0.210       7.258 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N90/gateop_perm/Z
                                   net (fanout=6)        1.208       8.466         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N634 [11]
 CLMA_182_316/Y3                   td                    0.287       8.753 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N230/gateop_perm/Z
                                   net (fanout=14)       0.737       9.490         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N230
 CLMA_174_328/Y3                   td                    0.210       9.700 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N537_6/gateop_perm/Z
                                   net (fanout=1)        0.537      10.237         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N2519_2
 CLMA_170_328/A1                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_PCS_RX_RST/opit_0_MUX4TO1Q/I1

 Data arrival time                                                  10.237         Logic Levels: 3  
                                                                                   Logic: 0.996ns(21.250%), Route: 3.691ns(78.750%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1001.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1003.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652    1005.216         ntclkbufg_2      
 CLMA_170_328/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_PCS_RX_RST/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.298    1005.514                          
 clock uncertainty                                      -0.050    1005.464                          

 Setup time                                             -0.231    1005.233                          

 Data required time                                               1005.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.233                          
 Data arrival time                                                  10.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.996                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L5Q_perm/L4
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652       5.216         ntclkbufg_2      
 CLMA_74_300/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[9]/opit_0_inv_AQ_perm/CLK

 CLMA_74_300/Q0                    tco                   0.222       5.438 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=6)        0.088       5.526         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2 [9]
 CLMS_74_301/B4                                                            f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.526         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMS_74_301/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.305       5.245                          
 clock uncertainty                                       0.000       5.245                          

 Hold time                                              -0.035       5.210                          

 Data required time                                                  5.210                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.210                          
 Data arrival time                                                   5.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/L4
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652       5.216         ntclkbufg_2      
 CLMA_90_309/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/CLK

 CLMA_90_309/Q3                    tco                   0.221       5.437 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.522         U_INST/P_PLL_RST_0
 CLMA_90_309/D4                                                            f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.522         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMA_90_309/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.334       5.216                          
 clock uncertainty                                       0.000       5.216                          

 Hold time                                              -0.034       5.182                          

 Data required time                                                  5.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.182                          
 Data arrival time                                                   5.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[0]/opit_0_L5Q_perm/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[0]/opit_0_L5Q_perm/L4
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652       5.216         ntclkbufg_2      
 CLMS_158_329/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[0]/opit_0_L5Q_perm/CLK

 CLMS_158_329/Q3                   tco                   0.221       5.437 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087       5.524         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [0]
 CLMS_158_329/D4                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.524         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMS_158_329/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.334       5.216                          
 clock uncertainty                                       0.000       5.216                          

 Hold time                                              -0.034       5.182                          

 Data required time                                                  5.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.182                          
 Data arrival time                                                   5.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.585       5.326         ntclkbufg_1      
 CLMS_162_173/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_162_173/Q0                   tco                   0.289       5.615 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.404       6.019         u_CORES/u_jtag_hub/data_ctrl
 CLMA_162_176/A3                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.019         Logic Levels: 0  
                                                                                   Logic: 0.289ns(41.703%), Route: 0.404ns(58.297%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.552      30.012         ntclkbufg_1      
 CLMA_162_176/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.309      30.321                          
 clock uncertainty                                      -0.050      30.271                          

 Setup time                                             -0.357      29.914                          

 Data required time                                                 29.914                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.914                          
 Data arrival time                                                   6.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.895                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.585       5.326         ntclkbufg_1      
 CLMS_162_181/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMS_162_181/Q0                   tco                   0.289       5.615 r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.400       6.015         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_162_176/A2                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.015         Logic Levels: 0  
                                                                                   Logic: 0.289ns(41.945%), Route: 0.400ns(58.055%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.552      30.012         ntclkbufg_1      
 CLMA_162_176/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.309      30.321                          
 clock uncertainty                                      -0.050      30.271                          

 Setup time                                             -0.348      29.923                          

 Data required time                                                 29.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.923                          
 Data arrival time                                                   6.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.908                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.585       5.326         ntclkbufg_1      
 CLMS_162_173/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_162_173/Q0                   tco                   0.289       5.615 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.421       6.036         u_CORES/u_jtag_hub/data_ctrl
 CLMA_162_180/B0                                                           r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.289ns(40.704%), Route: 0.421ns(59.296%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.552      30.012         ntclkbufg_1      
 CLMA_162_180/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.309      30.321                          
 clock uncertainty                                      -0.050      30.271                          

 Setup time                                             -0.158      30.113                          

 Data required time                                                 30.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.113                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.077                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[77]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[76]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.449
  Launch Clock Delay      :  4.954
  Clock Pessimism Removal :  -0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.652       4.954         ntclkbufg_1      
 CLMA_174_292/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[77]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_292/Q0                   tco                   0.222       5.176 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[77]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.262         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [77]
 CLMS_174_293/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[76]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.262         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.708       5.449         ntclkbufg_1      
 CLMS_174_293/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[76]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.466       4.983                          
 clock uncertainty                                       0.000       4.983                          

 Hold time                                              -0.035       4.948                          

 Data required time                                                  4.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.948                          
 Data arrival time                                                   5.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[422]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[421]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.449
  Launch Clock Delay      :  4.954
  Clock Pessimism Removal :  -0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.652       4.954         ntclkbufg_1      
 CLMA_150_264/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[422]/opit_0_inv_L5Q_perm/CLK

 CLMA_150_264/Q1                   tco                   0.224       5.178 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[422]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.264         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [422]
 CLMS_150_265/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[421]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.264         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.708       5.449         ntclkbufg_1      
 CLMS_150_265/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[421]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.466       4.983                          
 clock uncertainty                                       0.000       4.983                          

 Hold time                                              -0.034       4.949                          

 Data required time                                                  4.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.949                          
 Data arrival time                                                   5.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[190]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[189]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.449
  Launch Clock Delay      :  4.954
  Clock Pessimism Removal :  -0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.652       4.954         ntclkbufg_1      
 CLMS_162_265/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[190]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_265/Q1                   tco                   0.224       5.178 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[190]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.087       5.265         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [190]
 CLMA_162_264/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[189]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.265         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.708       5.449         ntclkbufg_1      
 CLMA_162_264/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[189]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.466       4.983                          
 clock uncertainty                                       0.000       4.983                          

 Hold time                                              -0.034       4.949                          

 Data required time                                                  4.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.949                          
 Data arrival time                                                   5.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.370  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  5.203
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.618      28.618         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000      28.618 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.203         ntclkbufg_3      
 CLMA_150_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_150_184/Q2                   tco                   0.290      30.493 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=11)       0.582      31.075         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_150_192/Y2                   td                    0.487      31.562 r       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=8)        0.434      31.996         u_CORES/u_debug_core_0/_N4476
 CLMS_146_185/Y0                   td                    0.210      32.206 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129/gateop_perm/Z
                                   net (fanout=2)        0.572      32.778         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129
 CLMA_150_196/Y2                   td                    0.210      32.988 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N914_inv/gateop_perm/Z
                                   net (fanout=3)        0.308      33.296         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N914
 CLMA_150_204/CECO                 td                    0.184      33.480 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      33.480         ntR534           
 CLMA_150_208/CECI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  33.480         Logic Levels: 4  
                                                                                   Logic: 1.381ns(42.142%), Route: 1.896ns(57.858%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      53.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.531      54.833         ntclkbufg_1      
 CLMA_150_208/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.729      54.054                          

 Data required time                                                 54.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.054                          
 Data arrival time                                                  33.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.574                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.370  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  5.203
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.618      28.618         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000      28.618 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.203         ntclkbufg_3      
 CLMA_150_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_150_184/Q2                   tco                   0.290      30.493 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=11)       0.582      31.075         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_150_192/Y2                   td                    0.487      31.562 r       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=8)        0.434      31.996         u_CORES/u_debug_core_0/_N4476
 CLMS_146_185/Y0                   td                    0.210      32.206 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129/gateop_perm/Z
                                   net (fanout=2)        0.572      32.778         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129
 CLMA_150_196/Y2                   td                    0.210      32.988 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N914_inv/gateop_perm/Z
                                   net (fanout=3)        0.308      33.296         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N914
 CLMA_150_204/CECO                 td                    0.184      33.480 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      33.480         ntR534           
 CLMA_150_208/CECI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  33.480         Logic Levels: 4  
                                                                                   Logic: 1.381ns(42.142%), Route: 1.896ns(57.858%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      53.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.531      54.833         ntclkbufg_1      
 CLMA_150_208/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.729      54.054                          

 Data required time                                                 54.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.054                          
 Data arrival time                                                  33.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.574                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.370  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  5.203
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.618      28.618         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000      28.618 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.203         ntclkbufg_3      
 CLMA_150_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_150_184/Q2                   tco                   0.290      30.493 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=11)       0.582      31.075         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_150_192/Y2                   td                    0.487      31.562 r       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=8)        0.428      31.990         u_CORES/u_debug_core_0/_N4476
 CLMA_150_184/Y1                   td                    0.288      32.278 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N81/gateop_perm/Z
                                   net (fanout=2)        0.455      32.733         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N81
 CLMS_150_205/Y3                   td                    0.197      32.930 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N296_inv/gateop_perm/Z
                                   net (fanout=5)        0.650      33.580         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N296
 CLMA_138_184/CE                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.580         Logic Levels: 3  
                                                                                   Logic: 1.262ns(37.370%), Route: 2.115ns(62.630%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      53.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.531      54.833         ntclkbufg_1      
 CLMA_138_184/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.617      54.166                          

 Data required time                                                 54.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.166                          
 Data arrival time                                                  33.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.586                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.759
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.228      28.228         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000      28.228 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.759         ntclkbufg_3      
 CLMA_154_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_154_184/Y0                   tco                   0.284      30.043 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.090      30.133         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_154_185/B4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.133         Logic Levels: 0  
                                                                                   Logic: 0.284ns(75.936%), Route: 0.090ns(24.064%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.585       5.326         ntclkbufg_1      
 CLMA_154_185/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.035       5.341                          

 Data required time                                                  5.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.341                          
 Data arrival time                                                  30.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.792                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.759
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.228      28.228         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000      28.228 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.759         ntclkbufg_3      
 CLMA_154_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_154_184/Q2                   tco                   0.224      29.983 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.087      30.070         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_154_185/B1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  30.070         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.585       5.326         ntclkbufg_1      
 CLMA_154_185/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.106       5.270                          

 Data required time                                                  5.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.270                          
 Data arrival time                                                  30.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.800                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.759
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.228      28.228         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000      28.228 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.759         ntclkbufg_3      
 CLMA_154_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_154_184/Y0                   tco                   0.284      30.043 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.090      30.133         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_154_185/A1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  30.133         Logic Levels: 0  
                                                                                   Logic: 0.284ns(75.936%), Route: 0.090ns(24.064%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.585       5.326         ntclkbufg_1      
 CLMA_154_185/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.121       5.255                          

 Data required time                                                  5.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.255                          
 Data arrival time                                                  30.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.878                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.680  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.759
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      78.829 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.610      80.439         ntclkbufg_1      
 CLMA_162_176/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_176/Q0                   tco                   0.287      80.726 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.718      81.444         u_CORES/conf_sel [0]
 CLMA_150_184/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.444         Logic Levels: 0  
                                                                                   Logic: 0.287ns(28.557%), Route: 0.718ns(71.443%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.228     128.228         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000     128.228 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.759         ntclkbufg_3      
 CLMA_150_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.759                          
 clock uncertainty                                      -0.050     129.709                          

 Setup time                                             -0.617     129.092                          

 Data required time                                                129.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.092                          
 Data arrival time                                                  81.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.648                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.680  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.759
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      78.829 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.610      80.439         ntclkbufg_1      
 CLMA_162_176/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_176/Q0                   tco                   0.287      80.726 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.718      81.444         u_CORES/conf_sel [0]
 CLMA_150_184/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE

 Data arrival time                                                  81.444         Logic Levels: 0  
                                                                                   Logic: 0.287ns(28.557%), Route: 0.718ns(71.443%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.228     128.228         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000     128.228 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.759         ntclkbufg_3      
 CLMA_150_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.759                          
 clock uncertainty                                      -0.050     129.709                          

 Setup time                                             -0.617     129.092                          

 Data required time                                                129.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.092                          
 Data arrival time                                                  81.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.648                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.680  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.759
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      78.829 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.610      80.439         ntclkbufg_1      
 CLMA_162_176/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_176/Q0                   tco                   0.287      80.726 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.718      81.444         u_CORES/conf_sel [0]
 CLMA_150_184/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  81.444         Logic Levels: 0  
                                                                                   Logic: 0.287ns(28.557%), Route: 0.718ns(71.443%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.228     128.228         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000     128.228 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.759         ntclkbufg_3      
 CLMA_150_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.759                          
 clock uncertainty                                      -0.050     129.709                          

 Setup time                                             -0.617     129.092                          

 Data required time                                                129.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.092                          
 Data arrival time                                                  81.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.648                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.191  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.203
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.552     130.012         ntclkbufg_1      
 CLMA_162_176/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_176/Q3                   tco                   0.221     130.233 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.411     130.644         u_CORES/id_o [0] 
 CLMA_154_184/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 130.644         Logic Levels: 0  
                                                                                   Logic: 0.221ns(34.968%), Route: 0.411ns(65.032%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.618     128.618         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000     128.618 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.203         ntclkbufg_3      
 CLMA_154_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.203                          
 clock uncertainty                                       0.050     130.253                          

 Hold time                                               0.053     130.306                          

 Data required time                                                130.306                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.306                          
 Data arrival time                                                 130.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.338                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.191  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.203
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.552     130.012         ntclkbufg_1      
 CLMA_162_180/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_180/Q3                   tco                   0.221     130.233 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.397     130.630         u_CORES/id_o [2] 
 CLMA_154_184/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 130.630         Logic Levels: 0  
                                                                                   Logic: 0.221ns(35.761%), Route: 0.397ns(64.239%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.618     128.618         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000     128.618 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.203         ntclkbufg_3      
 CLMA_154_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.203                          
 clock uncertainty                                       0.050     130.253                          

 Hold time                                              -0.024     130.229                          

 Data required time                                                130.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.229                          
 Data arrival time                                                 130.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.191  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.203
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.552     130.012         ntclkbufg_1      
 CLMA_162_180/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_180/Q1                   tco                   0.224     130.236 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.399     130.635         u_CORES/id_o [4] 
 CLMA_154_184/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 130.635         Logic Levels: 0  
                                                                                   Logic: 0.224ns(35.955%), Route: 0.399ns(64.045%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.618     128.618         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000     128.618 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.203         ntclkbufg_3      
 CLMA_154_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.203                          
 clock uncertainty                                       0.050     130.253                          

 Hold time                                              -0.024     130.229                          

 Data required time                                                130.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.229                          
 Data arrival time                                                 130.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.406                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[0]/opit_0_inv_L5Q_perm/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMS_78_309/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/CLK

 CLMS_78_309/Q0                    tco                   0.287       5.837 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.576       7.413         nt_o_pll_done_0  
 CLMA_162_332/RS                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.413         Logic Levels: 0  
                                                                                   Logic: 0.287ns(15.405%), Route: 1.576ns(84.595%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1001.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1003.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652    1005.216         ntclkbufg_2      
 CLMA_162_332/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278    1005.494                          
 clock uncertainty                                      -0.050    1005.444                          

 Recovery time                                          -0.617    1004.827                          

 Data required time                                               1004.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.827                          
 Data arrival time                                                   7.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.414                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/opit_0_inv_A2Q21/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMS_78_309/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/CLK

 CLMS_78_309/Q0                    tco                   0.287       5.837 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.576       7.413         nt_o_pll_done_0  
 CLMS_162_325/RS                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.413         Logic Levels: 0  
                                                                                   Logic: 0.287ns(15.405%), Route: 1.576ns(84.595%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1001.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1003.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652    1005.216         ntclkbufg_2      
 CLMS_162_325/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.278    1005.494                          
 clock uncertainty                                      -0.050    1005.444                          

 Recovery time                                          -0.617    1004.827                          

 Data required time                                               1004.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.827                          
 Data arrival time                                                   7.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.414                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[4]/opit_0_inv_A2Q21/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMS_78_309/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/CLK

 CLMS_78_309/Q0                    tco                   0.287       5.837 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.576       7.413         nt_o_pll_done_0  
 CLMS_162_325/RS                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.413         Logic Levels: 0  
                                                                                   Logic: 0.287ns(15.405%), Route: 1.576ns(84.595%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1001.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1003.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652    1005.216         ntclkbufg_2      
 CLMS_162_325/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.278    1005.494                          
 clock uncertainty                                      -0.050    1005.444                          

 Recovery time                                          -0.617    1004.827                          

 Data required time                                               1004.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.827                          
 Data arrival time                                                   7.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.414                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[6]/opit_0_inv_A2Q21/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652       5.216         ntclkbufg_2      
 CLMS_78_293/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMS_78_293/Q1                    tco                   0.224       5.440 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=14)       0.309       5.749         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_74_289/RSCO                  td                    0.105       5.854 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.854         ntR79            
 CLMS_74_293/RSCI                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.854         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.567%), Route: 0.309ns(48.433%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMS_74_293/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.298       5.252                          
 clock uncertainty                                       0.000       5.252                          

 Removal time                                            0.000       5.252                          

 Data required time                                                  5.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.252                          
 Data arrival time                                                   5.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.602                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[8]/opit_0_inv_A2Q21/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652       5.216         ntclkbufg_2      
 CLMS_78_293/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMS_78_293/Q1                    tco                   0.224       5.440 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=14)       0.309       5.749         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_74_289/RSCO                  td                    0.105       5.854 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.854         ntR79            
 CLMS_74_293/RSCI                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[8]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.854         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.567%), Route: 0.309ns(48.433%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMS_74_293/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.298       5.252                          
 clock uncertainty                                       0.000       5.252                          

 Removal time                                            0.000       5.252                          

 Data required time                                                  5.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.252                          
 Data arrival time                                                   5.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.602                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_b_ff/opit_0_inv/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652       5.216         ntclkbufg_2      
 CLMS_78_293/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMS_78_293/Q1                    tco                   0.224       5.440 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=14)       0.309       5.749         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_74_289/RSCO                  td                    0.105       5.854 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.854         ntR79            
 CLMS_74_293/RSCO                  td                    0.105       5.959 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       5.959         ntR78            
 CLMS_74_297/RSCI                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_b_ff/opit_0_inv/RS

 Data arrival time                                                   5.959         Logic Levels: 2  
                                                                                   Logic: 0.434ns(58.412%), Route: 0.309ns(41.588%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMS_74_297/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_b_ff/opit_0_inv/CLK
 clock pessimism                                        -0.298       5.252                          
 clock uncertainty                                       0.000       5.252                          

 Removal time                                            0.000       5.252                          

 Data required time                                                  5.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.252                          
 Data arrival time                                                   5.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.707                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_L5Q_perm/CLK
Endpoint    : o_txlane_done_2 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMA_138_333/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_L5Q_perm/CLK

 CLMA_138_333/Q0                   tco                   0.287       5.837 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_L5Q_perm/Q
                                   net (fanout=2)        1.643       7.480         nt_o_txlane_done_2
 IOL_71_374/DO                     td                    0.139       7.619 f       o_txlane_done_2_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.619         o_txlane_done_2_obuf/ntO
 IOBD_68_376/PAD                   td                    3.853      11.472 f       o_txlane_done_2_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.532         o_txlane_done_2  
 G8                                                                        f       o_txlane_done_2 (port)

 Data arrival time                                                  11.532         Logic Levels: 2  
                                                                                   Logic: 4.279ns(71.531%), Route: 1.703ns(28.469%)
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_L5Q_perm/CLK
Endpoint    : o_txlane_done_3 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMA_138_333/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_L5Q_perm/CLK

 CLMA_138_333/Q0                   tco                   0.287       5.837 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_L5Q_perm/Q
                                   net (fanout=2)        1.570       7.407         nt_o_txlane_done_2
 IOL_75_373/DO                     td                    0.139       7.546 f       o_txlane_done_3_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.546         o_txlane_done_3_obuf/ntO
 IOBS_TB_73_376/PAD                td                    3.853      11.399 f       o_txlane_done_3_obuf/opit_0/O
                                   net (fanout=1)        0.071      11.470         o_txlane_done_3  
 H11                                                                       f       o_txlane_done_3 (port)

 Data arrival time                                                  11.470         Logic Levels: 2  
                                                                                   Logic: 4.279ns(72.280%), Route: 1.641ns(27.720%)
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_L5Q_perm/CLK
Endpoint    : o_rxlane_done_3 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMS_174_317/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_L5Q_perm/CLK

 CLMS_174_317/Q0                   tco                   0.287       5.837 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.546       7.383         nt_o_rxlane_done_3
 IOL_243_374/DO                    td                    0.139       7.522 f       o_rxlane_done_3_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.522         o_rxlane_done_3_obuf/ntO
 IOBD_240_376/PAD                  td                    3.853      11.375 f       o_rxlane_done_3_obuf/opit_0/O
                                   net (fanout=1)        0.057      11.432         o_rxlane_done_3  
 F14                                                                       f       o_rxlane_done_3 (port)

 Data arrival time                                                  11.432         Logic Levels: 2  
                                                                                   Logic: 4.279ns(72.747%), Route: 1.603ns(27.253%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    1.047       1.103 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.082       1.185 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=47)       2.616       3.801         nt_rst_n         
 CLMA_78_292/A0                                                            r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.801         Logic Levels: 2  
                                                                                   Logic: 1.129ns(29.703%), Route: 2.672ns(70.297%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/wtchdg_st[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    1.047       1.103 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.082       1.185 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=47)       2.623       3.808         nt_rst_n         
 CLMS_70_293/B2                                                            r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/wtchdg_st[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.808         Logic Levels: 2  
                                                                                   Logic: 1.129ns(29.648%), Route: 2.679ns(70.352%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/wtchdg_st[1]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    1.047       1.103 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.082       1.185 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=47)       2.623       3.808         nt_rst_n         
 CLMS_70_293/A3                                                            r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/wtchdg_st[1]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.808         Logic Levels: 2  
                                                                                   Logic: 1.129ns(29.648%), Route: 2.679ns(70.352%)
====================================================================================================

{hsst_test_dut_top|i_free_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width  CLMS_162_325/CLK        U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/opit_0_inv_A2Q21/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_162_325/CLK        U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/opit_0_inv_A2Q21/CLK
 499.380     500.000         0.620           High Pulse Width  CLMS_162_325/CLK        U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[4]/opit_0_inv_A2Q21/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_82_44/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_82_44/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_82_24/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           Low Pulse Width   CLMS_150_197/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_150_197/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_154_196/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/signal_deb_pre/opit_0_L5Q_perm/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_L5Q_perm/CE
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMA_190_324/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/signal_deb_pre/opit_0_L5Q_perm/CLK

 CLMA_190_324/Q1                   tco                   0.223       3.702 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/signal_deb_pre/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.850       4.552         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/s_LX_SIGDET_STA_deb [3]
 CLMA_118_324/Y0                   td                    0.150       4.702 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N90/gateop_perm/Z
                                   net (fanout=6)        0.830       5.532         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N634 [11]
 CLMA_182_316/Y3                   td                    0.222       5.754 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N230/gateop_perm/Z
                                   net (fanout=14)       0.392       6.146         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N230
 CLMS_174_329/Y3                   td                    0.222       6.368 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N600/gateop_perm/Z
                                   net (fanout=1)        0.282       6.650         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N600
 CLMS_174_317/CE                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.650         Logic Levels: 3  
                                                                                   Logic: 0.817ns(25.765%), Route: 2.354ns(74.235%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1000.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1002.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005    1003.275         ntclkbufg_2      
 CLMS_174_317/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.185    1003.460                          
 clock uncertainty                                      -0.050    1003.410                          

 Setup time                                             -0.476    1002.934                          

 Data required time                                               1002.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.934                          
 Data arrival time                                                   6.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.284                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CE
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMA_90_300/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK

 CLMA_90_300/Q3                    tco                   0.220       3.699 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.172       3.871         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [4]
 CLMA_90_296/Y2                    td                    0.381       4.252 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_8/gateop_perm/Z
                                   net (fanout=1)        0.184       4.436         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2749
 CLMA_90_305/Y1                    td                    0.244       4.680 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=2)        0.068       4.748         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2054
 CLMA_90_305/Y2                    td                    0.162       4.910 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_19/gateop_perm/Z
                                   net (fanout=1)        0.240       5.150         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2757
 CLMA_90_301/Y1                    td                    0.151       5.301 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=7)        0.258       5.559         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_90_296/Y3                    td                    0.162       5.721 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=3)        0.248       5.969         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_90_296/CECO                  td                    0.141       6.110 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.110         ntR455           
 CLMA_90_300/CECO                  td                    0.141       6.251 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.251         ntR454           
 CLMA_90_304/CECO                  td                    0.141       6.392 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.392         ntR453           
 CLMA_90_308/CECO                  td                    0.141       6.533 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=1)        0.000       6.533         ntR452           
 CLMA_90_316/CECI                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CE

 Data arrival time                                                   6.533         Logic Levels: 9  
                                                                                   Logic: 1.884ns(61.690%), Route: 1.170ns(38.310%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1000.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1002.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005    1003.275         ntclkbufg_2      
 CLMA_90_316/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CLK
 clock pessimism                                         0.189    1003.464                          
 clock uncertainty                                      -0.050    1003.414                          

 Setup time                                             -0.563    1002.851                          

 Data required time                                               1002.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.851                          
 Data arrival time                                                   6.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.318                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[10]/opit_0_A2Q21/CE
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMA_90_300/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK

 CLMA_90_300/Q3                    tco                   0.220       3.699 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.172       3.871         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [4]
 CLMA_90_296/Y2                    td                    0.381       4.252 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_8/gateop_perm/Z
                                   net (fanout=1)        0.184       4.436         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2749
 CLMA_90_305/Y1                    td                    0.244       4.680 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=2)        0.068       4.748         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2054
 CLMA_90_305/Y2                    td                    0.162       4.910 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_19/gateop_perm/Z
                                   net (fanout=1)        0.240       5.150         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2757
 CLMA_90_301/Y1                    td                    0.151       5.301 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=7)        0.258       5.559         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_90_296/Y3                    td                    0.162       5.721 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=3)        0.248       5.969         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_90_296/CECO                  td                    0.141       6.110 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.110         ntR455           
 CLMA_90_300/CECO                  td                    0.141       6.251 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.251         ntR454           
 CLMA_90_304/CECO                  td                    0.141       6.392 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.392         ntR453           
 CLMA_90_308/CECI                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[10]/opit_0_A2Q21/CE

 Data arrival time                                                   6.392         Logic Levels: 8  
                                                                                   Logic: 1.743ns(59.835%), Route: 1.170ns(40.165%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1000.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1002.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005    1003.275         ntclkbufg_2      
 CLMA_90_308/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.189    1003.464                          
 clock uncertainty                                      -0.050    1003.414                          

 Setup time                                             -0.563    1002.851                          

 Data required time                                               1002.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.851                          
 Data arrival time                                                   6.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.459                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L5Q_perm/L4
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005       3.275         ntclkbufg_2      
 CLMA_74_300/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[9]/opit_0_inv_AQ_perm/CLK

 CLMA_74_300/Q0                    tco                   0.179       3.454 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=6)        0.062       3.516         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2 [9]
 CLMS_74_301/B4                                                            f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.516         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMS_74_301/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.189       3.290                          
 clock uncertainty                                       0.000       3.290                          

 Hold time                                              -0.029       3.261                          

 Data required time                                                  3.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.261                          
 Data arrival time                                                   3.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/L4
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.204

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005       3.275         ntclkbufg_2      
 CLMA_90_309/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/CLK

 CLMA_90_309/Q3                    tco                   0.178       3.453 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.512         U_INST/P_PLL_RST_0
 CLMA_90_309/D4                                                            f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.512         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMA_90_309/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.204       3.275                          
 clock uncertainty                                       0.000       3.275                          

 Hold time                                              -0.028       3.247                          

 Data required time                                                  3.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.247                          
 Data arrival time                                                   3.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/signal_b_ff/opit_0/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/signal_b_neg/opit_0_L5Q_perm/L4
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005       3.275         ntclkbufg_2      
 CLMA_190_324/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/signal_b_ff/opit_0/CLK

 CLMA_190_324/Q2                   tco                   0.180       3.455 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/signal_b_ff/opit_0/Q
                                   net (fanout=1)        0.058       3.513         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/signal_b_ff
 CLMA_190_324/A4                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/signal_b_neg/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.513         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMA_190_324/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/signal_b_neg/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.203       3.276                          
 clock uncertainty                                       0.000       3.276                          

 Hold time                                              -0.029       3.247                          

 Data required time                                                  3.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.247                          
 Data arrival time                                                   3.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      0.925       3.205         ntclkbufg_1      
 CLMS_162_173/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_162_173/Q0                   tco                   0.221       3.426 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.260       3.686         u_CORES/u_jtag_hub/data_ctrl
 CLMA_162_176/A3                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.686         Logic Levels: 0  
                                                                                   Logic: 0.221ns(45.946%), Route: 0.260ns(54.054%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      27.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      0.918      28.275         ntclkbufg_1      
 CLMA_162_176/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.056      28.219                          
 clock uncertainty                                      -0.050      28.169                          

 Setup time                                             -0.288      27.881                          

 Data required time                                                 27.881                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.881                          
 Data arrival time                                                   3.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      0.925       3.205         ntclkbufg_1      
 CLMS_162_181/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMS_162_181/Q0                   tco                   0.221       3.426 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.255       3.681         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_162_176/A2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.681         Logic Levels: 0  
                                                                                   Logic: 0.221ns(46.429%), Route: 0.255ns(53.571%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      27.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      0.918      28.275         ntclkbufg_1      
 CLMA_162_176/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.056      28.219                          
 clock uncertainty                                      -0.050      28.169                          

 Setup time                                             -0.286      27.883                          

 Data required time                                                 27.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.883                          
 Data arrival time                                                   3.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.202                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      0.925       3.205         ntclkbufg_1      
 CLMS_162_173/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_162_173/Q0                   tco                   0.221       3.426 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.277       3.703         u_CORES/u_jtag_hub/data_ctrl
 CLMA_162_180/B0                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.703         Logic Levels: 0  
                                                                                   Logic: 0.221ns(44.378%), Route: 0.277ns(55.622%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      27.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      0.918      28.275         ntclkbufg_1      
 CLMA_162_180/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.056      28.219                          
 clock uncertainty                                      -0.050      28.169                          

 Setup time                                             -0.129      28.040                          

 Data required time                                                 28.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.040                          
 Data arrival time                                                   3.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[77]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[76]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.317
  Launch Clock Delay      :  3.075
  Clock Pessimism Removal :  -0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.005       3.075         ntclkbufg_1      
 CLMA_174_292/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[77]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_292/Q0                   tco                   0.179       3.254 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[77]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.313         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [77]
 CLMS_174_293/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[76]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.313         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.037       3.317         ntclkbufg_1      
 CLMS_174_293/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[76]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.227       3.090                          
 clock uncertainty                                       0.000       3.090                          

 Hold time                                              -0.029       3.061                          

 Data required time                                                  3.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.061                          
 Data arrival time                                                   3.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[422]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[421]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.317
  Launch Clock Delay      :  3.075
  Clock Pessimism Removal :  -0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.005       3.075         ntclkbufg_1      
 CLMA_150_264/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[422]/opit_0_inv_L5Q_perm/CLK

 CLMA_150_264/Q1                   tco                   0.180       3.255 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[422]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.314         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [422]
 CLMS_150_265/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[421]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.314         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.037       3.317         ntclkbufg_1      
 CLMS_150_265/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[421]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.227       3.090                          
 clock uncertainty                                       0.000       3.090                          

 Hold time                                              -0.028       3.062                          

 Data required time                                                  3.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.062                          
 Data arrival time                                                   3.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[190]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[189]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.317
  Launch Clock Delay      :  3.075
  Clock Pessimism Removal :  -0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.005       3.075         ntclkbufg_1      
 CLMS_162_265/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[190]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_265/Q1                   tco                   0.180       3.255 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[190]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.061       3.316         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [190]
 CLMA_162_264/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[189]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.316         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      1.037       3.317         ntclkbufg_1      
 CLMA_162_264/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[189]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.227       3.090                          
 clock uncertainty                                       0.000       3.090                          

 Hold time                                              -0.028       3.062                          

 Data required time                                                  3.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.062                          
 Data arrival time                                                   3.316                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.965
  Launch Clock Delay      :  3.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.211      27.211         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000      27.211 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.136         ntclkbufg_3      
 CLMA_150_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_150_184/Q2                   tco                   0.223      28.359 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=11)       0.372      28.731         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_150_192/Y2                   td                    0.381      29.112 f       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=8)        0.270      29.382         u_CORES/u_debug_core_0/_N4476
 CLMA_150_184/Y1                   td                    0.224      29.606 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N81/gateop_perm/Z
                                   net (fanout=2)        0.304      29.910         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N81
 CLMS_150_205/Y3                   td                    0.151      30.061 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N296_inv/gateop_perm/Z
                                   net (fanout=5)        0.442      30.503         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N296
 CLMA_138_184/CE                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.503         Logic Levels: 3  
                                                                                   Logic: 0.979ns(41.360%), Route: 1.388ns(58.640%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      52.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      0.895      52.965         ntclkbufg_1      
 CLMA_138_184/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.965                          
 clock uncertainty                                      -0.050      52.915                          

 Setup time                                             -0.476      52.439                          

 Data required time                                                 52.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.439                          
 Data arrival time                                                  30.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.936                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.965
  Launch Clock Delay      :  3.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.211      27.211         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000      27.211 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.136         ntclkbufg_3      
 CLMA_150_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_150_184/Q2                   tco                   0.223      28.359 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=11)       0.372      28.731         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_150_192/Y2                   td                    0.381      29.112 f       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=8)        0.270      29.382         u_CORES/u_debug_core_0/_N4476
 CLMA_150_184/Y1                   td                    0.224      29.606 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N81/gateop_perm/Z
                                   net (fanout=2)        0.304      29.910         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N81
 CLMS_150_205/Y3                   td                    0.151      30.061 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N296_inv/gateop_perm/Z
                                   net (fanout=5)        0.442      30.503         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N296
 CLMA_138_184/CE                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.503         Logic Levels: 3  
                                                                                   Logic: 0.979ns(41.360%), Route: 1.388ns(58.640%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      52.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      0.895      52.965         ntclkbufg_1      
 CLMA_138_184/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.965                          
 clock uncertainty                                      -0.050      52.915                          

 Setup time                                             -0.476      52.439                          

 Data required time                                                 52.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.439                          
 Data arrival time                                                  30.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.936                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.965
  Launch Clock Delay      :  3.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.211      27.211         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000      27.211 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.136         ntclkbufg_3      
 CLMA_150_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_150_184/Q2                   tco                   0.223      28.359 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=11)       0.372      28.731         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_150_192/Y2                   td                    0.381      29.112 f       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=8)        0.270      29.382         u_CORES/u_debug_core_0/_N4476
 CLMA_150_184/Y1                   td                    0.224      29.606 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N81/gateop_perm/Z
                                   net (fanout=2)        0.304      29.910         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N81
 CLMS_150_205/Y3                   td                    0.151      30.061 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N296_inv/gateop_perm/Z
                                   net (fanout=5)        0.442      30.503         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N296
 CLMA_138_184/CE                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.503         Logic Levels: 3  
                                                                                   Logic: 0.979ns(41.360%), Route: 1.388ns(58.640%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      52.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      0.895      52.965         ntclkbufg_1      
 CLMA_138_184/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.965                          
 clock uncertainty                                      -0.050      52.915                          

 Setup time                                             -0.476      52.439                          

 Data required time                                                 52.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.439                          
 Data arrival time                                                  30.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.936                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.032      27.032         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000      27.032 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.927         ntclkbufg_3      
 CLMA_154_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_154_184/Y0                   tco                   0.228      28.155 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.062      28.217         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_154_185/B4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.217         Logic Levels: 0  
                                                                                   Logic: 0.228ns(78.621%), Route: 0.062ns(21.379%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      0.925       3.205         ntclkbufg_1      
 CLMA_154_185/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.205                          
 clock uncertainty                                       0.050       3.255                          

 Hold time                                              -0.029       3.226                          

 Data required time                                                  3.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.226                          
 Data arrival time                                                  28.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.032      27.032         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000      27.032 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.927         ntclkbufg_3      
 CLMA_154_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_154_184/Q2                   tco                   0.180      28.107 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.060      28.167         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_154_185/B1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  28.167         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      0.925       3.205         ntclkbufg_1      
 CLMA_154_185/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.205                          
 clock uncertainty                                       0.050       3.255                          

 Hold time                                              -0.087       3.168                          

 Data required time                                                  3.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.168                          
 Data arrival time                                                  28.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.999                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.032      27.032         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000      27.032 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.927         ntclkbufg_3      
 CLMA_154_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_154_184/Y0                   tco                   0.228      28.155 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.062      28.217         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_154_185/A1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  28.217         Logic Levels: 0  
                                                                                   Logic: 0.228ns(78.621%), Route: 0.062ns(21.379%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      0.925       3.205         ntclkbufg_1      
 CLMA_154_185/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.205                          
 clock uncertainty                                       0.050       3.255                          

 Hold time                                              -0.099       3.156                          

 Data required time                                                  3.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.156                          
 Data arrival time                                                  28.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.061                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.927
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      77.544 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      0.950      78.494         ntclkbufg_1      
 CLMA_162_176/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_176/Q0                   tco                   0.221      78.715 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.477      79.192         u_CORES/conf_sel [0]
 CLMA_150_184/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.192         Logic Levels: 0  
                                                                                   Logic: 0.221ns(31.662%), Route: 0.477ns(68.338%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.032     127.032         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000     127.032 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.927         ntclkbufg_3      
 CLMA_150_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.927                          
 clock uncertainty                                      -0.050     127.877                          

 Setup time                                             -0.476     127.401                          

 Data required time                                                127.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.401                          
 Data arrival time                                                  79.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.209                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.927
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      77.544 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      0.950      78.494         ntclkbufg_1      
 CLMA_162_176/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_176/Q0                   tco                   0.221      78.715 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.477      79.192         u_CORES/conf_sel [0]
 CLMA_150_184/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE

 Data arrival time                                                  79.192         Logic Levels: 0  
                                                                                   Logic: 0.221ns(31.662%), Route: 0.477ns(68.338%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.032     127.032         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000     127.032 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.927         ntclkbufg_3      
 CLMA_150_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.927                          
 clock uncertainty                                      -0.050     127.877                          

 Setup time                                             -0.476     127.401                          

 Data required time                                                127.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.401                          
 Data arrival time                                                  79.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.209                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.927
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      77.544 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      0.950      78.494         ntclkbufg_1      
 CLMA_162_176/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_176/Q0                   tco                   0.221      78.715 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.477      79.192         u_CORES/conf_sel [0]
 CLMA_150_184/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  79.192         Logic Levels: 0  
                                                                                   Logic: 0.221ns(31.662%), Route: 0.477ns(68.338%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.032     127.032         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000     127.032 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.927         ntclkbufg_3      
 CLMA_150_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.927                          
 clock uncertainty                                      -0.050     127.877                          

 Setup time                                             -0.476     127.401                          

 Data required time                                                127.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.401                          
 Data arrival time                                                  79.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.209                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.136
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     127.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      0.918     128.275         ntclkbufg_1      
 CLMA_162_176/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_176/Q3                   tco                   0.178     128.453 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.282     128.735         u_CORES/id_o [0] 
 CLMA_154_184/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 128.735         Logic Levels: 0  
                                                                                   Logic: 0.178ns(38.696%), Route: 0.282ns(61.304%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.211     127.211         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000     127.211 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.136         ntclkbufg_3      
 CLMA_154_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.136                          
 clock uncertainty                                       0.050     128.186                          

 Hold time                                               0.040     128.226                          

 Data required time                                                128.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.226                          
 Data arrival time                                                 128.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.136
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     127.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      0.918     128.275         ntclkbufg_1      
 CLMA_162_180/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_180/Q0                   tco                   0.200     128.475 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.258     128.733         u_CORES/id_o [1] 
 CLMA_150_184/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 128.733         Logic Levels: 0  
                                                                                   Logic: 0.200ns(43.668%), Route: 0.258ns(56.332%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.211     127.211         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000     127.211 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.136         ntclkbufg_3      
 CLMA_150_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.136                          
 clock uncertainty                                       0.050     128.186                          

 Hold time                                              -0.011     128.175                          

 Data required time                                                128.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.175                          
 Data arrival time                                                 128.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.558                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.136
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     127.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=593)      0.918     128.275         ntclkbufg_1      
 CLMA_162_180/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_180/Q3                   tco                   0.178     128.453 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.273     128.726         u_CORES/id_o [2] 
 CLMA_154_184/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 128.726         Logic Levels: 0  
                                                                                   Logic: 0.178ns(39.468%), Route: 0.273ns(60.532%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.211     127.211         u_CORES/capt_o   
 USCM_84_111/CLK_USCM              td                    0.000     127.211 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.136         ntclkbufg_3      
 CLMA_154_184/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.136                          
 clock uncertainty                                       0.050     128.186                          

 Hold time                                              -0.020     128.166                          

 Data required time                                                128.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.166                          
 Data arrival time                                                 128.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.560                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[0]/opit_0_inv_L5Q_perm/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMS_78_309/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/CLK

 CLMS_78_309/Q0                    tco                   0.221       3.700 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.097       4.797         nt_o_pll_done_0  
 CLMA_162_332/RS                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.797         Logic Levels: 0  
                                                                                   Logic: 0.221ns(16.768%), Route: 1.097ns(83.232%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1000.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1002.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005    1003.275         ntclkbufg_2      
 CLMA_162_332/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172    1003.447                          
 clock uncertainty                                      -0.050    1003.397                          

 Recovery time                                          -0.476    1002.921                          

 Data required time                                               1002.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.921                          
 Data arrival time                                                   4.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.124                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_pd_2/opit_0_inv_L5Q_perm/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMS_78_309/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/CLK

 CLMS_78_309/Q0                    tco                   0.221       3.700 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.097       4.797         nt_o_pll_done_0  
 CLMA_162_332/RS                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_pd_2/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.797         Logic Levels: 0  
                                                                                   Logic: 0.221ns(16.768%), Route: 1.097ns(83.232%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1000.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1002.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005    1003.275         ntclkbufg_2      
 CLMA_162_332/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_pd_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172    1003.447                          
 clock uncertainty                                      -0.050    1003.397                          

 Recovery time                                          -0.476    1002.921                          

 Data required time                                               1002.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.921                          
 Data arrival time                                                   4.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.124                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMS_78_309/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/CLK

 CLMS_78_309/Q0                    tco                   0.221       3.700 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.097       4.797         nt_o_pll_done_0  
 CLMA_162_332/RS                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.797         Logic Levels: 0  
                                                                                   Logic: 0.221ns(16.768%), Route: 1.097ns(83.232%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1000.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1002.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005    1003.275         ntclkbufg_2      
 CLMA_162_332/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172    1003.447                          
 clock uncertainty                                      -0.050    1003.397                          

 Recovery time                                          -0.476    1002.921                          

 Data required time                                               1002.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.921                          
 Data arrival time                                                   4.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.124                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[6]/opit_0_inv_A2Q21/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005       3.275         ntclkbufg_2      
 CLMS_78_293/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMS_78_293/Q1                    tco                   0.184       3.459 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=14)       0.200       3.659         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_74_289/RSCO                  td                    0.092       3.751 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.751         ntR79            
 CLMS_74_293/RSCI                                                          f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.751         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.983%), Route: 0.200ns(42.017%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMS_74_293/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.185       3.294                          
 clock uncertainty                                       0.000       3.294                          

 Removal time                                            0.000       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.457                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[8]/opit_0_inv_A2Q21/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005       3.275         ntclkbufg_2      
 CLMS_78_293/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMS_78_293/Q1                    tco                   0.184       3.459 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=14)       0.200       3.659         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_74_289/RSCO                  td                    0.092       3.751 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.751         ntR79            
 CLMS_74_293/RSCI                                                          f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[8]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.751         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.983%), Route: 0.200ns(42.017%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMS_74_293/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.185       3.294                          
 clock uncertainty                                       0.000       3.294                          

 Removal time                                            0.000       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.457                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[9]/opit_0_inv_L5Q_perm/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005       3.275         ntclkbufg_2      
 CLMS_78_293/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMS_78_293/Q1                    tco                   0.184       3.459 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=14)       0.269       3.728         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_78_301/RSCO                  td                    0.092       3.820 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_synced/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       3.820         ntR76            
 CLMS_78_305/RSCI                                                          f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.820         Logic Levels: 1  
                                                                                   Logic: 0.276ns(50.642%), Route: 0.269ns(49.358%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMS_78_305/CLK                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.189       3.290                          
 clock uncertainty                                       0.000       3.290                          

 Removal time                                            0.000       3.290                          

 Data required time                                                  3.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.290                          
 Data arrival time                                                   3.820                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.530                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_L5Q_perm/CLK
Endpoint    : o_txlane_done_2 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMA_138_333/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_L5Q_perm/CLK

 CLMA_138_333/Q0                   tco                   0.221       3.700 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_L5Q_perm/Q
                                   net (fanout=2)        1.158       4.858         nt_o_txlane_done_2
 IOL_71_374/DO                     td                    0.106       4.964 f       o_txlane_done_2_obuf/opit_1/O
                                   net (fanout=1)        0.000       4.964         o_txlane_done_2_obuf/ntO
 IOBD_68_376/PAD                   td                    3.238       8.202 f       o_txlane_done_2_obuf/opit_0/O
                                   net (fanout=1)        0.060       8.262         o_txlane_done_2  
 G8                                                                        f       o_txlane_done_2 (port)

 Data arrival time                                                   8.262         Logic Levels: 2  
                                                                                   Logic: 3.565ns(74.535%), Route: 1.218ns(25.465%)
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_L5Q_perm/CLK
Endpoint    : o_txlane_done_3 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMA_138_333/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_L5Q_perm/CLK

 CLMA_138_333/Q0                   tco                   0.221       3.700 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_L5Q_perm/Q
                                   net (fanout=2)        1.100       4.800         nt_o_txlane_done_2
 IOL_75_373/DO                     td                    0.106       4.906 f       o_txlane_done_3_obuf/opit_1/O
                                   net (fanout=1)        0.000       4.906         o_txlane_done_3_obuf/ntO
 IOBS_TB_73_376/PAD                td                    3.238       8.144 f       o_txlane_done_3_obuf/opit_0/O
                                   net (fanout=1)        0.071       8.215         o_txlane_done_3  
 H11                                                                       f       o_txlane_done_3 (port)

 Data arrival time                                                   8.215         Logic Levels: 2  
                                                                                   Logic: 3.565ns(75.274%), Route: 1.171ns(24.726%)
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_L5Q_perm/CLK
Endpoint    : o_rxlane_done_3 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMS_174_317/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_L5Q_perm/CLK

 CLMS_174_317/Q0                   tco                   0.221       3.700 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.085       4.785         nt_o_rxlane_done_3
 IOL_243_374/DO                    td                    0.106       4.891 f       o_rxlane_done_3_obuf/opit_1/O
                                   net (fanout=1)        0.000       4.891         o_rxlane_done_3_obuf/ntO
 IOBD_240_376/PAD                  td                    3.238       8.129 f       o_rxlane_done_3_obuf/opit_0/O
                                   net (fanout=1)        0.057       8.186         o_rxlane_done_3  
 F14                                                                       f       o_rxlane_done_3 (port)

 Data arrival time                                                   8.186         Logic Levels: 2  
                                                                                   Logic: 3.565ns(75.738%), Route: 1.142ns(24.262%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    0.735       0.791 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.066       0.857 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=47)       1.780       2.637         nt_rst_n         
 CLMA_78_292/A0                                                            r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.637         Logic Levels: 2  
                                                                                   Logic: 0.801ns(30.375%), Route: 1.836ns(69.625%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/wtchdg_st[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    0.735       0.791 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.066       0.857 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=47)       1.783       2.640         nt_rst_n         
 CLMS_70_293/B2                                                            r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/wtchdg_st[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   2.640         Logic Levels: 2  
                                                                                   Logic: 0.801ns(30.341%), Route: 1.839ns(69.659%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/wtchdg_st[1]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    0.735       0.791 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.066       0.857 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=47)       1.783       2.640         nt_rst_n         
 CLMS_70_293/A3                                                            r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/wtchdg_st[1]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   2.640         Logic Levels: 2  
                                                                                   Logic: 0.801ns(30.341%), Route: 1.839ns(69.659%)
====================================================================================================

{hsst_test_dut_top|i_free_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.504     500.000         0.496           High Pulse Width  CLMS_162_325/CLK        U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/opit_0_inv_A2Q21/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_162_325/CLK        U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/opit_0_inv_A2Q21/CLK
 499.504     500.000         0.496           High Pulse Width  CLMS_162_325/CLK        U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[4]/opit_0_inv_A2Q21/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_82_44/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_82_44/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_82_24/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           Low Pulse Width   CLMS_150_197/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_150_197/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 49.664      50.000          0.336           Low Pulse Width   CLMA_154_196/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                       
+-------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/w/Desktop/11_hsst_test/ipcore/hsst_test/pnr/example_design/place_route/hsst_test_dut_top_pnr.adf       
| Output     | C:/Users/w/Desktop/11_hsst_test/ipcore/hsst_test/pnr/example_design/report_timing/hsst_test_dut_top_rtp.adf     
|            | C:/Users/w/Desktop/11_hsst_test/ipcore/hsst_test/pnr/example_design/report_timing/hsst_test_dut_top.rtr         
|            | C:/Users/w/Desktop/11_hsst_test/ipcore/hsst_test/pnr/example_design/report_timing/rtr.db                        
+-------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 764 MB
Total CPU  time to report_timing completion : 0h:0m:8s
Process Total CPU  time to report_timing completion : 0h:0m:8s
Total real time to report_timing completion : 0h:0m:10s
