[2025-09-18 05:40:45] START suite=qualcomm_srv trace=srv720_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv720_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3334666 heartbeat IPC: 2.999 cumulative IPC: 2.999 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 6187462 cumulative IPC: 3.232 (Simulation time: 00 hr 01 min 21 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 6187462 cumulative IPC: 3.232 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 6187463 heartbeat IPC: 3.505 cumulative IPC: 5 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 12039102 heartbeat IPC: 1.709 cumulative IPC: 1.709 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 17988168 heartbeat IPC: 1.681 cumulative IPC: 1.695 (Simulation time: 00 hr 03 min 14 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 23959315 heartbeat IPC: 1.675 cumulative IPC: 1.688 (Simulation time: 00 hr 04 min 09 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 29780142 heartbeat IPC: 1.718 cumulative IPC: 1.695 (Simulation time: 00 hr 05 min 05 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 35759052 heartbeat IPC: 1.673 cumulative IPC: 1.691 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 80000021 cycles: 41533247 heartbeat IPC: 1.732 cumulative IPC: 1.698 (Simulation time: 00 hr 07 min 04 sec)
Heartbeat CPU 0 instructions: 90000023 cycles: 47416949 heartbeat IPC: 1.7 cumulative IPC: 1.698 (Simulation time: 00 hr 08 min 01 sec)
Heartbeat CPU 0 instructions: 100000025 cycles: 53281601 heartbeat IPC: 1.705 cumulative IPC: 1.699 (Simulation time: 00 hr 08 min 56 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv720_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000026 cycles: 59055095 heartbeat IPC: 1.732 cumulative IPC: 1.702 (Simulation time: 00 hr 09 min 53 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 58454083 cumulative IPC: 1.711 (Simulation time: 00 hr 10 min 49 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 58454083 cumulative IPC: 1.711 (Simulation time: 00 hr 10 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv720_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.711 instructions: 100000004 cycles: 58454083
CPU 0 Branch Prediction Accuracy: 96.91% MPKI: 5.651 Average ROB Occupancy at Mispredict: 85.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0005
BRANCH_INDIRECT: 0.00664
BRANCH_CONDITIONAL: 5.642
BRANCH_DIRECT_CALL: 0.00066
BRANCH_INDIRECT_CALL: 0.00113
BRANCH_RETURN: 0.00028


====Backend Stall Breakdown====
ROB_STALL: 757165
LQ_STALL: 0
SQ_STALL: 1220135


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 166.9407
REPLAY_LOAD: 98.63158
NON_REPLAY_LOAD: 37.125893

== Total ==
ADDR_TRANS: 205504
REPLAY_LOAD: 146172
NON_REPLAY_LOAD: 405489

== Counts ==
ADDR_TRANS: 1231
REPLAY_LOAD: 1482
NON_REPLAY_LOAD: 10922

cpu0->cpu0_STLB TOTAL        ACCESS:     949669 HIT:     907116 MISS:      42553 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     949669 HIT:     907116 MISS:      42553 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 222.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     793850 HIT:     391675 MISS:     402175 MSHR_MERGE:      78787
cpu0->cpu0_L2C LOAD         ACCESS:     446465 HIT:     276278 MISS:     170187 MSHR_MERGE:      20713
cpu0->cpu0_L2C RFO          ACCESS:      57930 HIT:       5819 MISS:      52111 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     112902 HIT:      12041 MISS:     100861 MSHR_MERGE:      58074
cpu0->cpu0_L2C WRITE        ACCESS:      80553 HIT:      80174 MISS:        379 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      96000 HIT:      17363 MISS:      78637 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      99164 ISSUED:      98849 USEFUL:      21440 USELESS:       2288
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 94.68 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15034379 HIT:   14645520 MISS:     388859 MSHR_MERGE:     121597
cpu0->cpu0_L1I LOAD         ACCESS:   15034379 HIT:   14645520 MISS:     388859 MSHR_MERGE:     121597
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.74 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27980586 HIT:   27172680 MISS:     807906 MSHR_MERGE:     460415
cpu0->cpu0_L1D LOAD         ACCESS:   15249014 HIT:   14883390 MISS:     365624 MSHR_MERGE:     186420
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     593379 HIT:     555284 MISS:      38095 MSHR_MERGE:      23738
cpu0->cpu0_L1D WRITE        ACCESS:   12035759 HIT:   11727829 MISS:     307930 MSHR_MERGE:     250000
cpu0->cpu0_L1D TRANSLATION  ACCESS:     102434 HIT:       6177 MISS:      96257 MSHR_MERGE:        257
cpu0->cpu0_L1D PREFETCH REQUESTED:    3448759 ISSUED:     593379 USEFUL:       2135 USELESS:       1383
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 93.07 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12845674 HIT:   12746249 MISS:      99425 MSHR_MERGE:      57268
cpu0->cpu0_ITLB LOAD         ACCESS:   12845674 HIT:   12746249 MISS:      99425 MSHR_MERGE:      57268
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.43 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25339255 HIT:   23996588 MISS:    1342667 MSHR_MERGE:     435155
cpu0->cpu0_DTLB LOAD         ACCESS:   25339255 HIT:   23996588 MISS:    1342667 MSHR_MERGE:     435155
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 14.97 cycles
cpu0->LLC TOTAL        ACCESS:     393718 HIT:     160876 MISS:     232842 MSHR_MERGE:      11709
cpu0->LLC LOAD         ACCESS:     149474 HIT:      40378 MISS:     109096 MSHR_MERGE:       1860
cpu0->LLC RFO          ACCESS:      52111 HIT:      14047 MISS:      38064 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      42786 HIT:       7007 MISS:      35779 MSHR_MERGE:       9849
cpu0->LLC WRITE        ACCESS:      70710 HIT:      70522 MISS:        188 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      78637 HIT:      28922 MISS:      49715 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.76 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6432
  ROW_BUFFER_MISS:     214452
  AVG DBUS CONGESTED CYCLE: 6.244
Channel 0 WQ ROW_BUFFER_HIT:       9857
  ROW_BUFFER_MISS:      42752
  FULL:          0
Channel 0 REFRESHES ISSUED:       4871

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1042385        10308         6931        25683
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          233          388         2878         7654
  STLB miss resolved @ L2C                0          548         2582         5477        22157
  STLB miss resolved @ LLC                0          876         4290         5459        24679
  STLB miss resolved @ MEM                0         1147         7918        16824        45875

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27647         1923        48162         2696         1207
---------------------------------------------------------------
  STLB miss resolved @ L1D               22            1           62          536          341
  STLB miss resolved @ L2C               10           33           33          146           63
  STLB miss resolved @ LLC               33           27          168         1674          473
  STLB miss resolved @ MEM               17            7           66          968          723
[2025-09-18 05:51:35] END   suite=qualcomm_srv trace=srv720_ap (rc=0)
