read_verilog ../top.v
proc
fsm -fullexpand
synth -top top
write_verilog synth.v
