Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Nov 15 03:19:19 2018
| Host         : tk0l running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file bd_wrapper_control_sets_placed.rpt
| Design       : bd_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    44 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |           10 |
|     10 |            1 |
|     12 |            2 |
|     14 |            2 |
|    16+ |           28 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             292 |           51 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             202 |           36 |
| Yes          | No                    | No                     |             564 |           61 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             294 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal               |                                                                       Enable Signal                                                                      |                                                           Set/Reset Signal                                                           | Slice Load Count | Bel Load Count |
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                      |                1 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                      |                1 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                      |                3 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/my_nfcm_top/main_fsm/WC_tmp_reg[3][0]                                          | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/my_nfcm_top/main_fsm/SR[0]                                 |                1 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                1 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                      |                1 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                1 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | bd_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                1 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                1 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                      |                2 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/my_nfcm_top/addr_counter/cnt_state[11]_i_2_n_0                                 | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/my_nfcm_top/main_fsm/eccByte_reg[6][1]                     |                1 |             10 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | bd_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |             12 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/my_nfcm_top/main_fsm/FlashCmd_reg[7][0]                                        | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/my_nfcm_top/ires                                           |                5 |             12 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/my_nfcm_top/tim_fsm/eccByte_reg[6][0]                                          | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/my_nfcm_top/main_fsm/eccByte_reg[6][1]                     |                1 |             14 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/my_nfcm_top/tim_fsm/E[0]                                                       | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/my_nfcm_top/main_fsm/eccByte_reg[6][0]                     |                3 |             14 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                           | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                        |                1 |             16 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/p_1_in[7]                                                                      | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                        |                1 |             16 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |             16 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/p_1_in[15]                                                                     | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                        |                1 |             16 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/p_1_in[23]                                                                     | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                        |                1 |             16 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                            | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                        |                1 |             16 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                           | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                        |                1 |             16 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                           | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                        |                1 |             16 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/p_1_in[31]                                                                     | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                        |                1 |             16 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                        |                4 |             20 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                      |                5 |             24 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                      |                5 |             24 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                      |                4 |             26 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                      |                3 |             28 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                      |                2 |             28 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                      |                3 |             32 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/my_nfcm_top/main_fsm/E[0]                                                      |                                                                                                                                      |                5 |             32 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/my_nfcm_top/ires                                           |               13 |             38 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                      |                7 |             54 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                      |                4 |             54 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                      |                6 |             54 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                      |                4 |             54 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                | bd_i/NAND_Flash_Controller_0/inst/NAND_Flash_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                        |                8 |             64 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                      |                9 |             64 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                      |                7 |             90 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                      |                6 |             90 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          | bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               15 |            120 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                          |                                                                                                                                      |               52 |            294 |
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


