Timing Violation Report Max Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 12.700.0.21)
Date: Fri Sep 20 14:02:09 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: slow_lv_ht
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[7]:EN
  Delay (ns):              3.217
  Slack (ns):              2.552
  Arrival (ns):            9.694
  Required (ns):          12.246

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[0]:EN
  Delay (ns):              3.217
  Slack (ns):              2.553
  Arrival (ns):            9.694
  Required (ns):          12.247

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[2]:EN
  Delay (ns):              3.217
  Slack (ns):              2.553
  Arrival (ns):            9.694
  Required (ns):          12.247

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[2]:SLn
  Delay (ns):              3.297
  Slack (ns):              2.564
  Arrival (ns):            9.774
  Required (ns):          12.338

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[3]:SLn
  Delay (ns):              3.296
  Slack (ns):              2.564
  Arrival (ns):            9.773
  Required (ns):          12.337

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[2]:SLn
  Delay (ns):              3.294
  Slack (ns):              2.567
  Arrival (ns):            9.771
  Required (ns):          12.338

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[3]:SLn
  Delay (ns):              3.293
  Slack (ns):              2.567
  Arrival (ns):            9.770
  Required (ns):          12.337

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[1]:EN
  Delay (ns):              3.199
  Slack (ns):              2.570
  Arrival (ns):            9.676
  Required (ns):          12.246

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[3]:EN
  Delay (ns):              3.199
  Slack (ns):              2.570
  Arrival (ns):            9.676
  Required (ns):          12.246

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[5]:EN
  Delay (ns):              3.199
  Slack (ns):              2.570
  Arrival (ns):            9.676
  Required (ns):          12.246

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[4]:EN
  Delay (ns):              3.199
  Slack (ns):              2.571
  Arrival (ns):            9.676
  Required (ns):          12.247

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[7]:EN
  Delay (ns):              3.152
  Slack (ns):              2.615
  Arrival (ns):            9.631
  Required (ns):          12.246

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[0]:EN
  Delay (ns):              3.152
  Slack (ns):              2.616
  Arrival (ns):            9.631
  Required (ns):          12.247

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[2]:EN
  Delay (ns):              3.152
  Slack (ns):              2.616
  Arrival (ns):            9.631
  Required (ns):          12.247

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[1]:EN
  Delay (ns):              3.134
  Slack (ns):              2.633
  Arrival (ns):            9.613
  Required (ns):          12.246

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[3]:EN
  Delay (ns):              3.134
  Slack (ns):              2.633
  Arrival (ns):            9.613
  Required (ns):          12.246

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[5]:EN
  Delay (ns):              3.134
  Slack (ns):              2.633
  Arrival (ns):            9.613
  Required (ns):          12.246

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[4]:EN
  Delay (ns):              3.134
  Slack (ns):              2.634
  Arrival (ns):            9.613
  Required (ns):          12.247

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[7]:EN
  Delay (ns):              3.122
  Slack (ns):              2.645
  Arrival (ns):            9.601
  Required (ns):          12.246

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[0]:EN
  Delay (ns):              3.122
  Slack (ns):              2.646
  Arrival (ns):            9.601
  Required (ns):          12.247

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[2]:EN
  Delay (ns):              3.122
  Slack (ns):              2.646
  Arrival (ns):            9.601
  Required (ns):          12.247

Path 22
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[1]:EN
  Delay (ns):              3.104
  Slack (ns):              2.663
  Arrival (ns):            9.583
  Required (ns):          12.246

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[3]:EN
  Delay (ns):              3.104
  Slack (ns):              2.663
  Arrival (ns):            9.583
  Required (ns):          12.246

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[5]:EN
  Delay (ns):              3.104
  Slack (ns):              2.663
  Arrival (ns):            9.583
  Required (ns):          12.246

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[4]:EN
  Delay (ns):              3.104
  Slack (ns):              2.664
  Arrival (ns):            9.583
  Required (ns):          12.247

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[7]:EN
  Delay (ns):              3.096
  Slack (ns):              2.673
  Arrival (ns):            9.573
  Required (ns):          12.246

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[0]:EN
  Delay (ns):              3.096
  Slack (ns):              2.674
  Arrival (ns):            9.573
  Required (ns):          12.247

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[2]:EN
  Delay (ns):              3.096
  Slack (ns):              2.674
  Arrival (ns):            9.573
  Required (ns):          12.247

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[1]:EN
  Delay (ns):              3.078
  Slack (ns):              2.691
  Arrival (ns):            9.555
  Required (ns):          12.246

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[3]:EN
  Delay (ns):              3.078
  Slack (ns):              2.691
  Arrival (ns):            9.555
  Required (ns):          12.246

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[5]:EN
  Delay (ns):              3.078
  Slack (ns):              2.691
  Arrival (ns):            9.555
  Required (ns):          12.246

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[4]:EN
  Delay (ns):              3.078
  Slack (ns):              2.692
  Arrival (ns):            9.555
  Required (ns):          12.247

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:SLn
  Delay (ns):              3.150
  Slack (ns):              2.696
  Arrival (ns):            9.627
  Required (ns):          12.323

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:SLn
  Delay (ns):              3.147
  Slack (ns):              2.699
  Arrival (ns):            9.624
  Required (ns):          12.323

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[7]:EN
  Delay (ns):              3.052
  Slack (ns):              2.715
  Arrival (ns):            9.531
  Required (ns):          12.246

Path 36
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[0]:EN
  Delay (ns):              3.052
  Slack (ns):              2.716
  Arrival (ns):            9.531
  Required (ns):          12.247

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[2]:EN
  Delay (ns):              3.052
  Slack (ns):              2.716
  Arrival (ns):            9.531
  Required (ns):          12.247

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[2]:SLn
  Delay (ns):              3.187
  Slack (ns):              2.730
  Arrival (ns):            9.646
  Required (ns):          12.376

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[3]:SLn
  Delay (ns):              3.186
  Slack (ns):              2.730
  Arrival (ns):            9.645
  Required (ns):          12.375

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[1]:EN
  Delay (ns):              3.034
  Slack (ns):              2.733
  Arrival (ns):            9.513
  Required (ns):          12.246

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[3]:EN
  Delay (ns):              3.034
  Slack (ns):              2.733
  Arrival (ns):            9.513
  Required (ns):          12.246

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[5]:EN
  Delay (ns):              3.034
  Slack (ns):              2.733
  Arrival (ns):            9.513
  Required (ns):          12.246

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[4]:EN
  Delay (ns):              3.034
  Slack (ns):              2.734
  Arrival (ns):            9.513
  Required (ns):          12.247

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[2]:SLn
  Delay (ns):              3.174
  Slack (ns):              2.744
  Arrival (ns):            9.632
  Required (ns):          12.376

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[3]:SLn
  Delay (ns):              3.173
  Slack (ns):              2.744
  Arrival (ns):            9.631
  Required (ns):          12.375

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[2]:SLn
  Delay (ns):              3.106
  Slack (ns):              2.753
  Arrival (ns):            9.585
  Required (ns):          12.338

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[3]:SLn
  Delay (ns):              3.105
  Slack (ns):              2.753
  Arrival (ns):            9.584
  Required (ns):          12.337

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[3]:SLn
  Delay (ns):              3.102
  Slack (ns):              2.757
  Arrival (ns):            9.581
  Required (ns):          12.338

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[2]:SLn
  Delay (ns):              3.102
  Slack (ns):              2.758
  Arrival (ns):            9.581
  Required (ns):          12.339

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[2]:SLn
  Delay (ns):              3.123
  Slack (ns):              2.794
  Arrival (ns):            9.582
  Required (ns):          12.376

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[3]:SLn
  Delay (ns):              3.122
  Slack (ns):              2.794
  Arrival (ns):            9.581
  Required (ns):          12.375

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[3]:SLn
  Delay (ns):              3.120
  Slack (ns):              2.797
  Arrival (ns):            9.579
  Required (ns):          12.376

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[2]:SLn
  Delay (ns):              3.120
  Slack (ns):              2.798
  Arrival (ns):            9.579
  Required (ns):          12.377

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/m_busy_reg:EN
  Delay (ns):              2.973
  Slack (ns):              2.802
  Arrival (ns):            9.432
  Required (ns):          12.234

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/m_busy_reg:EN
  Delay (ns):              2.951
  Slack (ns):              2.810
  Arrival (ns):            9.424
  Required (ns):          12.234

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/d0[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[39]:D
  Delay (ns):              3.096
  Slack (ns):              2.811
  Arrival (ns):            9.508
  Required (ns):          12.319

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/d0[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[16]:D
  Delay (ns):              3.092
  Slack (ns):              2.814
  Arrival (ns):            9.504
  Required (ns):          12.318

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:SLn
  Delay (ns):              3.040
  Slack (ns):              2.824
  Arrival (ns):            9.499
  Required (ns):          12.323

Path 59
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[1]:EN
  Delay (ns):              3.050
  Slack (ns):              2.829
  Arrival (ns):            9.537
  Required (ns):          12.366

Path 60
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[3]:EN
  Delay (ns):              3.050
  Slack (ns):              2.829
  Arrival (ns):            9.537
  Required (ns):          12.366

Path 61
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[6]:EN
  Delay (ns):              3.050
  Slack (ns):              2.829
  Arrival (ns):            9.537
  Required (ns):          12.366

Path 62
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[7]:EN
  Delay (ns):              3.050
  Slack (ns):              2.829
  Arrival (ns):            9.537
  Required (ns):          12.366

Path 63
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[4]:EN
  Delay (ns):              3.050
  Slack (ns):              2.830
  Arrival (ns):            9.537
  Required (ns):          12.367

Path 64
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[5]:EN
  Delay (ns):              3.049
  Slack (ns):              2.830
  Arrival (ns):            9.536
  Required (ns):          12.366

Path 65
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_REF_CLK_TRAINING/I_IOD_0:RX_CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_last[0]:EN
  Delay (ns):              2.768
  Slack (ns):              2.831
  Arrival (ns):            9.460
  Required (ns):          12.291

Path 66
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_REF_CLK_TRAINING/I_IOD_0:RX_CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_last[1]:EN
  Delay (ns):              2.768
  Slack (ns):              2.831
  Arrival (ns):            9.460
  Required (ns):          12.291

Path 67
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[1]:EN
  Delay (ns):              3.048
  Slack (ns):              2.831
  Arrival (ns):            9.535
  Required (ns):          12.366

Path 68
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[3]:EN
  Delay (ns):              3.048
  Slack (ns):              2.831
  Arrival (ns):            9.535
  Required (ns):          12.366

Path 69
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[6]:EN
  Delay (ns):              3.048
  Slack (ns):              2.831
  Arrival (ns):            9.535
  Required (ns):          12.366

Path 70
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[7]:EN
  Delay (ns):              3.048
  Slack (ns):              2.831
  Arrival (ns):            9.535
  Required (ns):          12.366

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[2]:SLn
  Delay (ns):              3.086
  Slack (ns):              2.831
  Arrival (ns):            9.545
  Required (ns):          12.376

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[3]:SLn
  Delay (ns):              3.085
  Slack (ns):              2.831
  Arrival (ns):            9.544
  Required (ns):          12.375

Path 73
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[4]:EN
  Delay (ns):              3.048
  Slack (ns):              2.832
  Arrival (ns):            9.535
  Required (ns):          12.367

Path 74
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[5]:EN
  Delay (ns):              3.047
  Slack (ns):              2.832
  Arrival (ns):            9.534
  Required (ns):          12.366

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[2]:SLn
  Delay (ns):              3.093
  Slack (ns):              2.832
  Arrival (ns):            9.544
  Required (ns):          12.376

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[3]:SLn
  Delay (ns):              3.092
  Slack (ns):              2.832
  Arrival (ns):            9.543
  Required (ns):          12.375

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              2.959
  Slack (ns):              2.833
  Arrival (ns):            9.436
  Required (ns):          12.269

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              2.959
  Slack (ns):              2.833
  Arrival (ns):            9.436
  Required (ns):          12.269

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              2.959
  Slack (ns):              2.833
  Arrival (ns):            9.436
  Required (ns):          12.269

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              2.959
  Slack (ns):              2.833
  Arrival (ns):            9.436
  Required (ns):          12.269

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_23/wr_ready:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/gen_dc_level.ram_rd_valid_int:D
  Delay (ns):              3.041
  Slack (ns):              2.833
  Arrival (ns):            9.508
  Required (ns):          12.341

Path 82
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[1]:EN
  Delay (ns):              3.044
  Slack (ns):              2.835
  Arrival (ns):            9.531
  Required (ns):          12.366

Path 83
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[3]:EN
  Delay (ns):              3.044
  Slack (ns):              2.835
  Arrival (ns):            9.531
  Required (ns):          12.366

Path 84
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[6]:EN
  Delay (ns):              3.044
  Slack (ns):              2.835
  Arrival (ns):            9.531
  Required (ns):          12.366

Path 85
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[7]:EN
  Delay (ns):              3.044
  Slack (ns):              2.835
  Arrival (ns):            9.531
  Required (ns):          12.366

Path 86
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[4]:EN
  Delay (ns):              3.044
  Slack (ns):              2.836
  Arrival (ns):            9.531
  Required (ns):          12.367

Path 87
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[5]:EN
  Delay (ns):              3.043
  Slack (ns):              2.836
  Arrival (ns):            9.530
  Required (ns):          12.366

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:SLn
  Delay (ns):              3.027
  Slack (ns):              2.838
  Arrival (ns):            9.485
  Required (ns):          12.323

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[3]:SLn
  Delay (ns):              3.020
  Slack (ns):              2.839
  Arrival (ns):            9.499
  Required (ns):          12.338

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[2]:SLn
  Delay (ns):              3.020
  Slack (ns):              2.840
  Arrival (ns):            9.499
  Required (ns):          12.339

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[3]:D
  Delay (ns):              3.054
  Slack (ns):              2.840
  Arrival (ns):            9.531
  Required (ns):          12.371

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[1]:D
  Delay (ns):              3.053
  Slack (ns):              2.841
  Arrival (ns):            9.530
  Required (ns):          12.371

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[1]:D
  Delay (ns):              3.050
  Slack (ns):              2.844
  Arrival (ns):            9.527
  Required (ns):          12.371

Path 94
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[3]:D
  Delay (ns):              3.045
  Slack (ns):              2.847
  Arrival (ns):            9.524
  Required (ns):          12.371

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.046
  Slack (ns):              2.848
  Arrival (ns):            9.523
  Required (ns):          12.371

Path 96
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/full[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size[8]:D
  Delay (ns):              3.128
  Slack (ns):              2.848
  Arrival (ns):            9.576
  Required (ns):          12.424

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[2]:D
  Delay (ns):              3.044
  Slack (ns):              2.849
  Arrival (ns):            9.521
  Required (ns):          12.370

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_cs[0]:D
  Delay (ns):              3.044
  Slack (ns):              2.850
  Arrival (ns):            9.521
  Required (ns):          12.371

Path 99
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[3]:D
  Delay (ns):              3.044
  Slack (ns):              2.850
  Arrival (ns):            9.521
  Required (ns):          12.371

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[39]:D
  Delay (ns):              3.057
  Slack (ns):              2.850
  Arrival (ns):            9.469
  Required (ns):          12.319

