<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="color_convert" language="c" hwCtrl="ap_ctrl_none" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="stream_in_24" src_type="stream&lt;hls::axis&lt;ap_uint&lt;24&gt;, 1, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="96" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="stream_in_24" hw_bitwidth="24" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="1" access_type="w" src_name="stream_out_24" src_type="stream&lt;hls::axis&lt;ap_uint&lt;24&gt;, 1, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="96" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="stream_out_24" hw_bitwidth="24" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="c1" src_type="coeffs&amp;" src_isptr="1" src_bitwidth="48" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="10" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="10" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24"/>
        </hw>
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="10" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="c2" src_type="coeffs&amp;" src_isptr="1" src_bitwidth="48" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="10" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40"/>
        </hw>
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="10" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48"/>
        </hw>
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="10" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="c3" src_type="coeffs&amp;" src_isptr="1" src_bitwidth="48" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="10" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64"/>
        </hw>
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="10" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72"/>
        </hw>
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="10" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="bias" src_type="coeffs&amp;" src_isptr="1" src_bitwidth="48" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="10" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88"/>
        </hw>
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="10" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96"/>
        </hw>
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="10" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
