Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "Y:/Desktop/Xlinux/wk-final/cankao/ComputerArchitecture-master/09_Cache/sim_top_isim_beh.exe" -prj "Y:/Desktop/Xlinux/wk-final/cankao/ComputerArchitecture-master/09_Cache/sim_top_beh.prj" "work.sim_top" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "Y:/Desktop/Xlinux/wk-final/cankao/ComputerArchitecture-master/09_Cache/cache.v" into library work
Analyzing Verilog file "Y:/Desktop/Xlinux/wk-final/cankao/ComputerArchitecture-master/09_Cache/inst.v" into library work
Analyzing Verilog file "Y:/Desktop/Xlinux/wk-final/cankao/ComputerArchitecture-master/09_Cache/data_ram.v" into library work
Analyzing Verilog file "Y:/Desktop/Xlinux/wk-final/cankao/ComputerArchitecture-master/09_Cache/cmu.v" into library work
Analyzing Verilog file "Y:/Desktop/Xlinux/wk-final/cankao/ComputerArchitecture-master/09_Cache/top.v" into library work
Analyzing Verilog file "Y:/Desktop/Xlinux/wk-final/cankao/ComputerArchitecture-master/09_Cache/sim_top.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module inst
Compiling module data_ram(CLK_DELAY=3)
Compiling module cache(TAG_BITS=22,LINE_WORDS=4,L...
Compiling module cmu
Compiling module top
Compiling module sim_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable Y:/Desktop/Xlinux/wk-final/cankao/ComputerArchitecture-master/09_Cache/sim_top_isim_beh.exe
Fuse Memory Usage: 29516 KB
Fuse CPU Usage: 624 ms
