// Seed: 2108288894
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout tri id_2;
  output wire id_1;
  generate
    assign id_2 = -1;
  endgenerate
  assign id_1 = this;
endmodule
module module_1 #(
    parameter id_2 = 32'd95,
    parameter id_3 = 32'd70
) (
    output tri0  id_0
    , id_5,
    input  tri   id_1,
    input  uwire _id_2,
    output tri1  _id_3["" &  id_2 : id_3]
);
  assign id_0 = 1'd0;
  assign id_5 = id_2;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule : SymbolIdentifier
