INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/adi/hdd/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/adi/hdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fft_8point_top glbl -prj fft_8point.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/adi/hdd/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fft_8point 
Multi-threading is on. Using 14 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/AESL_automem_FFT_output_M_imag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_FFT_output_M_imag
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/fft_8point_rev8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_8point_rev8_rom
INFO: [VRFC 10-311] analyzing module fft_8point_rev8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/fft_8point_fsub_32ns_32ns_32_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_8point_fsub_32ns_32ns_32_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/FFT_stages.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_stages
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/FFT_stages_temp2_M_real.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_stages_temp2_M_real_ram
INFO: [VRFC 10-311] analyzing module FFT_stages_temp2_M_real
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/fft_8point_mux_42_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_8point_mux_42_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/fft_8point_fadd_32ns_32ns_32_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_8point_fadd_32ns_32ns_32_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/AESL_automem_FFT_output_M_real.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_FFT_output_M_real
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/AESL_automem_FFT_input_M_imag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_FFT_input_M_imag
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/fft_8point.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fft_8point_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/fft_8point.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_8point
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/fft_8point_fmul_32ns_32ns_32_4_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_8point_fmul_32ns_32ns_32_4_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/fft_8point_FFT_rev_M_real.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_8point_FFT_rev_M_real_ram
INFO: [VRFC 10-311] analyzing module fft_8point_FFT_rev_M_real
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/FFT_stages_temp1_M_real.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_stages_temp1_M_real_ram
INFO: [VRFC 10-311] analyzing module FFT_stages_temp1_M_real
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/fft_8point_faddfsub_32ns_32ns_32_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_8point_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/AESL_automem_FFT_input_M_real.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_FFT_input_M_real
INFO: [VRFC 10-163] Analyzing VHDL file "/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/ip/xil_defaultlib/fft_8point_ap_fsub_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft_8point_ap_fsub_3_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/ip/xil_defaultlib/fft_8point_ap_fmul_2_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft_8point_ap_fmul_2_max_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/ip/xil_defaultlib/fft_8point_ap_fadd_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft_8point_ap_fadd_3_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/ip/xil_defaultlib/fft_8point_ap_faddfsub_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft_8point_ap_faddfsub_3_full_dsp_32'
Starting static elaboration
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/fft_8point_ap_faddfsub_3_full_dsp_32.vhd:206]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/fft_8point_ap_fadd_3_full_dsp_32.vhd:201]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/fft_8point_ap_fsub_3_full_dsp_32.vhd:201]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/fft_8point_ap_fmul_2_max_dsp_32.vhd:201]
Completed static elaboration
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
