
*** Running vivado
    with args -log impl_Inter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source impl_Inter_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in C:/Users/empir/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/empir/AppData/Roaming/Xilinx/Vivado/init.tcl'
source impl_Inter_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 377.723 ; gain = 66.586
WARNING: [Board 49-151] The current board 'tul.com.tw::pynq-z2:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Jordi/OneDrive - Office 365 Fontys/MO4 IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Jordi/OneDrive - Office 365 Fontys/Projects/Year 1/MO3/Digital/bit8_fulladder'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: impl_Inter_0_0
Command: synth_design -top impl_Inter_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16068
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1221.098 ; gain = 405.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'impl_Inter_0_0' [c:/Fontys/Impl_PID/Impl_PID.gen/sources_1/bd/impl/ip/impl_Inter_0_0/synth/impl_Inter_0_0.vhd:69]
INFO: [Synth 8-3491] module 'Inter' declared at 'C:/Fontys/Impl_PID/Impl_PID.srcs/sources_1/new/Inter.vhd:34' bound to instance 'U0' of component 'Inter' [c:/Fontys/Impl_PID/Impl_PID.gen/sources_1/bd/impl/ip/impl_Inter_0_0/synth/impl_Inter_0_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Inter' [C:/Fontys/Impl_PID/Impl_PID.srcs/sources_1/new/Inter.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Inter' (0#1) [C:/Fontys/Impl_PID/Impl_PID.srcs/sources_1/new/Inter.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'impl_Inter_0_0' (0#1) [c:/Fontys/Impl_PID/Impl_PID.gen/sources_1/bd/impl/ip/impl_Inter_0_0/synth/impl_Inter_0_0.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1313.371 ; gain = 498.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1313.371 ; gain = 498.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1313.371 ; gain = 498.148
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1313.371 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1353.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1353.852 ; gain = 0.031
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1353.852 ; gain = 538.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1353.852 ; gain = 538.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1353.852 ; gain = 538.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1353.852 ; gain = 538.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Multipliers : 
	               8x32  Multipliers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP U0/numCalc0, operation Mode is: A*B.
DSP Report: operator U0/numCalc0 is absorbed into DSP U0/numCalc0.
DSP Report: operator U0/numCalc0 is absorbed into DSP U0/numCalc0.
DSP Report: Generating DSP U0/numCalc_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register U0/numCalc_reg is absorbed into DSP U0/numCalc_reg.
DSP Report: operator U0/numCalc0 is absorbed into DSP U0/numCalc_reg.
DSP Report: operator U0/numCalc0 is absorbed into DSP U0/numCalc_reg.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[47]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[46]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[45]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[44]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[43]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[42]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[41]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[40]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[39]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[38]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[37]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[36]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[35]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[34]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[33]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[32]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[31]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[30]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[29]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[28]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[27]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[26]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[25]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[24]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[23]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[22]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[21]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[20]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[19]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[18]) is unused and will be removed from module impl_Inter_0_0.
INFO: [Synth 8-3332] Sequential element (U0/numCalc_reg[17]) is unused and will be removed from module impl_Inter_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1353.852 ; gain = 538.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|impl_Inter_0_0 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|impl_Inter_0_0 | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1359.133 ; gain = 543.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1359.727 ; gain = 544.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1378.824 ; gain = 563.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 1388.383 ; gain = 573.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 1388.383 ; gain = 573.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1388.383 ; gain = 573.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1388.383 ; gain = 573.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1388.383 ; gain = 573.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1388.383 ; gain = 573.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|impl_Inter_0_0 | A*B             | 17     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|impl_Inter_0_0 | (PCIN>>17+A*B)' | 15     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   210|
|2     |DSP48E1 |     2|
|4     |LUT1    |    30|
|5     |LUT2    |    60|
|6     |LUT3    |   630|
|7     |LUT4    |    20|
|8     |LUT5    |     7|
|9     |LUT6    |    44|
|10    |FDRE    |    49|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1388.383 ; gain = 573.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 1388.383 ; gain = 532.680
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1388.383 ; gain = 573.160
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1388.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 212 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'impl_Inter_0_0' is not ideal for floorplanning, since the cellview 'Inter' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1388.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a1aadb5a
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 1388.383 ; gain = 974.945
INFO: [Common 17-1381] The checkpoint 'C:/Fontys/Impl_PID/Impl_PID.runs/impl_Inter_0_0_synth_1/impl_Inter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP impl_Inter_0_0, cache-ID = 1cb4537f2fa36613
INFO: [Common 17-1381] The checkpoint 'C:/Fontys/Impl_PID/Impl_PID.runs/impl_Inter_0_0_synth_1/impl_Inter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file impl_Inter_0_0_utilization_synth.rpt -pb impl_Inter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 19 16:33:48 2024...
