

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Tue Apr 25 14:43:33 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hls_test_matmul
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.522 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13| 0.130 us | 0.130 us |   13|   13|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       11|       11|         4|          1|          1|     9|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      2|       -|       -|    -|
|Expression       |        -|      0|       0|     259|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       0|      45|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      93|    -|
|Register         |        0|      -|     215|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      2|     215|     429|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |matrixmul_mux_32_bkb_U1  |matrixmul_mux_32_bkb  |        0|      0|  0|  15|    0|
    |matrixmul_mux_32_bkb_U2  |matrixmul_mux_32_bkb  |        0|      0|  0|  15|    0|
    |matrixmul_mux_32_bkb_U3  |matrixmul_mux_32_bkb  |        0|      0|  0|  15|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|  45|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulcud_U4  |matrixmul_mac_mulcud  | i0 + i1 * i2 |
    |matrixmul_mac_muldEe_U5  |matrixmul_mac_muldEe  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_588_p2                     |     *    |      0|  0|  41|           8|           8|
    |add_ln63_1_fu_194_p2              |     +    |      0|  0|  10|           2|           1|
    |add_ln63_fu_174_p2                |     +    |      0|  0|  13|           4|           1|
    |j_fu_234_p2                       |     +    |      0|  0|  10|           2|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln63_fu_168_p2               |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln65_fu_180_p2               |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln70_fu_228_p2               |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln75_1_fu_206_p2             |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln75_fu_200_p2               |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln77_fu_325_p2               |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |b_copy_0_2_5_fu_412_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_0_2_6_fu_419_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_0_2_7_fu_427_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_0_2_8_fu_434_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_0_2_fu_404_p3              |  select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_5_fu_375_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_6_fu_382_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_7_fu_390_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_8_fu_397_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_fu_367_p3              |  select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_5_fu_338_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_6_fu_345_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_7_fu_353_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_8_fu_360_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_fu_330_p3              |  select  |      0|  0|   8|           1|           8|
    |select_ln63_fu_220_p3             |  select  |      0|  0|   2|           1|           2|
    |select_ln75_1_fu_212_p3           |  select  |      0|  0|   2|           1|           1|
    |select_ln75_fu_186_p3             |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 259|          54|         151|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_blk_n                  |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |b_blk_n                  |   9|          2|    1|          2|
    |i_0_reg_146              |   9|          2|    2|          4|
    |indvar_flatten_reg_135   |   9|          2|    4|          8|
    |j_0_reg_157              |   9|          2|    2|          4|
    |res_blk_n                |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  93|         20|   14|         30|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |a_row_0_1_reg_729                  |   8|   0|    8|          0|
    |a_row_0_fu_68                      |   8|   0|    8|          0|
    |a_row_1_1_fu_72                    |   8|   0|    8|          0|
    |a_row_2_1_fu_76                    |   8|   0|    8|          0|
    |add_ln82_reg_739                   |  16|   0|   16|          0|
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |b_copy_0_2_1_fu_88                 |   8|   0|    8|          0|
    |b_copy_0_2_2_fu_80                 |   8|   0|    8|          0|
    |b_copy_0_2_3_fu_84                 |   8|   0|    8|          0|
    |b_copy_1_2_1_fu_100                |   8|   0|    8|          0|
    |b_copy_1_2_2_fu_92                 |   8|   0|    8|          0|
    |b_copy_1_2_3_fu_96                 |   8|   0|    8|          0|
    |b_copy_2_2_1_fu_112                |   8|   0|    8|          0|
    |b_copy_2_2_2_fu_104                |   8|   0|    8|          0|
    |b_copy_2_2_3_fu_108                |   8|   0|    8|          0|
    |i_0_reg_146                        |   2|   0|    2|          0|
    |icmp_ln63_reg_685                  |   1|   0|    1|          0|
    |icmp_ln70_reg_711                  |   1|   0|    1|          0|
    |icmp_ln70_reg_711_pp0_iter1_reg    |   1|   0|    1|          0|
    |indvar_flatten_reg_135             |   4|   0|    4|          0|
    |j_0_reg_157                        |   2|   0|    2|          0|
    |select_ln75_1_reg_702              |   1|   0|    1|          0|
    |select_ln75_reg_694                |   2|   0|    2|          0|
    |select_ln75_reg_694_pp0_iter1_reg  |   2|   0|    2|          0|
    |tmp_1_reg_734                      |   8|   0|    8|          0|
    |icmp_ln63_reg_685                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 215|  32|  152|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_dout      |  in |   24|   ap_fifo  |       a      |    pointer   |
|a_empty_n   |  in |    1|   ap_fifo  |       a      |    pointer   |
|a_read      | out |    1|   ap_fifo  |       a      |    pointer   |
|b_dout      |  in |   24|   ap_fifo  |       b      |    pointer   |
|b_empty_n   |  in |    1|   ap_fifo  |       b      |    pointer   |
|b_read      | out |    1|   ap_fifo  |       b      |    pointer   |
|res_din     | out |   16|   ap_fifo  |      res     |    pointer   |
|res_full_n  |  in |    1|   ap_fifo  |      res     |    pointer   |
|res_write   | out |    1|   ap_fifo  |      res     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

