timestamp 1686021299
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use switch_n_3v3 switch_n_3v3_1 1 0 11886 0 1 2132
use 2_bit_dac 2_bit_dac_0[0:0:5006][0:1:1228] 1 0 408 0 1 182
node "D1_BUF" 0 61.3639 3446 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4756 314 0 0 0 0 0 0 0 0
node "VREFH" 0 41.017 260 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5005 292 0 0 0 0 0 0 0 0
node "D0_BUF" 0 41.017 159 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5005 292 0 0 0 0 0 0 0 0
node "VSS" 3 702.371 26 245 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 89896 2780 86240 1792 0 0 0 0 0 0
node "m2_5404_1640#" 0 43.7367 5404 1640 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6273 388 0 0 0 0 0 0 0 0
node "m2_5324_1650#" 0 15.5412 5324 1650 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5863 368 0 0 0 0 0 0 0 0
node "m2_5244_1624#" 1 20.9779 5244 1624 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6929 420 0 0 0 0 0 0 0 0
node "m2_5164_1642#" 0 17.3008 5164 1642 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6314 390 0 0 0 0 0 0 0 0
node "m2_5084_1631#" 0 48.303 5084 1631 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6396 394 0 0 0 0 0 0 0 0
node "VCC" 3 667.081 -76 951 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 87856 2720 78680 1684 0 0 0 0 0 0
node "m2_5404_2328#" 0 33.0485 5404 2328 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5248 338 0 0 0 0 0 0 0 0
node "m2_5324_2315#" 0 17.1799 5324 2315 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5781 364 0 0 0 0 0 0 0 0
node "m2_5244_2328#" 0 14.6234 5244 2328 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5248 338 0 0 0 0 0 0 0 0
node "m2_5164_2328#" 0 16.2252 5164 2328 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5248 338 0 0 0 0 0 0 0 0
node "D2" 0 22.5925 5004 2315 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5781 364 0 0 0 0 0 0 0 0
node "D1" 0 68.0268 3446 2306 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6150 382 0 0 0 0 0 0 0 0
node "VREFL" 0 50.6246 260 2327 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7095 368 0 0 0 0 0 0 0 0
node "D0" 0 48.2147 156 2333 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6765 356 0 0 0 0 0 0 0 0
node "m1_4917_1167#" 10 848.818 4917 1167 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60448 4312 6464 456 0 0 0 0 0 0 0 0
node "D2_BUF" 2 172.964 4993 1343 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18811 1026 7223 422 0 0 0 0 0 0 0 0
node "m1_4993_1797#" 2 176.642 4993 1797 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19942 1084 3328 232 0 0 0 0 0 0 0 0
node "VOUT" 2 222.213 6398 2288 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16822 924 12181 686 0 0 0 0 0 0 0 0
node "m1_4911_2358#" 9 785.358 4911 2358 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 63808 4264 6253 382 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m2_5244_2328#" "VOUT" 0.00128477
cap "m2_5164_2328#" "m2_5164_1642#" 3.46284
cap "m2_5164_2328#" "m1_4911_2358#" 21.0674
cap "m1_4917_1167#" "m2_5404_1640#" 0.091574
cap "m2_5324_1650#" "m2_5404_1640#" 72.2222
cap "m2_5164_2328#" "m2_5244_2328#" 64.6465
cap "D2_BUF" "m1_4993_1797#" 49.8989
cap "VOUT" "m2_5324_2315#" 0.503491
cap "m2_5244_2328#" "m1_4911_2358#" 17.6381
cap "m2_5404_2328#" "VOUT" 0.441512
cap "D0_BUF" "VREFH" 42.9245
cap "D2_BUF" "m2_5244_1624#" 1.14234
cap "m1_4993_1797#" "m2_5244_1624#" 10.4706
cap "m2_5164_1642#" "m2_5084_1631#" 73.2323
cap "m1_4911_2358#" "m2_5324_2315#" 18.3456
cap "m2_5244_2328#" "m2_5324_2315#" 64.6465
cap "m1_4911_2358#" "m2_5084_1631#" 0.0531495
cap "m2_5404_2328#" "m1_4911_2358#" 24.2668
cap "VOUT" "D2" 0.00298033
cap "m2_5404_2328#" "m2_5324_2315#" 64.6465
cap "m2_5164_2328#" "D2" 35.7542
cap "D2_BUF" "m2_5324_1650#" 0.901474
cap "m1_4917_1167#" "D2_BUF" 116.507
cap "m2_5324_1650#" "m1_4993_1797#" 10.1005
cap "D1" "m1_4911_2358#" 3.70952
cap "m1_4917_1167#" "m1_4993_1797#" 1.99375
cap "m1_4911_2358#" "D2" 72.8635
cap "m2_5404_2328#" "m2_5404_1640#" 3.44538
cap "m2_5324_1650#" "m2_5244_1624#" 72.2222
cap "m1_4917_1167#" "m2_5244_1624#" 0.0983948
cap "D0" "VREFL" 56.422
cap "D2" "m2_5324_2315#" 1.9174
cap "VCC" "VSS" 599.622
cap "D0" "VSS" 0.328777
cap "D2_BUF" "m2_5164_1642#" 0.978566
cap "m2_5164_2328#" "m1_4993_1797#" 0.181215
cap "VSS" "D0_BUF" 2.57734
cap "m1_4993_1797#" "m2_5164_1642#" 12.0159
cap "m1_4993_1797#" "m1_4911_2358#" 37.0707
cap "m2_5244_2328#" "m1_4993_1797#" 0.181215
cap "m1_4917_1167#" "m2_5324_1650#" 0.0876619
cap "D1" "D2" 1.26823
cap "m2_5164_1642#" "m2_5244_1624#" 76.2626
cap "m2_5244_2328#" "m2_5244_1624#" 3.44538
cap "D2_BUF" "m2_5084_1631#" 1.05555
cap "m1_4993_1797#" "m2_5324_2315#" 0.212273
cap "VCC" "D0" 0.037469
cap "VCC" "D0_BUF" 0.0838128
cap "m1_4993_1797#" "m2_5084_1631#" 9.68183
cap "m2_5404_2328#" "m1_4993_1797#" 0.181215
cap "D2_BUF" "m2_5404_1640#" 0.988214
cap "m1_4917_1167#" "VOUT" 19.3825
cap "m1_4993_1797#" "m2_5404_1640#" 10.2545
cap "m2_5244_1624#" "m2_5084_1631#" 3.07263
cap "m1_4917_1167#" "m2_5164_1642#" 0.0907711
cap "m2_5404_1640#" "m2_5244_1624#" 2.7933
cap "m1_4917_1167#" "m1_4911_2358#" 40.1784
cap "m1_4993_1797#" "D2" 3.94231
cap "m2_5164_2328#" "VOUT" 0.00115661
cap "m2_5324_1650#" "m2_5324_2315#" 3.52234
cap "m1_4917_1167#" "m2_5084_1631#" 0.0953209
cap "m1_4911_2358#" "VOUT" 231.095
cap "2_bit_dac_0[0]/VREFH" "2_bit_dac_0[0]/VSS" 5.865
cap "2_bit_dac_0[0]/VSS" "2_bit_dac_0[0]/D0" 351.791
cap "2_bit_dac_0[0]/VREFH" "2_bit_dac_0[0]/D0_BUF" -42.9245
cap "2_bit_dac_0[0]/switch2n_3v3_0/a_n6524_n498#" "2_bit_dac_0[0]/VSS" 0.216243
cap "2_bit_dac_0[0]/VSS" "2_bit_dac_0[0]/VREFL" 21.4219
cap "2_bit_dac_0[0]/switch2n_3v3_0/R_L" "2_bit_dac_0[0]/VSS" 0.269077
cap "2_bit_dac_0[0]/VCC" "2_bit_dac_0[0]/D0" -7.79903
cap "2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "2_bit_dac_0[0]/VSS" 1.18428
cap "2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "2_bit_dac_0[0]/VCC" 0.0716969
cap "2_bit_dac_0[0]/VSS" "2_bit_dac_0[0]/D0_BUF" 42.344
cap "2_bit_dac_0[0]/switch2n_3v3_0/R_H" "2_bit_dac_0[0]/VSS" 0.447846
cap "2_bit_dac_0[0]/VCC" "2_bit_dac_0[0]/VSS" -39.4072
cap "2_bit_dac_0[0]/switch2n_3v3_0/R_H" "2_bit_dac_0[0]/VCC" 0.0114322
cap "2_bit_dac_0[0]/VCC" "2_bit_dac_0[0]/D0_BUF" -0.0838128
cap "2_bit_dac_0[0]/VSS" "2_bit_dac_0[0]/D0" 0.0586972
cap "2_bit_dac_0[0]/VSS" "2_bit_dac_0[0]/switch2n_3v3_0/a_n6524_n498#" 0.062422
cap "2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "2_bit_dac_0[0]/VCC" 1.13687e-13
cap "2_bit_dac_0[0]/VSS" "2_bit_dac_0[0]/D0_BUF" -1.7053e-13
cap "2_bit_dac_0[0]/VCC" "2_bit_dac_0[0]/D0_BUF" 1.13687e-13
cap "2_bit_dac_0[0]/VSS" "2_bit_dac_0[0]/VCC" 0.0331422
cap "2_bit_dac_0[0]/D1" "switch_n_3v3_1/DX_BUF" 2.4486
cap "2_bit_dac_0[0]/D1" "2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" -1.42109e-14
cap "2_bit_dac_0[0]/VOUT" "2_bit_dac_0[0]/D1" 1.89422
cap "switch_n_3v3_1/DX_BUF" "switch_n_3v3_1/D5" 27.5281
cap "2_bit_dac_0[0]/D1" "switch_n_3v3_1/VREFH" 1.89266
cap "switch_n_3v3_1/D6" "switch_n_3v3_1/VREFH" 19.6978
cap "switch_n_3v3_1/DX_BUF" "switch_n_3v3_1/VSS" 6.65042
cap "switch_n_3v3_1/VREFH" "2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 8.53977
cap "switch_n_3v3_1/D5" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 0.359139
cap "switch_n_3v3_1/DX_BUF" "switch_n_3v3_1/D7" 7.16994
cap "switch_n_3v3_1/DX_BUF" "switch_n_3v3_1/VREFL" 1.8191
cap "switch_n_3v3_1/DX_BUF" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 36.7886
cap "switch_n_3v3_1/DX_BUF" "switch_n_3v3_1/DX" -0.473118
cap "switch_n_3v3_1/VSS" "2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" -0.070379
cap "switch_n_3v3_1/VCC" "switch_n_3v3_1/VREFH" 0.13466
cap "switch_n_3v3_1/DX_BUF" "switch_n_3v3_1/D3" 30.4297
cap "switch_n_3v3_1/VREFH" "2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" 8.38016
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "switch_n_3v3_1/D7" 0.16387
cap "switch_n_3v3_1/D4" "switch_n_3v3_1/VREFH" 19.7684
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" -2.75478
cap "switch_n_3v3_1/DX_BUF" "2_bit_dac_0[0]/D1" 2.4486
cap "switch_n_3v3_1/D3" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 1.25477
cap "switch_n_3v3_1/DX_BUF" "switch_n_3v3_1/D6" 26.5521
cap "switch_n_3v3_1/D5" "2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 0.0528168
cap "switch_n_3v3_1/DX_BUF" "2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 0.20133
cap "switch_n_3v3_1/D6" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 0.233796
cap "2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" "switch_n_3v3_1/D7" 0.0298639
cap "switch_n_3v3_1/DX_BUF" "2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" 0.642379
cap "switch_n_3v3_1/DX_BUF" "switch_n_3v3_1/D4" 28.1478
cap "switch_n_3v3_1/D3" "2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 0.116634
cap "2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" -0.587435
cap "switch_n_3v3_1/D4" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 0.615699
cap "switch_n_3v3_1/D6" "2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 0.0389328
cap "switch_n_3v3_1/D5" "switch_n_3v3_1/VREFH" 19.7202
cap "switch_n_3v3_1/DX_BUF" "switch_n_3v3_1/VREFH" 65.732
cap "switch_n_3v3_1/VREFH" "switch_n_3v3_1/VSS" 0.9026
cap "switch_n_3v3_1/VREFL" "switch_n_3v3_1/VREFH" -1.95554
cap "switch_n_3v3_1/VREFH" "switch_n_3v3_1/D7" 25.8634
cap "switch_n_3v3_1/VREFH" "switch_n_3v3_1/DX" -0.9625
cap "switch_n_3v3_1/D4" "2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 0.0755889
cap "switch_n_3v3_1/VREFH" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 16.0083
cap "switch_n_3v3_1/VREFH" "2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 5.11544
cap "switch_n_3v3_1/VREFH" "switch_n_3v3_1/D3" 19.8976
cap "switch_n_3v3_1/VOUT" "switch_n_3v3_1/VREFH" 14.3061
cap "switch_n_3v3_1/D7" "switch_n_3v3_1/VREFH" 0.0981822
cap "switch_n_3v3_1/DX_BUF" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 0.0879297
cap "switch_n_3v3_1/DX_BUF" "switch_n_3v3_1/VREFH" 187.737
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "switch_n_3v3_1/VREFH" 1.27082
cap "switch_n_3v3_1/D4" "switch_n_3v3_1/VREFH" 0.0584018
cap "switch_n_3v3_1/D6" "switch_n_3v3_1/VREFH" 0.0813183
cap "switch_n_3v3_1/DX" "switch_n_3v3_1/VREFH" -0.034375
cap "switch_n_3v3_1/VCC" "switch_n_3v3_1/VREFH" 0.433068
cap "switch_n_3v3_1/VSS" "switch_n_3v3_1/VREFH" 0.845369
cap "switch_n_3v3_1/VREFL" "switch_n_3v3_1/VREFH" -12.3828
cap "switch_n_3v3_1/DX_BUF" "switch_n_3v3_1/D3" -8.67362e-19
cap "switch_n_3v3_1/DX_BUF" "switch_n_3v3_1/VOUT" -0.157015
cap "switch_n_3v3_1/DX_" "switch_n_3v3_1/VREFH" 0.0745644
cap "switch_n_3v3_1/D5" "switch_n_3v3_1/VREFH" 0.0684468
cap "switch_n_3v3_1/D3" "switch_n_3v3_1/VREFH" 0.0504135
cap "2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" "2_bit_dac_0[0]/VCC" 0.0359906
cap "2_bit_dac_0[1]/VREFL" "2_bit_dac_0[1]/D0" -56.422
cap "2_bit_dac_0[0]/VSS" "2_bit_dac_0[0]/D0_BUF" -0.0118651
cap "2_bit_dac_0[0]/VREFL" "2_bit_dac_0[0]/VCC" 3.87921
cap "2_bit_dac_0[0]/VCC" "2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 0.927464
cap "2_bit_dac_0[1]/switch2n_3v3_0/R_H" "2_bit_dac_0[0]/VCC" 0.34273
cap "2_bit_dac_0[0]/VREFL" "2_bit_dac_0[0]/VSS" 0.186961
cap "2_bit_dac_0[0]/VSS" "2_bit_dac_0[0]/VCC" -30.9631
cap "2_bit_dac_0[0]/D0" "2_bit_dac_0[0]/VCC" 6.97395
cap "2_bit_dac_0[1]/D0" "2_bit_dac_0[0]/VCC" 106.41
cap "2_bit_dac_0[0]/VCC" "2_bit_dac_0[1]/switch2n_3v3_0/R_L" 0.207167
cap "2_bit_dac_0[1]/VREFL" "2_bit_dac_0[0]/VCC" 13.343
cap "2_bit_dac_0[0]/VSS" "2_bit_dac_0[0]/D0" 61.2779
cap "2_bit_dac_0[0]/VSS" "2_bit_dac_0[1]/D0" -0.328777
cap "2_bit_dac_0[0]/VCC" "2_bit_dac_0[0]/D0" 1.75415e-14
cap "2_bit_dac_0[0]/VCC" "2_bit_dac_0[1]/VREFL" -2.44249e-15
cap "2_bit_dac_0[0]/VCC" "2_bit_dac_0[1]/switch2n_3v3_0/VOUTL" -3.55271e-15
cap "2_bit_dac_0[0]/VCC" "2_bit_dac_0[1]/D0" 0.0510098
cap "2_bit_dac_0[0]/VSS" "2_bit_dac_0[1]/switch2n_3v3_0/VOUTL" 1.42109e-14
cap "2_bit_dac_0[0]/VCC" "2_bit_dac_0[1]/switch2n_3v3_0/R_L" 4.21885e-14
cap "2_bit_dac_0[0]/VCC" "2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" -6.21725e-14
cap "2_bit_dac_0[0]/VSS" "2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" 5.68434e-14
cap "2_bit_dac_0[0]/VCC" "2_bit_dac_0[1]/switch2n_3v3_0/R_H" -1.37668e-14
cap "2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "2_bit_dac_0[0]/VCC" -1.13687e-13
cap "2_bit_dac_0[0]/VSS" "2_bit_dac_0[0]/VCC" 0.0474198
cap "switch_n_3v3_1/DX" "2_bit_dac_0[1]/D1" 3.49174
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "switch_n_3v3_1/D3" 0.00393693
cap "switch_n_3v3_1/D4" "2_bit_dac_0[1]/D1" 0.00140535
cap "2_bit_dac_0[1]/VOUT" "2_bit_dac_0[1]/D1" -0.570087
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "switch_n_3v3_1/D5" 0.00307564
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" "2_bit_dac_0[1]/D1" 1.42109e-14
cap "switch_n_3v3_1/DX" "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.0227554
cap "switch_n_3v3_1/VSS" "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.000690733
cap "switch_n_3v3_1/D4" "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.00346769
cap "switch_n_3v3_1/D6" "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.00274513
cap "switch_n_3v3_1/D3" "2_bit_dac_0[1]/D1" 0.00286083
cap "switch_n_3v3_1/DX_BUF" "2_bit_dac_0[0]/D1" 1.15726
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "switch_n_3v3_1/D7" 0.00246421
cap "switch_n_3v3_1/DX_BUF" "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.00112037
cap "switch_n_3v3_1/VREFL" "switch_n_3v3_1/D4" 5.4712
cap "switch_n_3v3_1/D6" "switch_n_3v3_1/D5" -52.5253
cap "switch_n_3v3_1/D7" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.460199
cap "switch_n_3v3_1/D6" "switch_n_3v3_1/VSS" 3.06188
cap "2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" -0.432816
cap "switch_n_3v3_1/DX_BUF" "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 1.30529
cap "switch_n_3v3_1/D5" "2_bit_dac_0[0]/D1" 0.020045
cap "switch_n_3v3_1/D3" "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 2.11662
cap "switch_n_3v3_1/VSS" "2_bit_dac_0[0]/D1" 0.0172148
cap "switch_n_3v3_1/D4" "2_bit_dac_0[0]/D1" 0.0232564
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "switch_n_3v3_1/DX" 69.4225
cap "switch_n_3v3_1/VREFH" "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.000248615
cap "switch_n_3v3_1/VCC" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 5.57429
cap "switch_n_3v3_1/D5" "switch_n_3v3_1/DX" 20.1074
cap "switch_n_3v3_1/VCC" "switch_n_3v3_1/D5" 3.50756
cap "switch_n_3v3_1/DX_" "2_bit_dac_0[0]/D1" 0.00303425
cap "2_bit_dac_0[1]/D1" "switch_n_3v3_1/DX" 4.05127
cap "switch_n_3v3_1/D7" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 1.24073
cap "switch_n_3v3_1/D3" "switch_n_3v3_1/DX_BUF" -0.311252
cap "switch_n_3v3_1/DX" "switch_n_3v3_1/VSS" 7.50315
cap "switch_n_3v3_1/D7" "switch_n_3v3_1/D5" -2.7933
cap "switch_n_3v3_1/VCC" "switch_n_3v3_1/VSS" -6.10794
cap "switch_n_3v3_1/D4" "switch_n_3v3_1/DX" 7.50287
cap "switch_n_3v3_1/D6" "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.165957
cap "switch_n_3v3_1/VCC" "switch_n_3v3_1/D4" 3.51958
cap "switch_n_3v3_1/VREFH" "switch_n_3v3_1/DX_BUF" -0.0140759
cap "switch_n_3v3_1/VREFL" "switch_n_3v3_1/DX_BUF" 17.1957
cap "switch_n_3v3_1/D7" "switch_n_3v3_1/VSS" 5.26072
cap "switch_n_3v3_1/D5" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.80257
cap "switch_n_3v3_1/D3" "switch_n_3v3_1/VREFH" -0.0953209
cap "switch_n_3v3_1/D3" "switch_n_3v3_1/VREFL" 11.8605
cap "switch_n_3v3_1/VREFH" "switch_n_3v3_1/VREFL" -1.93619
cap "switch_n_3v3_1/D6" "switch_n_3v3_1/DX_BUF" -0.301785
cap "switch_n_3v3_1/D7" "switch_n_3v3_1/DX_" 4.30978
cap "switch_n_3v3_1/D4" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 1.13547
cap "switch_n_3v3_1/DX_BUF" "2_bit_dac_0[0]/D1" 1.73822
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "switch_n_3v3_1/DX" 19.7165
cap "2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" -0.061542
cap "switch_n_3v3_1/VCC" "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.194357
cap "switch_n_3v3_1/VREFH" "switch_n_3v3_1/D6" -0.0876619
cap "switch_n_3v3_1/VREFL" "switch_n_3v3_1/D6" 4.74739
cap "switch_n_3v3_1/VOUT" "switch_n_3v3_1/VREFL" -0.0285179
cap "switch_n_3v3_1/D3" "2_bit_dac_0[0]/D1" 0.02728
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "switch_n_3v3_1/D5" 2.64988
cap "switch_n_3v3_1/D7" "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.139041
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "switch_n_3v3_1/VSS" 16.7422
cap "switch_n_3v3_1/DX_BUF" "switch_n_3v3_1/DX" -5.35407
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" -1.42109e-14
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "switch_n_3v3_1/D4" 4.46769
cap "switch_n_3v3_1/D5" "switch_n_3v3_1/VSS" 3.07126
cap "switch_n_3v3_1/VOUT" "switch_n_3v3_1/D6" -0.271847
cap "switch_n_3v3_1/D4" "switch_n_3v3_1/D5" -56.5657
cap "switch_n_3v3_1/D3" "switch_n_3v3_1/DX" 23.7937
cap "switch_n_3v3_1/VCC" "switch_n_3v3_1/D3" 0.544194
cap "switch_n_3v3_1/D7" "switch_n_3v3_1/DX_BUF" -0.087316
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "switch_n_3v3_1/DX_" 1.94788
cap "switch_n_3v3_1/D6" "2_bit_dac_0[0]/D1" 0.0174449
cap "switch_n_3v3_1/D4" "switch_n_3v3_1/VSS" 3.08268
cap "switch_n_3v3_1/VREFH" "switch_n_3v3_1/DX" -0.9625
cap "switch_n_3v3_1/VREFL" "switch_n_3v3_1/DX" 20.5377
cap "switch_n_3v3_1/VCC" "switch_n_3v3_1/VREFL" 20.8429
cap "switch_n_3v3_1/DX_BUF" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 4.75837
cap "switch_n_3v3_1/D7" "switch_n_3v3_1/VREFH" -0.0311936
cap "switch_n_3v3_1/D7" "switch_n_3v3_1/VREFL" 5.91812
cap "switch_n_3v3_1/D3" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 1.85494
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 2.84217e-14
cap "switch_n_3v3_1/D6" "switch_n_3v3_1/DX" 17.7609
cap "switch_n_3v3_1/VCC" "switch_n_3v3_1/D6" 3.49772
cap "switch_n_3v3_1/VREFL" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 18.7078
cap "switch_n_3v3_1/D5" "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.199854
cap "switch_n_3v3_1/D7" "switch_n_3v3_1/D6" -52.5253
cap "switch_n_3v3_1/D7" "switch_n_3v3_1/VOUT" 1.14785
cap "switch_n_3v3_1/DX" "2_bit_dac_0[0]/D1" 2.36428
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "switch_n_3v3_1/VSS" 0.0179176
cap "switch_n_3v3_1/D4" "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.242358
cap "switch_n_3v3_1/D6" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.59643
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "switch_n_3v3_1/DX_BUF" 28.8144
cap "switch_n_3v3_1/D7" "2_bit_dac_0[0]/D1" 0.0153126
cap "switch_n_3v3_1/D5" "switch_n_3v3_1/DX_BUF" -0.361505
cap "switch_n_3v3_1/D3" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 25.4677
cap "switch_n_3v3_1/DX_BUF" "2_bit_dac_0[1]/D1" 0.147685
cap "switch_n_3v3_1/DX_" "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.00081246
cap "switch_n_3v3_1/D3" "switch_n_3v3_1/D5" -3.07263
cap "switch_n_3v3_1/DX_BUF" "switch_n_3v3_1/VSS" 25.1657
cap "switch_n_3v3_1/VCC" "switch_n_3v3_1/DX" 60.1266
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "switch_n_3v3_1/VREFH" 1.19347
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "switch_n_3v3_1/VREFL" 6.22324
cap "switch_n_3v3_1/D4" "switch_n_3v3_1/DX_BUF" -0.318519
cap "switch_n_3v3_1/VREFH" "switch_n_3v3_1/D5" -0.0983948
cap "switch_n_3v3_1/D3" "switch_n_3v3_1/VSS" 3.09676
cap "switch_n_3v3_1/VREFL" "switch_n_3v3_1/D5" 5.4712
cap "switch_n_3v3_1/D7" "switch_n_3v3_1/DX" 15.2297
cap "switch_n_3v3_1/VCC" "switch_n_3v3_1/D7" 2.85355
cap "switch_n_3v3_1/D3" "switch_n_3v3_1/D4" -32.8283
cap "switch_n_3v3_1/VREFL" "2_bit_dac_0[1]/D1" -0.571435
cap "switch_n_3v3_1/VREFH" "switch_n_3v3_1/VSS" 4.32393
cap "switch_n_3v3_1/VREFL" "switch_n_3v3_1/VSS" 0.15093
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" "switch_n_3v3_1/DX" 8.45579
cap "switch_n_3v3_1/VREFH" "switch_n_3v3_1/D4" -0.0907711
cap "switch_n_3v3_1/VCC" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 16.7776
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "switch_n_3v3_1/D6" 1.74957
cap "switch_n_3v3_1/VSS" "switch_n_3v3_1/VREFH" 27.2528
cap "switch_n_3v3_1/VSS" "switch_n_3v3_1/DX_BUF" -6.31717e-14
cap "switch_n_3v3_1/DX_" "switch_n_3v3_1/VOUT" 9.29344
cap "switch_n_3v3_1/DX" "switch_n_3v3_1/D6" -0.405309
cap "switch_n_3v3_1/D3" "switch_n_3v3_1/VREFH" 0.00110724
cap "switch_n_3v3_1/DX" "switch_n_3v3_1/VREFH" 0.249099
cap "switch_n_3v3_1/VSS" "switch_n_3v3_1/D7" 1.53008
cap "switch_n_3v3_1/VSS" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.28397
cap "switch_n_3v3_1/DX" "switch_n_3v3_1/DX_BUF" 4.12864e-16
cap "switch_n_3v3_1/VSS" "switch_n_3v3_1/D5" 0.515894
cap "switch_n_3v3_1/DX" "switch_n_3v3_1/D7" -0.477384
cap "switch_n_3v3_1/DX" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.20202
cap "switch_n_3v3_1/DX" "switch_n_3v3_1/VCC" 0.786041
cap "switch_n_3v3_1/VSS" "switch_n_3v3_1/VREFL" 1.10888
cap "switch_n_3v3_1/DX" "switch_n_3v3_1/D5" -0.316386
cap "switch_n_3v3_1/D4" "switch_n_3v3_1/VREFH" 0.00127079
cap "switch_n_3v3_1/DX_BUF" "switch_n_3v3_1/D4" -8.67362e-19
cap "switch_n_3v3_1/DX" "switch_n_3v3_1/VREFL" 5.88543
cap "switch_n_3v3_1/D4" "switch_n_3v3_1/VCC" -2.22045e-16
cap "switch_n_3v3_1/D6" "switch_n_3v3_1/VOUT" -0.22997
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "switch_n_3v3_1/DX_" 0.0154004
cap "switch_n_3v3_1/VREFH" "switch_n_3v3_1/VOUT" 6.19586
cap "switch_n_3v3_1/DX_BUF" "switch_n_3v3_1/VOUT" -0.0299077
cap "switch_n_3v3_1/D3" "switch_n_3v3_1/VSS" 0.254943
cap "switch_n_3v3_1/VCC" "switch_n_3v3_1/VOUT" 79.4654
cap "switch_n_3v3_1/D7" "switch_n_3v3_1/VOUT" 0.91602
cap "switch_n_3v3_1/D5" "switch_n_3v3_1/VOUT" 0.000214128
cap "switch_n_3v3_1/DX_" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 1.94665
cap "switch_n_3v3_1/D3" "switch_n_3v3_1/DX" -0.188314
cap "switch_n_3v3_1/DX_" "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_BUF" 0.00857001
cap "switch_n_3v3_1/D6" "switch_n_3v3_1/DX_" 0.0236034
cap "switch_n_3v3_1/VREFL" "switch_n_3v3_1/VOUT" 30.1277
cap "switch_n_3v3_1/DX_" "switch_n_3v3_1/VREFH" 2.62488
cap "switch_n_3v3_1/VSS" "switch_n_3v3_1/D4" 0.352235
cap "switch_n_3v3_1/DX_" "switch_n_3v3_1/D7" 3.26235
cap "switch_n_3v3_1/DX_" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.00883789
cap "switch_n_3v3_1/DX" "switch_n_3v3_1/D4" -0.243358
cap "switch_n_3v3_1/DX_" "switch_n_3v3_1/D5" 0.0164537
cap "switch_n_3v3_1/DX_BUF" "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.0155447
cap "switch_n_3v3_1/VSS" "switch_n_3v3_1/VOUT" 0.375466
cap "switch_n_3v3_1/DX_" "switch_n_3v3_1/VREFL" 0.987165
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "switch_n_3v3_1/VREFH" 0.0174923
cap "switch_n_3v3_1/DX" "switch_n_3v3_1/VOUT" -0.00298033
cap "switch_n_3v3_1/DX_BUF" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 0.846053
cap "switch_n_3v3_1/VCC" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 4.35249
cap "switch_n_3v3_1/D6" "switch_n_3v3_1/VREFH" 0.00172454
cap "switch_n_3v3_1/D4" "switch_n_3v3_1/VOUT" 0.000192768
cap "switch_n_3v3_1/DX_BUF" "switch_n_3v3_1/VREFH" 2.47838
cap "switch_n_3v3_1/D3" "switch_n_3v3_1/DX_" 0.00927515
cap "switch_n_3v3_1/VCC" "switch_n_3v3_1/VREFH" -0.991038
cap "switch_n_3v3_1/VREFH" "switch_n_3v3_1/D7" 0.00204477
cap "switch_n_3v3_1/D5" "switch_n_3v3_1/VREFH" 0.00147243
cap "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" "switch_n_3v3_1/VREFH" 0.000277649
cap "switch_n_3v3_1/DX_BUF" "switch_n_3v3_1/D5" -2.60209e-18
cap "switch_n_3v3_1/DX_BUF" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.00208671
cap "switch_n_3v3_1/DX" "switch_n_3v3_1/DX_" 0.000247981
cap "switch_n_3v3_1/VSS" "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.00433815
cap "switch_n_3v3_1/VCC" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 10.2957
cap "switch_n_3v3_1/VREFL" "switch_n_3v3_1/VREFH" -12.6128
cap "switch_n_3v3_1/DX_BUF" "switch_n_3v3_1/VREFL" 8.10245
cap "switch_n_3v3_1/DX" "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 2.50187
cap "switch_n_3v3_1/VSS" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 11.7169
cap "switch_n_3v3_1/VREFL" "switch_n_3v3_1/D7" 0.455581
cap "switch_n_3v3_1/D4" "switch_n_3v3_1/DX_" 0.0121076
cap "switch_n_3v3_1/VCC" "switch_n_3v3_1/VREFL" 253.343
cap "switch_n_3v3_1/VSS" "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_BUF" 0.0494128
cap "switch_n_3v3_1/DX" "2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 0.581718
cap "switch_n_3v3_1/VSS" "switch_n_3v3_1/D6" 0.82467
cap "switch_n_3v3_1/DX" "2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_BUF" 0.255605
cap "switch_n_3v3_1/VOUT" "switch_n_3v3_1/VSS" 0.152342
cap "switch_n_3v3_1/VREFL" "switch_n_3v3_1/VCC" 0.330118
cap "switch_n_3v3_1/VREFL" "switch_n_3v3_1/VOUT" 11.149
cap "switch_n_3v3_1/VOUT" "switch_n_3v3_1/VCC" 15.2171
merge "switch_n_3v3_1/VREFL" "2_bit_dac_0[1]/VOUT" -282.916 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -900 -120 -1521 -156 0 0 0 0 0 0 0 0
merge "2_bit_dac_0[1]/VOUT" "m1_4911_2358#"
merge "switch_n_3v3_1/VREFH" "2_bit_dac_0[0]/VOUT" -378.291 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -784 -112 -1092 -134 0 0 0 0 0 0 0 0
merge "2_bit_dac_0[0]/VOUT" "m1_4917_1167#"
merge "switch_n_3v3_1/m2_n6802_n991#" "switch_n_3v3_1/D3" -48.9781 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3116 -316 0 0 0 0 0 0 0 0
merge "switch_n_3v3_1/D3" "m2_5084_1631#"
merge "switch_n_3v3_1/m2_n6642_n991#" "switch_n_3v3_1/D5" -35.9082 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5330 -506 0 0 0 0 0 0 0 0
merge "switch_n_3v3_1/D5" "m2_5244_1624#"
merge "m2_5244_1624#" "m2_5244_2328#"
merge "2_bit_dac_0[1]/switch_n_3v3_v2_0/VSS" "2_bit_dac_0[0]/switch_n_3v3_v2_0/VSS" -124.608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7280 -384 0 0 0 0 0 0
merge "2_bit_dac_0[0]/switch_n_3v3_v2_0/VSS" "switch_n_3v3_1/VSS"
merge "switch_n_3v3_1/VSS" "2_bit_dac_0[1]/VSUBS"
merge "2_bit_dac_0[1]/VSUBS" "2_bit_dac_0[0]/VSUBS"
merge "2_bit_dac_0[0]/VSUBS" "VSUBS"
merge "switch_n_3v3_1/m2_n6882_n991#" "switch_n_3v3_1/DX_BUF" -303.703 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1521 -156 -6519 -400 0 0 0 0 0 0 0 0
merge "switch_n_3v3_1/DX_BUF" "D2_BUF"
merge "2_bit_dac_0[1]/VREFL" "VREFL" -59.7987 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7095 -368 0 0 0 0 0 0 0 0
merge "2_bit_dac_0[0]/VCC" "2_bit_dac_0[1]/VCC" -288.271 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -45640 -1212 0 0 0 0 0 0
merge "2_bit_dac_0[1]/VCC" "VCC"
merge "2_bit_dac_0[1]/D0" "D0" -121.058 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6765 -356 0 0 0 0 0 0 0 0
merge "switch_n_3v3_1/VOUT" "VOUT" -139.414 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1521 -156 0 0 0 0 0 0 0 0 0 0
merge "switch_n_3v3_1/m2_n6722_n991#" "switch_n_3v3_1/D4" -32.8933 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4715 -476 0 0 0 0 0 0 0 0
merge "switch_n_3v3_1/D4" "m2_5164_1642#"
merge "m2_5164_1642#" "m2_5164_2328#"
merge "2_bit_dac_0[1]/D1" "D1" -82.7877 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6150 -382 0 0 0 0 0 0 0 0
merge "2_bit_dac_0[0]/VSS" "VSS" -439.411 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -53200 -1320 0 0 0 0 0 0
merge "2_bit_dac_0[0]/D0_BUF" "D0_BUF" -62.9933 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5005 -292 0 0 0 0 0 0 0 0
merge "2_bit_dac_0[1]/switch_n_3v3_v2_0/VCC" "switch_n_3v3_1/VCC" -245.593 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7280 -384 0 0 0 0 0 0
merge "switch_n_3v3_1/m2_n6482_n991#" "switch_n_3v3_1/D7" -68.6055 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4674 -474 0 0 0 0 0 0 0 0
merge "switch_n_3v3_1/D7" "m2_5404_1640#"
merge "m2_5404_1640#" "m2_5404_2328#"
merge "switch_n_3v3_1/D2" "D2" -198.518 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1521 -156 -4838 -400 0 0 0 0 0 0 0 0
merge "D2" "switch_n_3v3_1/DX"
merge "switch_n_3v3_1/DX" "m1_4993_1797#"
merge "switch_n_3v3_1/m2_n6562_n991#" "switch_n_3v3_1/D6" -33.0281 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4797 -480 0 0 0 0 0 0 0 0
merge "switch_n_3v3_1/D6" "m2_5324_1650#"
merge "m2_5324_1650#" "m2_5324_2315#"
merge "2_bit_dac_0[0]/D1_BUF" "D1_BUF" -61.3639 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4756 -314 0 0 0 0 0 0 0 0
merge "2_bit_dac_0[0]/VREFH" "VREFH" -44.1368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5005 -292 0 0 0 0 0 0 0 0
cap "2_bit_dac_0[1:1]/VCC" "2_bit_dac_0[0:0]/D0_BUF" 1.23663
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFH" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/DX_" 0.145934
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFL" "2_bit_dac_0[0:0]/D1" 2.83894
cap "2_bit_dac_0[1:1]/VREFL" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFL" 0.0266452
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/DX_" "2_bit_dac_0[0:0]/VCC" 17.2349
cap "2_bit_dac_0[0:0]/switch2n_3v3_0/VREFH" "2_bit_dac_0[1:1]/switch2n_3v3_0/R_H" 8.31782
cap "2_bit_dac_0[1:1]/VOUT" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/DX_" 0.106081
cap "2_bit_dac_0[0:0]/D1" "2_bit_dac_0[0:0]/VCC" 20.6924
cap "2_bit_dac_0[1:1]/D1" "2_bit_dac_0[0:0]/VCC" 3.72083
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFH" "2_bit_dac_0[0:0]/VOUT" 1.13794
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFL" "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFH" -1.13687e-13
cap "2_bit_dac_0[1:1]/VCC" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFH" 0.00783537
cap "2_bit_dac_0[0:0]/VOUT" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFL" 1.13687e-13
cap "2_bit_dac_0[0:0]/VCC" "2_bit_dac_0[1:1]/switch2n_3v3_0/R_H" 4.86348
cap "2_bit_dac_0[1:1]/VREFL" "2_bit_dac_0[0:0]/switch2n_3v3_0/VREFH" 55.0581
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFL" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFL" 13.8719
cap "2_bit_dac_0[1:1]/VOUT" "2_bit_dac_0[0:0]/VOUT" 3.91866
cap "2_bit_dac_0[1:1]/VREFL" "2_bit_dac_0[0:0]/switch2n_3v3_0/R_L" 4.99711
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFL" "2_bit_dac_0[1:1]/VOUT" 1.7053e-13
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFH" "2_bit_dac_0[0:0]/VCC" 1.04773
cap "2_bit_dac_0[0:0]/D1" "2_bit_dac_0[0:0]/VSS" 2.72725
cap "2_bit_dac_0[0:0]/VCC" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFL" 1.13687e-13
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFL" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/DX_" 0.775335
cap "2_bit_dac_0[1:1]/switch2n_3v3_0/R_H" "2_bit_dac_0[0:0]/switch2n_3v3_0/R_H" 26.1196
cap "2_bit_dac_0[1:1]/VOUT" "2_bit_dac_0[0:0]/VCC" 2.75242
cap "2_bit_dac_0[0:0]/switch2n_3v3_0/a_n6524_n498#" "2_bit_dac_0[1:1]/switch2n_3v3_0/R_H" 0.48328
cap "2_bit_dac_0[1:1]/VREFL" "2_bit_dac_0[1:1]/VREFH" 0.0266452
cap "2_bit_dac_0[1:1]/VREFL" "2_bit_dac_0[0:0]/VCC" 6.13972
cap "2_bit_dac_0[1:1]/switch2n_3v3_0/a_n6524_n498#" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFL" 0.29255
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/DX_" "2_bit_dac_0[0:0]/D1_BUF" 0.610606
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFH" "2_bit_dac_0[0:0]/switch2n_3v3_0/R_H" 0.168383
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFL" "2_bit_dac_0[0:0]/switch2n_3v3_0/VREFH" 10.2017
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/DX_" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFH" 1.43316
cap "2_bit_dac_0[0:0]/D0_BUF" "2_bit_dac_0[1:1]/switch2n_3v3_0/R_H" 3.79375
cap "2_bit_dac_0[0:0]/switch2n_3v3_0/VREFH" "2_bit_dac_0[1:1]/D0" 0.189749
cap "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFL" "2_bit_dac_0[0:0]/VSS" 1.94378
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFL" "2_bit_dac_0[0:0]/VOUT" 32.5176
cap "2_bit_dac_0[0:0]/switch2n_3v3_0/VREFH" "2_bit_dac_0[1:1]/switch2n_3v3_0/R_L" 5.76623
cap "2_bit_dac_0[0:0]/switch2n_3v3_0/VREFH" "2_bit_dac_0[1:1]/VREFH" 4.00501
cap "2_bit_dac_0[0:0]/switch2n_3v3_0/R_L" "2_bit_dac_0[1:1]/D0" 0.0967898
cap "2_bit_dac_0[0:0]/D1" "2_bit_dac_0[0:0]/D1_BUF" 5.60337
cap "2_bit_dac_0[0:0]/switch2n_3v3_0/VREFH" "2_bit_dac_0[0:0]/VCC" 6.82121e-13
cap "2_bit_dac_0[0:0]/D0_BUF" "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFH" 1.64168
cap "2_bit_dac_0[0:0]/D1" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFH" 2.37166
cap "2_bit_dac_0[1:1]/VREFL" "2_bit_dac_0[0:0]/switch2n_3v3_0/R_H" 0.0369876
cap "2_bit_dac_0[1:1]/switch2n_3v3_0/VREFH" "2_bit_dac_0[1:1]/switch2n_3v3_0/R_H" -2.27374e-13
cap "2_bit_dac_0[1:1]/VREFL" "2_bit_dac_0[0:0]/VSS" -1.13687e-13
cap "2_bit_dac_0[0:0]/switch2n_3v3_0/a_n6524_n498#" "2_bit_dac_0[1:1]/VREFL" 0.197137
cap "2_bit_dac_0[1:1]/D1" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFH" 0.352647
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFL" "2_bit_dac_0[1:1]/VREFH" 0.033752
cap "2_bit_dac_0[0:0]/D0" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFL" 0.14807
cap "2_bit_dac_0[0:0]/switch2n_3v3_0/VREFH" "2_bit_dac_0[1:1]/switch2n_3v3_0/a_n6524_n498#" 33.061
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFL" "2_bit_dac_0[0:0]/VCC" 58.0788
cap "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/DX_" "2_bit_dac_0[0:0]/VSS" 1.14517
cap "2_bit_dac_0[1:1]/switch2n_3v3_0/R_H" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFH" 0.558566
cap "2_bit_dac_0[0:0]/VCC" "2_bit_dac_0[1:1]/D0" 4.84723
cap "2_bit_dac_0[0:0]/D0_BUF" "2_bit_dac_0[1:1]/VREFL" 0.49728
cap "2_bit_dac_0[1:1]/VREFH" "2_bit_dac_0[1:1]/switch2n_3v3_0/R_L" 1.07037
cap "2_bit_dac_0[1:1]/VREFL" "2_bit_dac_0[0:0]/D0" 5.49643
cap "2_bit_dac_0[0:0]/VCC" "2_bit_dac_0[1:1]/switch2n_3v3_0/R_L" 1.09306
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFH" "2_bit_dac_0[0:0]/D1_BUF" 0.184662
cap "2_bit_dac_0[0:0]/VCC" "2_bit_dac_0[1:1]/VREFH" 3.97428
cap "2_bit_dac_0[0:0]/switch2n_3v3_0/VREFH" "2_bit_dac_0[0:0]/VSS" 18.2222
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFH" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFH" 1.23361
cap "2_bit_dac_0[0:0]/switch2n_3v3_0/R_L" "2_bit_dac_0[0:0]/VSS" 0.556886
cap "2_bit_dac_0[0:0]/VOUT" "2_bit_dac_0[0:0]/VSS" 8.55175
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFL" "2_bit_dac_0[0:0]/switch2n_3v3_0/R_H" 0.891966
cap "2_bit_dac_0[1:1]/VOUT" "2_bit_dac_0[0:0]/D1_BUF" 0.0181194
cap "2_bit_dac_0[0:0]/D0_BUF" "2_bit_dac_0[0:0]/switch2n_3v3_0/VREFH" 1.7053e-13
cap "2_bit_dac_0[0:0]/switch2n_3v3_0/a_n6524_n498#" "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFL" 5.38267
cap "2_bit_dac_0[0:0]/VCC" "2_bit_dac_0[1:1]/switch2n_3v3_0/a_n6524_n498#" 7.43035
cap "2_bit_dac_0[0:0]/switch2n_3v3_0/VREFH" "2_bit_dac_0[0:0]/D0" 25.2012
cap "2_bit_dac_0[1:1]/VOUT" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFH" 0.614078
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFL" "2_bit_dac_0[0:0]/VSS" 0.120185
cap "2_bit_dac_0[1:1]/D0" "2_bit_dac_0[0:0]/switch2n_3v3_0/R_H" 0.148094
cap "2_bit_dac_0[1:1]/switch2n_3v3_0/R_L" "2_bit_dac_0[0:0]/switch2n_3v3_0/R_H" 3.68297
cap "2_bit_dac_0[0:0]/D0" "2_bit_dac_0[0:0]/VREFH" 4.86908
cap "2_bit_dac_0[0:0]/D0" "2_bit_dac_0[0:0]/switch2n_3v3_0/R_L" 12.0753
cap "2_bit_dac_0[0:0]/switch2n_3v3_0/a_n6524_n498#" "2_bit_dac_0[1:1]/switch2n_3v3_0/R_L" 0.128543
cap "2_bit_dac_0[1:1]/switch2n_3v3_0/VREFH" "2_bit_dac_0[0:0]/switch2n_3v3_0/VREFH" 0.382409
cap "2_bit_dac_0[1:1]/VREFH" "2_bit_dac_0[0:0]/VSS" 2.65133
cap "2_bit_dac_0[0:0]/D0_BUF" "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFL" 3.49053
cap "2_bit_dac_0[1:1]/VCC" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFL" 0.133749
cap "2_bit_dac_0[0:0]/VCC" "2_bit_dac_0[0:0]/VSS" 998.691
cap "2_bit_dac_0[0:0]/D0" "2_bit_dac_0[1:1]/D0" 8.3879
cap "2_bit_dac_0[0:0]/D0_BUF" "2_bit_dac_0[1:1]/switch2n_3v3_0/R_L" 0.190173
cap "2_bit_dac_0[1:1]/switch2n_3v3_0/a_n6524_n498#" "2_bit_dac_0[0:0]/switch2n_3v3_0/R_H" 0.408927
cap "2_bit_dac_0[0:0]/switch2n_3v3_0/a_n6524_n498#" "2_bit_dac_0[1:1]/switch2n_3v3_0/a_n6524_n498#" 9.80542
cap "2_bit_dac_0[0:0]/D0_BUF" "2_bit_dac_0[0:0]/VCC" 3.41061e-13
cap "2_bit_dac_0[1:1]/VREFH" "2_bit_dac_0[0:0]/D0" 12.3395
cap "2_bit_dac_0[0:0]/VCC" "2_bit_dac_0[0:0]/D0" 154.468
cap "2_bit_dac_0[0:0]/VSS" "2_bit_dac_0[0:0]/switch2n_3v3_0/R_H" 2.54642
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFL" "2_bit_dac_0[0:0]/D1_BUF" 0.415246
cap "2_bit_dac_0[0:0]/D0_BUF" "2_bit_dac_0[1:1]/switch2n_3v3_0/a_n6524_n498#" 3.6531
cap "2_bit_dac_0[1:1]/switch2n_3v3_0/VREFH" "2_bit_dac_0[0:0]/VCC" 0.243478
cap "2_bit_dac_0[0:0]/D1" "2_bit_dac_0[1:1]/D1" 4.88008
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFL" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFH" 511.485
cap "2_bit_dac_0[0:0]/switch2n_3v3_0/a_n6524_n498#" "2_bit_dac_0[0:0]/VSS" 1.18392
cap "2_bit_dac_0[0:0]/D0" "2_bit_dac_0[0:0]/switch2n_3v3_0/R_H" 12.7749
cap "2_bit_dac_0[1:1]/VCC" "2_bit_dac_0[0:0]/VOUT" 0.0696739
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/DX_" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFL" 17.1545
cap "2_bit_dac_0[0:0]/switch2n_3v3_0/a_n6524_n498#" "2_bit_dac_0[0:0]/D0" 0.616597
cap "2_bit_dac_0[0:0]/D0_BUF" "2_bit_dac_0[0:0]/VSS" 2.4836
cap "2_bit_dac_0[0:0]/D0" "2_bit_dac_0[0:0]/VSS" 5.07791
cap "2_bit_dac_0[1:1]/VCC" "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFL" 2.84217e-14
cap "2_bit_dac_0[1:1]/switch2n_3v3_0/VREFH" "2_bit_dac_0[0:0]/switch2n_3v3_0/R_H" 1.79844
cap "2_bit_dac_0[1:1]/switch2n_3v3_0/VREFH" "2_bit_dac_0[0:0]/switch2n_3v3_0/a_n6524_n498#" 0.0957149
cap "2_bit_dac_0[0:0]/D1" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFL" 1.05176
cap "2_bit_dac_0[0:0]/D0_BUF" "2_bit_dac_0[0:0]/D0" 106.43
cap "2_bit_dac_0[1:1]/VCC" "2_bit_dac_0[0:0]/VCC" 0.663975
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/DX_" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/DX_" 10.3593
cap "2_bit_dac_0[0:0]/D1_BUF" "2_bit_dac_0[0:0]/VSS" 0.441083
cap "2_bit_dac_0[1:1]/switch2n_3v3_0/VREFH" "2_bit_dac_0[0:0]/D0_BUF" 1.05004
cap "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFH" "2_bit_dac_0[0:0]/VSS" 24.6677
cap "2_bit_dac_0[0:0]/D1" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/DX_" 0.277228
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/VREFH" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFL" 1.631
cap "2_bit_dac_0[0:0]/D0" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFH" 0.336425
cap "2_bit_dac_0[1:1]/switch_n_3v3_v2_0/DX_" "2_bit_dac_0[0:0]/VOUT" 3.49888
cap "2_bit_dac_0[1:1]/VREFL" "2_bit_dac_0[1:1]/switch2n_3v3_0/R_H" -2.84217e-14
cap "2_bit_dac_0[1:1]/VOUT" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFL" 4.72563
cap "2_bit_dac_0[1:1]/switch2n_3v3_0/VREFH" "2_bit_dac_0[0:0]/switch_n_3v3_v2_0/VREFH" 0.0554847
merge "2_bit_dac_0[1]/VSUBS" "VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "2_bit_dac_0[1:1]/D0_BUF" "2_bit_dac_0[0:0]/D0" -311.491 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -104 0 0 0 0 0 0 0 0
merge "2_bit_dac_0[1:1]/D1_BUF" "2_bit_dac_0[0:0]/D1" -31.3116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -82 0 0 0 0 0 0 0 0
merge "2_bit_dac_0[1:1]/VREFH" "2_bit_dac_0[0:0]/VREFL" -38.2296 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -110 0 0 0 0 0 0 0 0
