ABRAMOVICI, M., BREUER, M. A., AND FRIEDMAN, A. D. 1990. Digital Systems Testing and Testable Design. IEEE Press, New York.
BRGLEZ,F.,AND FUJIWARA, H. 1985. A neutral list of 10 combinational benchmark circuits and a target translator in FORTRAN. In Proceedings of the IEEE International Symposium on Circuits and Systems.
Krishnendu Chakrabarty , Jian Liu , Minyao Zhu , Brian T. Murray, Test Width Compression for Built-In Self Testing, Proceedings of the IEEE International Test Conference, p.328-337, November 03-05, 1997
CHAKRADHAR,S.T.,AGRAWAL,V.D.,AND ROTHWEILER, S. G. 1993. A transitive closure algorithm for test generation. IEEE Trans. Comput.-Aided Des. 12, 7 (July), 1015-1028.
COX, H., AND RAJSKI, J. 1994. On necessary and nonconflicting assignments in algorithmic test patterns generation. IEEE Trans. Comput.-Aided Des. 13, 4 (Apr.), 515-530.
FLORES, P., NETO, H., AND MARQUES-SILVA, J. 2000. On computing minimum size test patterns. Tech. Rep. RT/008/2000 (Sept.). INESC, Lisbon, Portugal.
FUJIWARA, H., AND SHIMONO, T. 1983. On the acceleration of test generation algorithms. IEEE Trans. Comput. 32, 12 (Dec.), 1137-1144.
John Giraldi , Michael L. Bushnell, Search State Equivalence for Redundancy Identification and Test Generation, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.184-193, October 26-30, 1991
GOEL, P. 1981. An implicit enumeration algorithm to generate tests for combinational logic circuits. IEEE Trans. Comput. 30, 3 (Mar.), 215-222.
Sybille Hellebrand , Birgit Reeb , Steffen Tarnick , Hans-Joachim Wunderlich, Pattern generation for a deterministic BIST scheme, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.88-94, November 05-09, 1995, San Jose, California, USA
IWLS. 1989. Test benchmark suite. International Workshop on Logic Synthesis 1989. Available from http://www.cbl.ncsu.edu/pub/Benchmark dirs/LGSynth89/.
T. Kirkland , M. R. Mercer, A topological search algorithm for ATPG, Proceedings of the 24th ACM/IEEE Design Automation Conference, p.502-508, June 28-July 01, 1987, Miami Beach, Florida, USA[doi>10.1145/37888.37963]
Wolfgang Kunz , Dhiraj K. Pradhan, Recursive Learning: An Attractive Alternative to the Decision Tree for Test Genration in Digital Circuits, Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design, p.816-825, September 20-24, 1992
LARRABEE, T. 1992. Test pattern generation using Boolean satisfiability. IEEE Trans. Comput.-Aided Des. 11, 1 (Jan.), 4-15.
LEE,H.K.,AND HA, D. S. 1993. On the generation of test patterns for combinational circuits. Tech. Rep. 12 93, Department of Electrical Engineering, Virginia Polytechnic Institute and State University.
Prime Implicant Computation Using Satisfiability Algorithms, Proceedings of the 9th International Conference on Tools with Artificial Intelligence, p.232, November 03-08, 1997
Thomas Niermann , Janak H. Patel, HITEC: a test generation package for sequential circuits, Proceedings of the conference on European design automation, February 25-28, 1991, Amsterdam, The Netherlands
Clara Pizzuti, Computing Prime Implicants by Integer Programming, Proceedings of the 8th International Conference on Tools with Artificial Intelligence, p.332, November 16-19, 1996
POMERANZ, I., REDDY,L.N.,AND REDDY, S. M. 1993. COMPACTEST: A method to generate compact test sets for combinational circuits. IEEE Trans. Comput.-Aided Des. Integ. Circ. Syst. 12, 7 (July), 1040-1049.
SCHULZ,M.H.,AND AUTH, E. 1989. An improved deterministic test pattern generation with applications to redundancy identification. IEEE Trans. Comput.-Aided Des. 8, 7 (July), 811-816.
JoÃ£o P. Marques Silva , Karem A. Sakallah, Dynamic search-space pruning techniques in path sensitization, Proceedings of the 31st annual Design Automation Conference, p.705-711, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196621]
Joao P.  Marques Silva , Karem A. Sakallah, Robust Search Algorithms for Test Pattern Generation, Proceedings of the 27th International Symposium on Fault-Tolerant Computing (FTCS '97), p.152, June 25-27, 1997
P. Stephan , R. K. Brayton , A. L. Sangiovanni-Vincentelli, Combinational test generation using satisfiability, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.9, p.1167-1176, November 2006[doi>10.1109/43.536723]
Mitsuo Teramoto, A Method for Reducing the Search Space in Test Pattern Generation, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.429-435, October 17-21, 1993
