# vsim -c -sv_lib dpi_lib tb_float_add -L /package/eda/mg/questa10.6b/questasim/uvm-1.2 -voptargs="+acc" -coverage "+UVM_TESTNAME=base_test" "+UVM_VERBOSITY=UVM_LOW" -do "coverage save -onexit coverage.ucdb" -do "do uvm_tb/fadd.do" -do "run -all" 
# Start time: 11:48:26 on Feb 12,2024
# Loading /tmp/socet59@asicfab.ecn.purdue.edu_dpi_92926/linux_x86_64_gcc-5.3.0/export_tramp.so
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.6b linux_x86_64 May 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading /package/eda/mg/questa10.6b/questasim/uvm-1.2.uvm_pkg
# Loading work.uvm_fpu_pkg(fast)
# Loading work.fpu_types_pkg(fast)
# Loading work.tb_float_add_sv_unit(fast)
# Loading work.tb_float_add(fast)
# Loading work.float_add_if(fast)
# Loading work.float_add(fast)
# Loading /package/eda/mg/questa10.6b/questasim/uvm-1.2.questa_uvm_pkg(fast)
# Loading work.float_add_if(fast)
# Compiling /tmp/socet59@asicfab.ecn.purdue.edu_dpi_92926/linux_x86_64_gcc-5.3.0/exportwrapper.c
# Loading /tmp/socet59@asicfab.ecn.purdue.edu_dpi_92926/linux_x86_64_gcc-5.3.0/vsim_auto_compile.so
# Loading ./dpi_lib.so
# Loading /package/eda/mg/questa10.6b/questasim/uvm-1.2/linux_x86_64/uvm_dpi.so
# coverage save -onexit coverage.ucdb
# do uvm_tb/fadd.do
# Cannot open macro file: uvm_tb/fadd.do
# run -all
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test base_test...
#                    0 Starting sequence run_phase
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_objection.svh(1271) @ 20000060000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO uvm_tb/uvm_tb_add/fadd_scoreboard.svh(72) @ 20000060000: uvm_test_top.env.scrb [fadd_SB] 
# Total number of transactions: 1000000
# Total number of MISMATCH: 0
# 
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_report_server.svh(847) @ 20000060000: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [fadd_SB]     1
# 
# ** Note: $finish    : /package/eda/mg/questa10.6b/questasim/linux_x86_64/../verilog_src/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 20000060 ns  Iteration: 68  Instance: /tb_float_add
# Saving coverage database on exit...
# End time: 11:49:11 on Feb 12,2024, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
