$date
  Tue Sep 23 09:18:49 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module ram_tb $end
$var reg 1 ! oe_i $end
$var reg 8 " data_i[7:0] $end
$var reg 1 # cs_ni $end
$var reg 1 $ rw_ni $end
$var reg 4 % addr_i[3:0] $end
$var reg 8 & data_o[7:0] $end
$scope module dut $end
$var reg 1 ' oe_i $end
$var reg 8 ( data_i[7:0] $end
$var reg 1 ) cs_ni $end
$var reg 1 * rw_ni $end
$var reg 4 + addr_i[3:0] $end
$var reg 8 , data_o[7:0] $end
$comment mem_reg is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
b10101010 "
0#
1$
b0011 %
bZZZZZZZZ &
0'
b10101010 (
0)
1*
b0011 +
bZZZZZZZZ ,
#20000000
1!
0$
b10101010 &
1'
0*
b10101010 ,
#40000000
0!
b01010101 "
1$
b0010 %
0'
b01010101 (
1*
b0010 +
#60000000
1!
0$
b01010101 &
1'
0*
b01010101 ,
#80000000
