==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 190.021 MB.
INFO: [HLS 200-10] Analyzing design file 'myfile.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'activity_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.38 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.89 seconds; current allocated memory: 191.185 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'vector_add(int volatile*, int volatile*, int volatile*)' (myfile.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'vector_add(int volatile*, int volatile*, int volatile*)' (myfile.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'vector_add(int volatile*, int volatile*, int volatile*)' (myfile.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.41 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.61 seconds; current allocated memory: 192.113 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 192.115 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 193.063 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'vector_add' (myfile.cpp:6) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 192.506 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 212.562 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 204.191 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 204.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 204.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vector_add' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_WID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_WID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_WID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 205.171 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 190.030 MB.
INFO: [HLS 200-10] Analyzing design file 'myfile.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'activity_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.76 seconds. CPU system time: 0.34 seconds. Elapsed time: 1.53 seconds; current allocated memory: 191.185 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'vector_add(int volatile*, int volatile*, int volatile*)' (myfile.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'vector_add(int volatile*, int volatile*, int volatile*)' (myfile.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'vector_add(int volatile*, int volatile*, int volatile*)' (myfile.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.64 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.85 seconds; current allocated memory: 192.112 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 192.114 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 193.063 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'vector_add' (myfile.cpp:6) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 192.504 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 212.560 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 204.190 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 204.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 204.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vector_add' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_WID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_A_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_A_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_WID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_B_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_B_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_WID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vector_add/m_axi_C_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vector_add/m_axi_C_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 205.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 190.076 MB.
INFO: [HLS 200-10] Analyzing design file 'myfile.cpp' ... 
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: myfile.cpp:14:9
INFO: [HLS 200-10] Analyzing design file 'activity_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.79 seconds. CPU system time: 0.28 seconds. Elapsed time: 1.38 seconds; current allocated memory: 191.268 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.04 seconds; current allocated memory: 193.551 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.552 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 196.147 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 194.735 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'hr' (activity_hls.cpp:15) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'vals' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_1' (activity_hls.cpp:25) in function 'compute_statistics' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_2' (activity_hls.cpp:29) in function 'compute_statistics' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_3' (activity_hls.cpp:42) in function 'compute_statistics' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activity_hls.cpp:32:20) to (activity_hls.cpp:41:25) in function 'compute_statistics'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activity_hls.cpp:46:19) to (activity_hls.cpp:58:1) in function 'compute_statistics'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_statistics' (activity_hls.cpp:15)...170 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 216.914 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 209.917 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_statistics' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_statistics' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.44ns)  of 'sitodp' operation ('conv', activity_hls.cpp:32) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 1.35ns, effective cycle time: 3.65ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 11) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 13) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 14) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 16, loop 'VITIS_LOOP_24_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 11) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 13) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 14) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 16, loop 'VITIS_LOOP_28_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 11) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 13) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 14) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 190.092 MB.
INFO: [HLS 200-10] Analyzing design file 'myfile.cpp' ... 
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: myfile.cpp:14:9
INFO: [HLS 200-10] Analyzing design file 'activity_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.88 seconds. CPU system time: 0.29 seconds. Elapsed time: 1.4 seconds; current allocated memory: 191.316 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.02 seconds; current allocated memory: 193.565 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.566 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 196.161 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 194.762 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'hr' (activity_hls.cpp:15) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'vals' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_1' (activity_hls.cpp:25) in function 'compute_statistics' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_2' (activity_hls.cpp:29) in function 'compute_statistics' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_3' (activity_hls.cpp:42) in function 'compute_statistics' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activity_hls.cpp:32:20) to (activity_hls.cpp:41:25) in function 'compute_statistics'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activity_hls.cpp:46:19) to (activity_hls.cpp:58:1) in function 'compute_statistics'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_statistics' (activity_hls.cpp:15)...170 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 216.939 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 209.922 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_statistics' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_statistics' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 5) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 7, loop 'VITIS_LOOP_24_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 5) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 7, loop 'VITIS_LOOP_28_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 5) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 7, loop 'VITIS_LOOP_41_3'
WARNING: [HLS 200-871] Estimated clock period (14.594ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'compute_statistics' consists of the following:	'dadd' operation ('add', activity_hls.cpp:25) [37]  (7.3 ns)
	'phi' operation ('empty_22', activity_hls.cpp:25) with incoming values : ('add', activity_hls.cpp:25) [29]  (0 ns)
	'dadd' operation ('add', activity_hls.cpp:25) [37]  (7.3 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 211.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 212.849 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 2 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 206.094 MB.
INFO: [HLS 200-10] Analyzing design file 'myfile.cpp' ... 
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: myfile.cpp:14:9
INFO: [HLS 200-10] Analyzing design file 'activity_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.57 seconds. CPU system time: 0.32 seconds. Elapsed time: 1.57 seconds; current allocated memory: 207.317 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.18 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.37 seconds; current allocated memory: 209.566 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.567 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 212.161 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 210.761 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'hr' (activity_hls.cpp:15) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'vals' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_1' (activity_hls.cpp:25) in function 'compute_statistics' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_2' (activity_hls.cpp:29) in function 'compute_statistics' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_3' (activity_hls.cpp:42) in function 'compute_statistics' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activity_hls.cpp:32:20) to (activity_hls.cpp:41:25) in function 'compute_statistics'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activity_hls.cpp:46:19) to (activity_hls.cpp:58:1) in function 'compute_statistics'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_statistics' (activity_hls.cpp:15)...170 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 232.938 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 225.919 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_statistics' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_statistics' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.44ns)  of 'sitodp' operation ('conv', activity_hls.cpp:32) exceeds the target cycle time (target cycle time: 2ns, clock uncertainty: 0.54ns, effective cycle time: 1.46ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 11) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 13) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 14) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 16, loop 'VITIS_LOOP_24_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_2'.
WARNING: [HLS 200-880] The II Violation in module 'compute_statistics' (loop 'VITIS_LOOP_28_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'add' operation ('add_ln28', activity_hls.cpp:28) and 'icmp' operation ('icmp_ln28', activity_hls.cpp:28).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'add' operation ('add_ln28', activity_hls.cpp:28) and 'add' operation ('add_ln28', activity_hls.cpp:28).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 11) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 13) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 14) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 16, loop 'VITIS_LOOP_28_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 11) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 2 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 190.129 MB.
INFO: [HLS 200-10] Analyzing design file 'myfile.cpp' ... 
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: myfile.cpp:14:9
INFO: [HLS 200-10] Analyzing design file 'activity_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.95 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.1 seconds; current allocated memory: 191.337 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.33 seconds. Elapsed time: 5.09 seconds; current allocated memory: 193.573 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 193.574 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 196.185 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 194.785 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'hr' (activity_hls.cpp:15) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'vals' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_1' (activity_hls.cpp:25) in function 'compute_statistics' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_2' (activity_hls.cpp:29) in function 'compute_statistics' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_3' (activity_hls.cpp:42) in function 'compute_statistics' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activity_hls.cpp:32:20) to (activity_hls.cpp:41:25) in function 'compute_statistics'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activity_hls.cpp:46:19) to (activity_hls.cpp:58:1) in function 'compute_statistics'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_statistics' (activity_hls.cpp:15)...170 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.92 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 216.964 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 209.935 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_statistics' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_statistics' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.27ns)  of 'sitodp' operation ('conv', activity_hls.cpp:32) exceeds the target cycle time (target cycle time: 2ns, clock uncertainty: 0.54ns, effective cycle time: 1.46ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 11) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 12) between 'dadd' operation ('add', activity_hls.cpp:25) and 'dadd' operation ('add', activity_hls.cpp:25).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 14, loop 'VITIS_LOOP_24_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 11) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 12) between 'dadd' operation ('add1', activity_hls.cpp:29) and 'dadd' operation ('add1', activity_hls.cpp:29).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 14, loop 'VITIS_LOOP_28_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 11) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 12) between 'dadd' operation ('add3', activity_hls.cpp:43) and 'dadd' operation ('add3', activity_hls.cpp:43).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 14, loop 'VITIS_LOOP_41_3'
WARNING: [HLS 200-871] Estimated clock period (3.928ns) exceeds the target (target clock period: 2ns, clock uncertainty: 0.54ns, effective delay budget: 1.46ns).
WARNING: [HLS 200-1016] The critical path in module 'compute_statistics' consists of the following:	'dadd' operation ('add', activity_hls.cpp:25) [37]  (1.96 ns)
	'phi' operation ('empty_22', activity_hls.cpp:25) with incoming values : ('add', activity_hls.cpp:25) [29]  (0 ns)
	'dadd' operation ('add', activity_hls.cpp:25) [37]  (1.96 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 2 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_statistics compute_statistics 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 190.136 MB.
INFO: [HLS 200-10] Analyzing design file 'activity_hls.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'myfile.cpp' ... 
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: myfile.cpp:14:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.86 seconds. CPU system time: 0.22 seconds. Elapsed time: 4.78 seconds; current allocated memory: 191.309 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.88 seconds. CPU system time: 0.24 seconds. Elapsed time: 4.37 seconds; current allocated memory: 193.682 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.684 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 196.295 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 194.899 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'vals' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (activity_hls.cpp:27) in function 'compute_statistics' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_2' (activity_hls.cpp:31) in function 'compute_statistics' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_3' (activity_hls.cpp:44) in function 'compute_statistics' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activity_hls.cpp:34:20) to (activity_hls.cpp:43:25) in function 'compute_statistics'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activity_hls.cpp:48:19) to (activity_hls.cpp:60:1) in function 'compute_statistics'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_statistics' (activity_hls.cpp:22:1)...177 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 217.106 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 210.145 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_statistics' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_statistics' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.27ns)  of 'sitodp' operation ('conv', activity_hls.cpp:34) exceeds the target cycle time (target cycle time: 2ns, clock uncertainty: 0.54ns, effective cycle time: 1.46ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'dadd' operation ('add', activity_hls.cpp:27) and 'dadd' operation ('add', activity_hls.cpp:27).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'dadd' operation ('add', activity_hls.cpp:27) and 'dadd' operation ('add', activity_hls.cpp:27).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'dadd' operation ('add', activity_hls.cpp:27) and 'dadd' operation ('add', activity_hls.cpp:27).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'dadd' operation ('add', activity_hls.cpp:27) and 'dadd' operation ('add', activity_hls.cpp:27).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 11) between 'dadd' operation ('add', activity_hls.cpp:27) and 'dadd' operation ('add', activity_hls.cpp:27).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 12) between 'dadd' operation ('add', activity_hls.cpp:27) and 'dadd' operation ('add', activity_hls.cpp:27).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 16, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'dadd' operation ('add1', activity_hls.cpp:31) and 'dadd' operation ('add1', activity_hls.cpp:31).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'dadd' operation ('add1', activity_hls.cpp:31) and 'dadd' operation ('add1', activity_hls.cpp:31).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'dadd' operation ('add1', activity_hls.cpp:31) and 'dadd' operation ('add1', activity_hls.cpp:31).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'dadd' operation ('add1', activity_hls.cpp:31) and 'dadd' operation ('add1', activity_hls.cpp:31).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 11) between 'dadd' operation ('add1', activity_hls.cpp:31) and 'dadd' operation ('add1', activity_hls.cpp:31).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 12) between 'dadd' operation ('add1', activity_hls.cpp:31) and 'dadd' operation ('add1', activity_hls.cpp:31).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 16, loop 'VITIS_LOOP_30_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_3'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'dadd' operation ('add3', activity_hls.cpp:45) and 'dadd' operation ('add3', activity_hls.cpp:45).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'dadd' operation ('add3', activity_hls.cpp:45) and 'dadd' operation ('add3', activity_hls.cpp:45).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'dadd' operation ('add3', activity_hls.cpp:45) and 'dadd' operation ('add3', activity_hls.cpp:45).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'dadd' operation ('add3', activity_hls.cpp:45) and 'dadd' operation ('add3', activity_hls.cpp:45).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 11) between 'dadd' operation ('add3', activity_hls.cpp:45) and 'dadd' operation ('add3', activity_hls.cpp:45).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 12) between 'dadd' operation ('add3', activity_hls.cpp:45) and 'dadd' operation ('add3', activity_hls.cpp:45).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 44, loop 'VITIS_LOOP_43_3'
WARNING: [HLS 200-871] Estimated clock period (3.928ns) exceeds the target (target clock period: 2ns, clock uncertainty: 0.54ns, effective delay budget: 1.46ns).
WARNING: [HLS 200-1016] The critical path in module 'compute_statistics' consists of the following:	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)
	'phi' operation ('empty_22', activity_hls.cpp:27) with incoming values : ('add', activity_hls.cpp:27) [29]  (0 ns)
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 2 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_statistics compute_statistics 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 190.155 MB.
INFO: [HLS 200-10] Analyzing design file 'myfile.cpp' ... 
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: myfile.cpp:14:9
INFO: [HLS 200-10] Analyzing design file 'activity_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.03 seconds. CPU system time: 0.38 seconds. Elapsed time: 1.74 seconds; current allocated memory: 191.437 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.61 seconds; current allocated memory: 193.724 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.725 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 196.338 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 194.929 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'vals' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (activity_hls.cpp:27) in function 'compute_statistics' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_2' (activity_hls.cpp:31) in function 'compute_statistics' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_3' (activity_hls.cpp:44) in function 'compute_statistics' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activity_hls.cpp:34:20) to (activity_hls.cpp:43:25) in function 'compute_statistics'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activity_hls.cpp:48:19) to (activity_hls.cpp:60:1) in function 'compute_statistics'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_statistics' (activity_hls.cpp:22:1)...177 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.92 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 217.154 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 210.164 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_statistics' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_statistics' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.27ns)  of 'sitodp' operation ('conv', activity_hls.cpp:34) exceeds the target cycle time (target cycle time: 2ns, clock uncertainty: 0.54ns, effective cycle time: 1.46ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'dadd' operation ('add', activity_hls.cpp:27) and 'dadd' operation ('add', activity_hls.cpp:27).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'dadd' operation ('add', activity_hls.cpp:27) and 'dadd' operation ('add', activity_hls.cpp:27).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'dadd' operation ('add', activity_hls.cpp:27) and 'dadd' operation ('add', activity_hls.cpp:27).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'dadd' operation ('add', activity_hls.cpp:27) and 'dadd' operation ('add', activity_hls.cpp:27).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 11) between 'dadd' operation ('add', activity_hls.cpp:27) and 'dadd' operation ('add', activity_hls.cpp:27).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 12) between 'dadd' operation ('add', activity_hls.cpp:27) and 'dadd' operation ('add', activity_hls.cpp:27).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 16, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'dadd' operation ('add1', activity_hls.cpp:31) and 'dadd' operation ('add1', activity_hls.cpp:31).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'dadd' operation ('add1', activity_hls.cpp:31) and 'dadd' operation ('add1', activity_hls.cpp:31).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'dadd' operation ('add1', activity_hls.cpp:31) and 'dadd' operation ('add1', activity_hls.cpp:31).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'dadd' operation ('add1', activity_hls.cpp:31) and 'dadd' operation ('add1', activity_hls.cpp:31).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 11) between 'dadd' operation ('add1', activity_hls.cpp:31) and 'dadd' operation ('add1', activity_hls.cpp:31).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 12) between 'dadd' operation ('add1', activity_hls.cpp:31) and 'dadd' operation ('add1', activity_hls.cpp:31).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 16, loop 'VITIS_LOOP_30_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_3'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'dadd' operation ('add3', activity_hls.cpp:45) and 'dadd' operation ('add3', activity_hls.cpp:45).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'dadd' operation ('add3', activity_hls.cpp:45) and 'dadd' operation ('add3', activity_hls.cpp:45).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'dadd' operation ('add3', activity_hls.cpp:45) and 'dadd' operation ('add3', activity_hls.cpp:45).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'dadd' operation ('add3', activity_hls.cpp:45) and 'dadd' operation ('add3', activity_hls.cpp:45).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 11) between 'dadd' operation ('add3', activity_hls.cpp:45) and 'dadd' operation ('add3', activity_hls.cpp:45).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 12) between 'dadd' operation ('add3', activity_hls.cpp:45) and 'dadd' operation ('add3', activity_hls.cpp:45).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 44, loop 'VITIS_LOOP_43_3'
WARNING: [HLS 200-871] Estimated clock period (3.928ns) exceeds the target (target clock period: 2ns, clock uncertainty: 0.54ns, effective delay budget: 1.46ns).
WARNING: [HLS 200-1016] The critical path in module 'compute_statistics' consists of the following:	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)
	'phi' operation ('empty_22', activity_hls.cpp:27) with incoming values : ('add', activity_hls.cpp:27) [29]  (0 ns)
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 2 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_statistics compute_statistics 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 190.155 MB.
INFO: [HLS 200-10] Analyzing design file 'myfile.cpp' ... 
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: myfile.cpp:14:9
INFO: [HLS 200-10] Analyzing design file 'activity_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.76 seconds. CPU system time: 0.33 seconds. Elapsed time: 1.55 seconds; current allocated memory: 191.437 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.32 seconds; current allocated memory: 193.723 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.724 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 196.337 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 194.926 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'vals' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (activity_hls.cpp:27) in function 'compute_statistics' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_2' (activity_hls.cpp:31) in function 'compute_statistics' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_3' (activity_hls.cpp:44) in function 'compute_statistics' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activity_hls.cpp:34:20) to (activity_hls.cpp:43:25) in function 'compute_statistics'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activity_hls.cpp:48:19) to (activity_hls.cpp:60:1) in function 'compute_statistics'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_statistics' (activity_hls.cpp:22:1)...177 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 217.148 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 210.159 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_statistics' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_statistics' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.27ns)  of 'sitodp' operation ('conv', activity_hls.cpp:34) exceeds the target cycle time (target cycle time: 2ns, clock uncertainty: 0.54ns, effective cycle time: 1.46ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'dadd' operation ('add', activity_hls.cpp:27) and 'dadd' operation ('add', activity_hls.cpp:27).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'dadd' operation ('add', activity_hls.cpp:27) and 'dadd' operation ('add', activity_hls.cpp:27).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'dadd' operation ('add', activity_hls.cpp:27) and 'dadd' operation ('add', activity_hls.cpp:27).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'dadd' operation ('add', activity_hls.cpp:27) and 'dadd' operation ('add', activity_hls.cpp:27).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 11) between 'dadd' operation ('add', activity_hls.cpp:27) and 'dadd' operation ('add', activity_hls.cpp:27).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 12) between 'dadd' operation ('add', activity_hls.cpp:27) and 'dadd' operation ('add', activity_hls.cpp:27).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 16, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'dadd' operation ('add1', activity_hls.cpp:31) and 'dadd' operation ('add1', activity_hls.cpp:31).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'dadd' operation ('add1', activity_hls.cpp:31) and 'dadd' operation ('add1', activity_hls.cpp:31).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'dadd' operation ('add1', activity_hls.cpp:31) and 'dadd' operation ('add1', activity_hls.cpp:31).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'dadd' operation ('add1', activity_hls.cpp:31) and 'dadd' operation ('add1', activity_hls.cpp:31).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 11) between 'dadd' operation ('add1', activity_hls.cpp:31) and 'dadd' operation ('add1', activity_hls.cpp:31).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 12) between 'dadd' operation ('add1', activity_hls.cpp:31) and 'dadd' operation ('add1', activity_hls.cpp:31).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 16, loop 'VITIS_LOOP_30_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_3'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'dadd' operation ('add3', activity_hls.cpp:45) and 'dadd' operation ('add3', activity_hls.cpp:45).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'dadd' operation ('add3', activity_hls.cpp:45) and 'dadd' operation ('add3', activity_hls.cpp:45).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'dadd' operation ('add3', activity_hls.cpp:45) and 'dadd' operation ('add3', activity_hls.cpp:45).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'dadd' operation ('add3', activity_hls.cpp:45) and 'dadd' operation ('add3', activity_hls.cpp:45).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 11) between 'dadd' operation ('add3', activity_hls.cpp:45) and 'dadd' operation ('add3', activity_hls.cpp:45).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 12) between 'dadd' operation ('add3', activity_hls.cpp:45) and 'dadd' operation ('add3', activity_hls.cpp:45).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 44, loop 'VITIS_LOOP_43_3'
WARNING: [HLS 200-871] Estimated clock period (3.928ns) exceeds the target (target clock period: 2ns, clock uncertainty: 0.54ns, effective delay budget: 1.46ns).
WARNING: [HLS 200-1016] The critical path in module 'compute_statistics' consists of the following:	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)
	'phi' operation ('empty_22', activity_hls.cpp:27) with incoming values : ('add', activity_hls.cpp:27) [29]  (0 ns)
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
