SIM = icarus
WAVES = 1
TOPLEVEL_LANG = verilog
VERILOG_SOURCES += $(PWD)/cpu.v $(PWD)/bram.v
TOPLEVEL = cpu
MODULE = testbench

include $(shell cocotb-config --makefiles)/Makefile.sim

