{"201502": {"c": "EE 310", "n": "Hardware Description Languages", "f": "FENS", "cr": 3.0, "ac": 14, "ca": 30, "pr": ["CS 303"], "co": ["EE 310L"], "i": [{"tn": "İlker Hamzaoğlu", "ta": 14, "tc": 30}], "ce": 0, "p": 245}, "201602": {"c": "EE 310", "n": "Hardware Description Languages", "f": "FENS", "cr": 3.0, "ac": 14, "ca": 30, "pr": ["CS 303"], "co": ["EE 310L"], "i": [{"tn": "İlker Hamzaoğlu", "ta": 14, "tc": 30}], "ce": 0, "p": 268}, "201702": {"c": "EE 310", "n": "Hardware Description Languages", "f": "FENS", "cr": 3.0, "ac": 35, "ca": 40, "pr": ["CS 303"], "co": ["EE 310L"], "i": [{"tn": "İlker Hamzaoğlu", "ta": 35, "tc": 40}], "ce": 0, "p": 134}, "201802": {"c": "EE 310", "n": "Hardware Description Languages", "f": "FENS", "cr": 3.0, "ac": 33, "ca": 50, "pr": ["CS 303"], "co": ["EE 310L"], "i": [{"tn": "İlker Hamzaoğlu", "ta": 33, "tc": 50}], "ce": 0, "p": 160}, "201902": {"c": "EE 310", "n": "Hardware Description Languages", "f": "FENS", "cr": 3.0, "ac": 27, "ca": 50, "pr": ["CS 303"], "co": ["EE 310L"], "i": [{"tn": "Erdinç Öztürk", "ta": 27, "tc": 50}], "ce": 0, "p": 180}, "catList": ["Introduction to hardware description languages; VHDL fundamentals, behavioral and structural models; syntax and basic rules; design entry; behavioral simulation; logic synthesis and synthesizeable code development; design mapping to standard cells and/or field programmable gate array (FPGA)."]}