/*	minimalist library for using the I2C1 on the STM32F103C8T6 ÂµC
 *  in polling mode and standard speed(100kHz) mode
 *
 *  written in 2018 by Marcel Meyer-Garcia
 *  see LICENCE.txt
 */
#include "i2c.h"
// variable for the error code, i2c1_error==0 ->no error, i2c1_error>0 -> error
volatile uint8_t i2c1_error = 0;

// if an error occurs, catch the error flag and set the corresponding error code,
// then clear the corresponding flag
void I2C1_ER_IRQHandler(){
	if (I2C1->SR1 & I2C_SR1_TIMEOUT){
		i2c1_error |= TIMEOUT_TLOW_ERROR;
		I2C1->SR1 &=~ I2C_SR1_TIMEOUT;
	}
	if (I2C1->SR1 & I2C_SR1_PECERR){
		i2c1_error |= PEC_ERROR;
		I2C1->SR1 &=~ I2C_SR1_PECERR;
	}
	if (I2C1->SR1 & I2C_SR1_OVR){
		i2c1_error |= OVERRUN_UNDERRUN;
		I2C1->SR1 &=~ I2C_SR1_OVR;
	}
	if (I2C1->SR1 & I2C_SR1_AF){
		i2c1_error |= ACKNOWLEDGE_FAILURE;
		I2C1->SR1 &=~ I2C_SR1_AF;
	}
	if (I2C1->SR1 & I2C_SR1_ARLO){
		i2c1_error |= ARBITRATION_LOSS;
		I2C1->SR1 &=~ I2C_SR1_ARLO;
	}
	if (I2C1->SR1 & I2C_SR1_BERR){
		i2c1_error |= BUS_ERROR;
		I2C1->SR1 &=~ I2C_SR1_BERR;
	}
}

/* initialize the I2C1 peripheral in fast mode with f_SCL=360kHz assuming an APB1/PCLK1 clock of 36MHz
   note: 400kHz can only be achieved when PCLK1 is a multiple of 10MHz */
void init_i2c1(){
	// enable alternate function and port B I/O peripheral clock
	RCC->APB2ENR |= RCC_APB2ENR_AFIOEN | RCC_APB2ENR_IOPBEN;
	// enable the peripheral clock for the I2C1 module
	RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
#if REMAP
	// set pins PB8 & PB9 as alternate function open-drain output with max speed of 50MHz (REMAP)
	GPIOB->CRH &=~ ( GPIO_CRH_MODE8 | GPIO_CRH_MODE9 | GPIO_CRH_CNF8 | GPIO_CRH_CNF9 );
	GPIOB->CRH |= 	GPIO_CRH_MODE8_1 | GPIO_CRH_MODE8_0 |GPIO_CRH_CNF8_0 | GPIO_CRH_CNF8_1 | GPIO_CRH_MODE9_1 | GPIO_CRH_MODE9_0 |GPIO_CRH_CNF9_0 | GPIO_CRH_CNF9_1 ;
	AFIO->MAPR |= AFIO_MAPR_I2C1_REMAP;
#else
	// set pins PB6 & PB7 as alternate function open-drain output with max speed of 50MHz
	GPIOB->CRL &=~ ( GPIO_CRL_MODE6 | GPIO_CRL_MODE7 | GPIO_CRL_CNF6 | GPIO_CRL_CNF7 );
	GPIOB->CRL |= 	GPIO_CRL_MODE6_1 | GPIO_CRL_MODE6_0 | GPIO_CRL_CNF6_0 | GPIO_CRL_CNF6_1 | GPIO_CRL_MODE7_1 | GPIO_CRL_MODE7_0 |GPIO_CRL_CNF7_0 | GPIO_CRL_CNF7_1 ;
#endif
	// reset the I2C1 peripheral
	RCC->APB1RSTR |= RCC_APB1RSTR_I2C1RST;
	RCC->APB1RSTR &=~RCC_APB1RSTR_I2C1RST;
	// set the APB1 clock value so the I2C peripheral can derive the correct timings
	// APB1 clock is 36MHz since SysCoreClock==72E6 and RCC_CFGR_PPRE1_DIV2==1
	I2C1->CR2 = (36 & I2C_CR2_FREQ);
#if FAST_MODE
	// set I2C master mode to fast mode with DUTY=1 and set the CCR value
	// CCR = PCLK1[Hz] / (25*400e3[Hz]), so here CCR=36e6/(25*400e3)=3.6
	// so we have to round to the next larger value (i.e. 4) and thus can only achieve a
	// frequency of f = 360kHz (to achieve 400kHz, PCLK1 must be a multiple of 10MHz)
	I2C1->CCR = I2C_CCR_FS | I2C_CCR_DUTY | 4;
	// set the TRISE value, it is calculated as follows for fast mode: Trise = 1 + 300E-9*PCLK1[Hz]
	// so here Trise=1+300E-9*36E6=11.8, round down to 11
	I2C1->TRISE = 11;
#else
	// set I2C master mode to standard mode (100kHz) with DUTY= 0 and set the CCR value
	// CCR = PCLK1[Hz] / (2*100e3[Hz]), so here CCR=36e6/(2*100e3)=180
	I2C1->CCR = 180;
	// set the TRISE value, it is calculated as follows for standard mode: Trise = 1 + 1E-6*PCLK1[Hz]
	// so here Trise=1+36=37 (round down to nearest integer in case of fraction)
	I2C1->TRISE = 37;
#endif
	//enable the I2C1 peripheral
	I2C1->CR1 |= I2C_CR1_PE;
	//enable the error interrupt
	I2C1->CR2 |= I2C_CR2_ITERREN;
	NVIC_EnableIRQ(I2C1_ER_IRQn);
	__enable_irq();
}


/*	read N bytes from the I2C slave
	returns 0 if no error occured
	returns an error code > 0 if an error occured	*/
uint8_t i2c_read( uint8_t slave_address, uint8_t* data, uint8_t N ){
	// send START condition
	I2C1->CR1 |= I2C_CR1_START;
	// wait until START has been sent
	// check for an error to prevent getting stuck in the loop
	while( !(I2C1->SR1 & I2C_SR1_SB) ){if (i2c1_error) return i2c1_error;}
	// send slave address + R/W bit (1 for read)
	I2C1->DR = (slave_address << 1) | 1;
	// wait until slave address has been sent
	// check for an error to prevent getting stuck in the loop
	while( !(I2C1->SR1 & I2C_SR1_ADDR) ){if (i2c1_error) return i2c1_error;}
	if (N==1){
		// no acknowledge returned
		I2C1->CR1 &=~I2C_CR1_ACK;
		__disable_irq();
		// dummy readout of the SR1 and SR2 registers to clear the ADDR flag
		I2C1->SR1;
		I2C1->SR2;
		// generate STOP after the current byte transfer
		I2C1->CR1 |= I2C_CR1_STOP;
		__enable_irq();
		// wait until data receive register not empty
		// check for an error to prevent getting stuck in the loop
		while( !(I2C1->SR1 & I2C_SR1_RXNE) ){if (i2c1_error) return i2c1_error;}
		// read the data byte
		*data = I2C1->DR;
		// wait until the STOP condition has been sent
		// check for an error to prevent getting stuck in the loop
		while( I2C1->CR1 & I2C_CR1_STOP){if (i2c1_error) return i2c1_error;}
		// acknowledge returned (to be ready for another reception)
		I2C1->CR1 |= I2C_CR1_ACK;
	}else if(N==2){
		// ACK bit controls the (N)ACK of the next byte which will be received in the shift register
		I2C1->CR1 |= I2C_CR1_POS;
		__disable_irq();
		// dummy readout of the SR1 and SR2 registers to clear the ADDR flag
		I2C1->SR1;
		I2C1->SR2;
		// no acknowledge returned
		I2C1->CR1 &=~I2C_CR1_ACK;
		__enable_irq();
		// wait until a new byte is received (including ACK pulse) and DR has not been read yet
		// check for an error to prevent getting stuck in the loop
		while( !(I2C1->SR1 & I2C_SR1_BTF) ){if (i2c1_error) return i2c1_error;}
		__disable_irq();
		// generate STOP after the current byte transfer
		I2C1->CR1 |= I2C_CR1_STOP;
		// read the first byte
		*data = I2C1->DR;
		__enable_irq();
		// and the second byte
		++data;
		*data = I2C1->DR;
		// wait until the STOP condition has been sent
		// check for an error to prevent getting stuck in the loop
		while( I2C1->CR1 & I2C_CR1_STOP){if (i2c1_error) return i2c1_error;}
		// ACK bit controls the (N)ACK of the current byte being received in the shift register (default)
		I2C1->CR1 &=~I2C_CR1_POS;
		// acknowledge returned (to be ready for another reception)
		I2C1->CR1 |= I2C_CR1_ACK;
	}else if(N>2){
		// dummy readout of the SR1 and SR2 registers to clear the ADDR flag
		I2C1->SR1;
		I2C1->SR2;
		while(N>3){
			// wait until a new byte is received (including ACK pulse) and DR has not been read yet
			// check for an error to prevent getting stuck in the loop
			while( !(I2C1->SR1 & I2C_SR1_BTF) ){if (i2c1_error) return i2c1_error;}
			// read one byte
			*data = I2C1->DR;
			++data;
			// decrement number of bytes to read
			--N;
		}
		// wait until a new byte is received (including ACK pulse) and DR has not been read yet
		// check for an error to prevent getting stuck in the loop
		while( !(I2C1->SR1 & I2C_SR1_BTF) ){if (i2c1_error) return i2c1_error;}
		// no acknowledge returned
		I2C1->CR1 &=~I2C_CR1_ACK;
		__disable_irq();
		// generate STOP after the current byte transfer
		I2C1->CR1 |= I2C_CR1_STOP;
		// read the penultimate byte
		*data = I2C1->DR;
		++data;
		__enable_irq();
		// wait until data receive register not empty
		// check for an error to prevent getting stuck in the loop
		while( !(I2C1->SR1 & I2C_SR1_RXNE) ){if (i2c1_error) return i2c1_error;}
		// read the last byte
		*data = I2C1->DR;
		// wait until the STOP condition has been sent
		// check for an error to prevent getting stuck in the loop
		while( I2C1->CR1 & I2C_CR1_STOP){if (i2c1_error) return i2c1_error;}
		// acknowledge returned (to be ready for another reception)
		I2C1->CR1 |= I2C_CR1_ACK;
	}
	return 0;
}

/*	write N bytes to the I2C slave
	returns 0 if no error occured
	returns an error code > 0 if an error occured	*/
uint8_t i2c_write( uint8_t slave_address, uint8_t* data, uint8_t N ){
	// send START condition
	I2C1->CR1 |= I2C_CR1_START;
	// wait until START has been sent
	// check for an error to prevent getting stuck in the loop
	while( !(I2C1->SR1 & I2C_SR1_SB) ){if (i2c1_error) return i2c1_error;}
	// send slave address + R/W bit (0 for write)
	I2C1->DR = (slave_address << 1) | 0;
	// wait until slave address has been sent
	// check for an error to prevent getting stuck in the loop
	while( !(I2C1->SR1 & I2C_SR1_ADDR) ){if (i2c1_error) return i2c1_error;}
	// dummy readout of the SR1 and SR2 registers to clear the ADDR flag
	I2C1->SR1;
	I2C1->SR2;
	// send N bytes
	while( N>0 ){
		// write the byte to be sent into the data register
		I2C1->DR = *data;
		// wait until data byte transfer succeeded
		// check for an error to prevent getting stuck in the loop
		while( !(I2C1->SR1 & I2C_SR1_BTF) ){if (i2c1_error) return i2c1_error;}
		++data;
		--N;
	}
	// send STOP condition
	I2C1->CR1 |= I2C_CR1_STOP;
	// wait until STOP condition has been generated
	// check for an error to prevent getting stuck in the loop
	while( I2C1->CR1 & I2C_CR1_STOP){if (i2c1_error) return i2c1_error;}
	return 0;
}
