// Seed: 3102959582
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input tri1 id_2,
    input tri1 id_3,
    output uwire id_4,
    input wor id_5,
    input wire id_6,
    output supply1 void id_7,
    input uwire id_8,
    output supply0 id_9,
    input tri id_10
);
  wire id_12;
  assign id_9 = 1'b0 - id_1;
  tri id_13 = 1;
  wire id_14, id_15;
  wire id_16, id_17;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output wand id_2,
    input supply1 id_3,
    output uwire id_4,
    input wand id_5,
    output tri0 id_6,
    output uwire id_7,
    input tri id_8,
    output tri1 id_9,
    input supply1 id_10
);
  wire id_12;
  module_0(
      id_10, id_10, id_8, id_5, id_6, id_5, id_5, id_7, id_1, id_7, id_0
  );
  assign id_9 = id_3;
endmodule
