{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 15666, "design__instance__area": 149284, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 77, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 221, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 20, "power__internal__total": 0.015995411202311516, "power__switching__total": 0.00762579869478941, "power__leakage__total": 1.5807120234967442e-07, "power__total": 0.023621367290616035, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.107311, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.107311, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.319267, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.375844, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.319267, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.005457, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 374, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 221, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 33, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.16369, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.16369, "timing__hold__ws__corner:nom_ss_100C_1v60": -0.137522, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.182138, "timing__hold__tns__corner:nom_ss_100C_1v60": -1.84724, "timing__setup__tns__corner:nom_ss_100C_1v60": -55.468575, "timing__hold__wns__corner:nom_ss_100C_1v60": -0.137522, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.182138, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 18, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.901523, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.526431, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 43, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 221, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 20, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.07724, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.07724, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.110333, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.156981, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.110333, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.347157, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 439, "design__max_fanout_violation__count": 221, "design__max_cap_violation__count": 43, "clock__skew__worst_hold": 0.178597, "clock__skew__worst_setup": 0.06844, "timing__hold__ws": -0.229341, "timing__setup__ws": -2.563761, "timing__hold__tns": -3.639044, "timing__setup__tns": -68.681854, "timing__hold__wns": -0.229341, "timing__setup__wns": -2.563761, "timing__hold_vio__count": 62, "timing__hold_r2r__ws": 0.106991, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 96, "timing__setup_r2r__ws": 2.259443, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 467.655 478.375", "design__core__bbox": "5.52 10.88 461.84 465.12", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 78, "design__die__area": 223714, "design__core__area": 207279, "design__instance__count__stdcell": 15666, "design__instance__area__stdcell": 149284, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.720211, "design__instance__utilization__stdcell": 0.720211, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 11547024, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 377584, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2255, "antenna__violating__nets": 58, "antenna__violating__pins": 78, "route__antenna_violation__count": 58, "route__net": 12571, "route__net__special": 2, "route__drc_errors__iter:1": 11327, "route__wirelength__iter:1": 478387, "route__drc_errors__iter:2": 3433, "route__wirelength__iter:2": 472727, "route__drc_errors__iter:3": 3430, "route__wirelength__iter:3": 471564, "route__drc_errors__iter:4": 663, "route__wirelength__iter:4": 470505, "route__drc_errors__iter:5": 81, "route__wirelength__iter:5": 470355, "route__drc_errors__iter:6": 1, "route__wirelength__iter:6": 470324, "route__drc_errors__iter:7": 0, "route__wirelength__iter:7": 470322, "route__drc_errors": 0, "route__wirelength": 470322, "route__vias": 91014, "route__vias__singlecut": 91014, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1115.34, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 190, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 190, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 190, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 58, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 221, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 7, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.095233, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.095233, "timing__hold__ws__corner:min_tt_025C_1v80": 0.314395, "timing__setup__ws__corner:min_tt_025C_1v80": 2.664032, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.314395, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.233795, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 190, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 338, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 221, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 13, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.147164, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.147164, "timing__hold__ws__corner:min_ss_100C_1v60": -0.060286, "timing__setup__ws__corner:min_ss_100C_1v60": -1.760808, "timing__hold__tns__corner:min_ss_100C_1v60": -0.52736, "timing__setup__tns__corner:min_ss_100C_1v60": -41.928696, "timing__hold__wns__corner:min_ss_100C_1v60": -0.060286, "timing__setup__wns__corner:min_ss_100C_1v60": -1.760808, "timing__hold_vio__count__corner:min_ss_100C_1v60": 18, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.89275, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.784913, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 190, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 17, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 221, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 7, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.06844, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.06844, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.106991, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.360606, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.106991, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.503644, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 190, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 140, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 221, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 28, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.117042, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.117042, "timing__hold__ws__corner:max_tt_025C_1v80": 0.32494, "timing__setup__ws__corner:max_tt_025C_1v80": 2.076563, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.32494, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 5.833622, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 190, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 439, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 221, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 43, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.178597, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.178597, "timing__hold__ws__corner:max_ss_100C_1v60": -0.229341, "timing__setup__ws__corner:max_ss_100C_1v60": -2.563761, "timing__hold__tns__corner:max_ss_100C_1v60": -3.639044, "timing__setup__tns__corner:max_ss_100C_1v60": -68.681854, "timing__hold__wns__corner:max_ss_100C_1v60": -0.229341, "timing__setup__wns__corner:max_ss_100C_1v60": -2.563761, "timing__hold_vio__count__corner:max_ss_100C_1v60": 26, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.912432, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.259443, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 190, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 49, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 221, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 28, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.085164, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.085164, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.114699, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.936024, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.114699, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.227625, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 190, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 190, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79803, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79968, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00196729, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00194479, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000306671, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00194479, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000316, "ir__drop__worst": 0.00197, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}