0.6
2018.2
Jun 14 2018
20:41:02
C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sim_1/new/FPGA_ADC_interface_tb.v,1542364283,verilog,,,,FPGA_ADC_interface_tb,,,../../../../FPGA_ADC_interface.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1542384245,verilog,,C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sources_1/ip/ila_0/sim/ila_0.v,,clk_wiz_0,,,../../../../FPGA_ADC_interface.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1542384244,verilog,,C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../FPGA_ADC_interface.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sources_1/ip/ila_0/sim/ila_0.v,1542814446,verilog,,C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sources_1/ip/vio_0/sim/vio_0.v,,ila_0,,,../../../../FPGA_ADC_interface.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sources_1/ip/vio_0/sim/vio_0.v,1542813321,verilog,,C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sources_1/new/FPGA_ADC_interface.v,,vio_0,,,../../../../FPGA_ADC_interface.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sources_1/new/FPGA_ADC_interface.v,1542886601,verilog,,C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sim_1/new/FPGA_ADC_interface_tb.v,,FPGA_ADC_interface,,,../../../../FPGA_ADC_interface.srcs/sources_1/ip/clk_wiz_0,,,,,
