{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642365551697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642365551710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 16 21:39:11 2022 " "Processing started: Sun Jan 16 21:39:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642365551710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365551710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sonar -c sonar " "Command: quartus_map --read_settings_files=on --write_settings_files=off sonar -c sonar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365551710 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642365553491 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642365553491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_7-Behavioral " "Found design unit 1: seg_7-Behavioral" {  } { { "seg_7.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/seg_7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642365570812 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg_7 " "Found entity 1: seg_7" {  } { { "seg_7.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/seg_7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642365570812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365570812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ultrasonic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ultrasonic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ultrasonic-rtl " "Found design unit 1: ultrasonic-rtl" {  } { { "ultrasonic.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/ultrasonic.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642365570827 ""} { "Info" "ISGN_ENTITY_NAME" "1 ultrasonic " "Found entity 1: ultrasonic" {  } { { "ultrasonic.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/ultrasonic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642365570827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365570827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sonar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonar-behaviour " "Found design unit 1: sonar-behaviour" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642365570842 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonar " "Found entity 1: sonar" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642365570842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365570842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo-behaviour " "Found design unit 1: servo-behaviour" {  } { { "servo.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/servo.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642365570856 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo " "Found entity 1: servo" {  } { { "servo.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/servo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642365570856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365570856 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sonar " "Elaborating entity \"sonar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642365571008 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dist sonar.vhd(18) " "Verilog HDL or VHDL warning at sonar.vhd(18): object \"dist\" assigned a value but never read" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642365571094 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_next\[0\] sonar.vhd(70) " "Inferred latch for \"pulse_next\[0\]\" at sonar.vhd(70)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571101 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_next\[1\] sonar.vhd(70) " "Inferred latch for \"pulse_next\[1\]\" at sonar.vhd(70)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571101 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_next\[2\] sonar.vhd(70) " "Inferred latch for \"pulse_next\[2\]\" at sonar.vhd(70)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571101 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_next\[3\] sonar.vhd(70) " "Inferred latch for \"pulse_next\[3\]\" at sonar.vhd(70)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571102 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_next\[4\] sonar.vhd(70) " "Inferred latch for \"pulse_next\[4\]\" at sonar.vhd(70)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571102 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_next\[5\] sonar.vhd(70) " "Inferred latch for \"pulse_next\[5\]\" at sonar.vhd(70)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571102 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_next\[6\] sonar.vhd(70) " "Inferred latch for \"pulse_next\[6\]\" at sonar.vhd(70)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571102 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_next\[7\] sonar.vhd(70) " "Inferred latch for \"pulse_next\[7\]\" at sonar.vhd(70)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571102 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_next\[8\] sonar.vhd(70) " "Inferred latch for \"pulse_next\[8\]\" at sonar.vhd(70)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571102 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_next\[9\] sonar.vhd(70) " "Inferred latch for \"pulse_next\[9\]\" at sonar.vhd(70)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571102 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction sonar.vhd(68) " "Inferred latch for \"direction\" at sonar.vhd(68)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571102 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[0\] sonar.vhd(58) " "Inferred latch for \"angle\[0\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571102 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[1\] sonar.vhd(58) " "Inferred latch for \"angle\[1\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571102 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[2\] sonar.vhd(58) " "Inferred latch for \"angle\[2\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571102 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[3\] sonar.vhd(58) " "Inferred latch for \"angle\[3\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571103 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[4\] sonar.vhd(58) " "Inferred latch for \"angle\[4\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571103 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[5\] sonar.vhd(58) " "Inferred latch for \"angle\[5\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571103 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[6\] sonar.vhd(58) " "Inferred latch for \"angle\[6\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571103 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[7\] sonar.vhd(58) " "Inferred latch for \"angle\[7\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571103 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[8\] sonar.vhd(58) " "Inferred latch for \"angle\[8\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571103 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[9\] sonar.vhd(58) " "Inferred latch for \"angle\[9\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571103 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[10\] sonar.vhd(58) " "Inferred latch for \"angle\[10\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571103 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[11\] sonar.vhd(58) " "Inferred latch for \"angle\[11\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571103 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[12\] sonar.vhd(58) " "Inferred latch for \"angle\[12\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571103 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[13\] sonar.vhd(58) " "Inferred latch for \"angle\[13\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571103 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[14\] sonar.vhd(58) " "Inferred latch for \"angle\[14\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571104 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[15\] sonar.vhd(58) " "Inferred latch for \"angle\[15\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571104 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[16\] sonar.vhd(58) " "Inferred latch for \"angle\[16\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571104 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[17\] sonar.vhd(58) " "Inferred latch for \"angle\[17\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571104 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[18\] sonar.vhd(58) " "Inferred latch for \"angle\[18\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571104 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[19\] sonar.vhd(58) " "Inferred latch for \"angle\[19\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571104 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[20\] sonar.vhd(58) " "Inferred latch for \"angle\[20\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571104 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[21\] sonar.vhd(58) " "Inferred latch for \"angle\[21\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571104 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[22\] sonar.vhd(58) " "Inferred latch for \"angle\[22\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571104 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[23\] sonar.vhd(58) " "Inferred latch for \"angle\[23\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571104 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[24\] sonar.vhd(58) " "Inferred latch for \"angle\[24\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571104 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[25\] sonar.vhd(58) " "Inferred latch for \"angle\[25\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571104 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[26\] sonar.vhd(58) " "Inferred latch for \"angle\[26\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571105 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[27\] sonar.vhd(58) " "Inferred latch for \"angle\[27\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571105 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[28\] sonar.vhd(58) " "Inferred latch for \"angle\[28\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571105 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[29\] sonar.vhd(58) " "Inferred latch for \"angle\[29\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571105 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[30\] sonar.vhd(58) " "Inferred latch for \"angle\[30\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571105 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[31\] sonar.vhd(58) " "Inferred latch for \"angle\[31\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365571105 "|sonar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ultrasonic ultrasonic:H0 " "Elaborating entity \"ultrasonic\" for hierarchy \"ultrasonic:H0\"" {  } { { "sonar.vhd" "H0" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642365571135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servo servo:H1 " "Elaborating entity \"servo\" for hierarchy \"servo:H1\"" {  } { { "sonar.vhd" "H1" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642365571141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_7 seg_7:MSD " "Elaborating entity \"seg_7\" for hierarchy \"seg_7:MSD\"" {  } { { "sonar.vhd" "MSD" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642365571146 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ultrasonic:H0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ultrasonic:H0\|Div0\"" {  } { { "ultrasonic.vhd" "Div0" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/ultrasonic.vhd" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642365571819 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1642365571819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonic:H0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ultrasonic:H0\|lpm_divide:Div0\"" {  } { { "ultrasonic.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/ultrasonic.vhd" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642365571964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonic:H0\|lpm_divide:Div0 " "Instantiated megafunction \"ultrasonic:H0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642365571964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642365571964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642365571964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642365571964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642365571964 ""}  } { { "ultrasonic.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/ultrasonic.vhd" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642365571964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbo " "Found entity 1: lpm_divide_hbo" {  } { { "db/lpm_divide_hbo.tdf" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/db/lpm_divide_hbo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642365572051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365572051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_mbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_mbg " "Found entity 1: abs_divider_mbg" {  } { { "db/abs_divider_mbg.tdf" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/db/abs_divider_mbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642365572115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365572115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/db/alt_u_div_0ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642365572210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365572210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642365572322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365572322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642365572417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365572417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_q99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_q99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_q99 " "Found entity 1: lpm_abs_q99" {  } { { "db/lpm_abs_q99.tdf" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/db/lpm_abs_q99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642365572477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365572477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642365572542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365572542 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "31 " "Ignored 31 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1642365572982 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1642365572982 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642365573697 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642365574770 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642365574770 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1245 " "Implemented 1245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642365574937 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642365574937 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1217 " "Implemented 1217 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642365574937 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642365574937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642365574960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 16 21:39:34 2022 " "Processing ended: Sun Jan 16 21:39:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642365574960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642365574960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642365574960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642365574960 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1642365577218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642365577230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 16 21:39:36 2022 " "Processing started: Sun Jan 16 21:39:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642365577230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1642365577230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sonar -c sonar " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sonar -c sonar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1642365577230 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1642365577652 ""}
{ "Info" "0" "" "Project  = sonar" {  } {  } 0 0 "Project  = sonar" 0 0 "Fitter" 0 0 1642365577653 ""}
{ "Info" "0" "" "Revision = sonar" {  } {  } 0 0 "Revision = sonar" 0 0 "Fitter" 0 0 1642365577653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1642365577796 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1642365577796 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sonar 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"sonar\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1642365577816 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642365577881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642365577881 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1642365578157 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1642365578183 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642365579393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642365579393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642365579393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642365579393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642365579393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642365579393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642365579393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642365579393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642365579393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642365579393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642365579393 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1642365579393 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/sonar/Sonar/" { { 0 { 0 ""} 0 2440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642365579399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/sonar/Sonar/" { { 0 { 0 ""} 0 2442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642365579399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/sonar/Sonar/" { { 0 { 0 ""} 0 2444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642365579399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/sonar/Sonar/" { { 0 { 0 ""} 0 2446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642365579399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/sonar/Sonar/" { { 0 { 0 ""} 0 2448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642365579399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/sonar/Sonar/" { { 0 { 0 ""} 0 2450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642365579399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/sonar/Sonar/" { { 0 { 0 ""} 0 2452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642365579399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/sonar/Sonar/" { { 0 { 0 ""} 0 2454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642365579399 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1642365579399 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1642365579403 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1642365579403 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1642365579403 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1642365579403 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1642365579405 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1642365580912 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sonar.sdc " "Synopsys Design Constraints File file not found: 'sonar.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1642365580914 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1642365580914 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1642365580929 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1642365580930 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1642365580930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642365581012 ""}  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/sonar/Sonar/" { { 0 { 0 ""} 0 2434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642365581012 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ultrasonic:H0\|microseconds  " "Automatically promoted node ultrasonic:H0\|microseconds " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642365581012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ultrasonic:H0\|microseconds~0 " "Destination node ultrasonic:H0\|microseconds~0" {  } { { "ultrasonic.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/ultrasonic.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/sonar/Sonar/" { { 0 { 0 ""} 0 2394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642365581012 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642365581012 ""}  } { { "ultrasonic.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/ultrasonic.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/sonar/Sonar/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642365581012 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "microseconds  " "Automatically promoted node microseconds " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642365581013 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microseconds~0 " "Destination node microseconds~0" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/sonar/Sonar/" { { 0 { 0 ""} 0 2402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642365581013 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642365581013 ""}  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/sonar/Sonar/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642365581013 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seconds  " "Automatically promoted node seconds " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642365581013 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seconds~0 " "Destination node seconds~0" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/sonar/Sonar/" { { 0 { 0 ""} 0 2115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642365581013 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642365581013 ""}  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/sonar/Sonar/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642365581013 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1642365581649 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642365581650 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642365581650 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642365581652 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642365581653 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1642365581655 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1642365581655 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1642365581656 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1642365581716 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1642365581718 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1642365581718 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642365581854 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642365581854 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1642365581854 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642365581855 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1642365581863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1642365584400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642365584843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1642365584880 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1642365589210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642365589211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1642365590104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/sonar/Sonar/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1642365592322 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1642365592322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1642365595447 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1642365595447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642365595450 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.09 " "Total time spent on timing analysis during the Fitter is 1.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1642365595702 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642365595716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642365596846 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642365596847 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642365598518 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642365601528 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1642365602269 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 MAX 10 " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "echo 3.3-V LVTTL AB6 " "Pin echo uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { echo } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "echo" } } } } { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/sonar/Sonar/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642365602287 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL N5 " "Pin clk uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/sonar/Sonar/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642365602287 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1642365602287 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/sonar/Sonar/output_files/sonar.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/sonar/Sonar/output_files/sonar.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1642365602456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5378 " "Peak virtual memory: 5378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642365604406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 16 21:40:04 2022 " "Processing ended: Sun Jan 16 21:40:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642365604406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642365604406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642365604406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1642365604406 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1642365607094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642365607107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 16 21:40:06 2022 " "Processing started: Sun Jan 16 21:40:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642365607107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1642365607107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sonar -c sonar " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sonar -c sonar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1642365607107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1642365607852 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1642365610391 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1642365610567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642365611717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 16 21:40:11 2022 " "Processing ended: Sun Jan 16 21:40:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642365611717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642365611717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642365611717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1642365611717 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1642365612351 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1642365614105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642365614116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 16 21:40:13 2022 " "Processing started: Sun Jan 16 21:40:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642365614116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1642365614116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sonar -c sonar " "Command: quartus_sta sonar -c sonar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1642365614116 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1642365614538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1642365615858 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1642365615858 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642365615924 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642365615924 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1642365616438 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sonar.sdc " "Synopsys Design Constraints File file not found: 'sonar.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1642365616492 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1642365616492 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name microseconds microseconds " "create_clock -period 1.000 -name microseconds microseconds" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642365616500 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642365616500 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seconds seconds " "create_clock -period 1.000 -name seconds seconds" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642365616500 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name echo echo " "create_clock -period 1.000 -name echo echo" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642365616500 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ultrasonic:H0\|microseconds ultrasonic:H0\|microseconds " "create_clock -period 1.000 -name ultrasonic:H0\|microseconds ultrasonic:H0\|microseconds" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642365616500 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642365616500 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1642365616511 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642365616514 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1642365616516 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1642365616534 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1642365616567 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1642365616574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -88.178 " "Worst-case setup slack is -88.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365616578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365616578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -88.178           -2777.822 echo  " "  -88.178           -2777.822 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365616578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.817            -290.956 microseconds  " "   -7.817            -290.956 microseconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365616578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.351             -84.814 clk  " "   -6.351             -84.814 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365616578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.400            -269.203 ultrasonic:H0\|microseconds  " "   -4.400            -269.203 ultrasonic:H0\|microseconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365616578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.687             -11.175 seconds  " "   -1.687             -11.175 seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365616578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642365616578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.331 " "Worst-case hold slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365616592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365616592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 clk  " "    0.331               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365616592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 microseconds  " "    0.339               0.000 microseconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365616592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 ultrasonic:H0\|microseconds  " "    0.343               0.000 ultrasonic:H0\|microseconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365616592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 seconds  " "    0.420               0.000 seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365616592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.968               0.000 echo  " "    0.968               0.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365616592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642365616592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642365616625 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642365616664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365616668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365616668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -56.314 clk  " "   -3.000             -56.314 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365616668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -47.896 echo  " "   -3.000             -47.896 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365616668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -116.449 ultrasonic:H0\|microseconds  " "   -1.403            -116.449 ultrasonic:H0\|microseconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365616668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -105.225 microseconds  " "   -1.403            -105.225 microseconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365616668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -12.627 seconds  " "   -1.403             -12.627 seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365616668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642365616668 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1642365616694 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1642365616733 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1642365619041 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642365619291 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1642365619335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -80.208 " "Worst-case setup slack is -80.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -80.208           -2527.377 echo  " "  -80.208           -2527.377 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.154            -258.982 microseconds  " "   -7.154            -258.982 microseconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.736             -73.881 clk  " "   -5.736             -73.881 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.949            -242.617 ultrasonic:H0\|microseconds  " "   -3.949            -242.617 ultrasonic:H0\|microseconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.433              -9.321 seconds  " "   -1.433              -9.321 seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642365619338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.296 " "Worst-case hold slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 clk  " "    0.296               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 microseconds  " "    0.306               0.000 microseconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 ultrasonic:H0\|microseconds  " "    0.309               0.000 ultrasonic:H0\|microseconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 seconds  " "    0.388               0.000 seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.844               0.000 echo  " "    0.844               0.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642365619382 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642365619387 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642365619392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -56.314 clk  " "   -3.000             -56.314 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -47.896 echo  " "   -3.000             -47.896 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -116.449 ultrasonic:H0\|microseconds  " "   -1.403            -116.449 ultrasonic:H0\|microseconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -105.225 microseconds  " "   -1.403            -105.225 microseconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -12.627 seconds  " "   -1.403             -12.627 seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642365619427 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1642365619450 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642365619881 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1642365619887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -35.417 " "Worst-case setup slack is -35.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.417           -1117.392 echo  " "  -35.417           -1117.392 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.251             -82.728 microseconds  " "   -3.251             -82.728 microseconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.205             -16.357 clk  " "   -2.205             -16.357 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.383             -72.832 ultrasonic:H0\|microseconds  " "   -1.383             -72.832 ultrasonic:H0\|microseconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071              -0.113 seconds  " "   -0.071              -0.113 seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642365619890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 clk  " "    0.145               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 microseconds  " "    0.145               0.000 microseconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 ultrasonic:H0\|microseconds  " "    0.150               0.000 ultrasonic:H0\|microseconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 seconds  " "    0.165               0.000 seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 echo  " "    0.361               0.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642365619900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642365619904 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642365619909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -48.658 echo  " "   -3.000             -48.658 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -47.408 clk  " "   -3.000             -47.408 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -83.000 ultrasonic:H0\|microseconds  " "   -1.000             -83.000 ultrasonic:H0\|microseconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -75.000 microseconds  " "   -1.000             -75.000 microseconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 seconds  " "   -1.000              -9.000 seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642365619914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642365619914 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1642365621417 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1642365621419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642365621637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 16 21:40:21 2022 " "Processing ended: Sun Jan 16 21:40:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642365621637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642365621637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642365621637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1642365621637 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1642365622422 ""}
