package com.cburch.logisim.verilog.comp;

public abstract class AbstractGateLvlCell implements GateLvlCell {

}
