// Seed: 2034516912
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output supply1 id_3
);
  wire id_5;
  wire id_6;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output wire id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wor id_5,
    output supply1 id_6,
    input wand id_7,
    output wire id_8,
    output wire id_9,
    output wire id_10
);
  assign id_6 = 1'b0;
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_8
  );
  assign id_6 = id_7;
endmodule
