// Seed: 106527022
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    if (id_3) begin : LABEL_0
      disable id_4;
    end
  end
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input tri id_2
    , id_18,
    input wire id_3,
    input wor id_4,
    input supply0 id_5,
    output supply1 id_6,
    input wor id_7,
    output wor id_8
    , id_19,
    output uwire id_9,
    output uwire id_10,
    input uwire id_11,
    input supply0 id_12,
    output tri id_13,
    input wand id_14,
    inout tri id_15,
    output supply1 id_16
);
  wire id_20;
  wire id_21;
  assign id_19 = 1 ? 1 == 1 * 1 : 1 == 1;
  nor primCall (id_16, id_11, id_12, id_3, id_15, id_21, id_5, id_20, id_18);
  assign id_9 = id_7 - id_0;
  module_0 modCall_1 (
      id_21,
      id_19,
      id_19
  );
endmodule
