<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: tagged union member access simulation test
rc: 1 (means success: 0)
tags: 11.9
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-11
top_module: 
type: simulation parsing
mode: simulation
files: <a href="../../../tests/chapter-11/11.9--tagged_union_member_access-sim.sv.html" target="file-frame">tests/chapter-11/11.9--tagged_union_member_access-sim.sv</a>
defines: 
time_elapsed: 0.069s
ram usage: 11076 KB
</pre>
<pre class="log">

sh scr.sh --cc -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/tests/chapter-11 --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp <a href="../../../tests/chapter-11/11.9--tagged_union_member_access-sim.sv.html" target="file-frame">tests/chapter-11/11.9--tagged_union_member_access-sim.sv</a>
+ verilator --cc -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/tests/chapter-11 --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp <a href="../../../tests/chapter-11/11.9--tagged_union_member_access-sim.sv.html" target="file-frame">tests/chapter-11/11.9--tagged_union_member_access-sim.sv</a>
%Error-UNSUPPORTED: <a href="../../../tests/chapter-11/11.9--tagged_union_member_access-sim.sv.html#l-9" target="file-frame">tests/chapter-11/11.9--tagged_union_member_access-sim.sv:9</a>:15: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;tagged&#39;
%Error: <a href="../../../tests/chapter-11/11.9--tagged_union_member_access-sim.sv.html#l-10" target="file-frame">tests/chapter-11/11.9--tagged_union_member_access-sim.sv:10</a>:2: syntax error, unexpected void, expecting TYPE-IDENTIFIER
%Error: <a href="../../../tests/chapter-11/11.9--tagged_union_member_access-sim.sv.html#l-12" target="file-frame">tests/chapter-11/11.9--tagged_union_member_access-sim.sv:12</a>:1: syntax error, unexpected &#39;}&#39;
%Error-UNSUPPORTED: <a href="../../../tests/chapter-11/11.9--tagged_union_member_access-sim.sv.html#l-19" target="file-frame">tests/chapter-11/11.9--tagged_union_member_access-sim.sv:19</a>:6: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;tagged&#39;
%Error: Internal Error: <a href="../../../tests/chapter-11/11.9--tagged_union_member_access-sim.sv.html#l-7" target="file-frame">tests/chapter-11/11.9--tagged_union_member_access-sim.sv:7</a>:8: ../V3ParseSym.h:121: Symbols suggest ending UNIONDTYPE but parser thinks ending MODULE &#39;top&#39;
                        ... See the manual and https://verilator.org for more assistance.
+ exit 1

</pre>
</body>