<dec f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='278' type='static llvm::X86Disassembler::OperandEncoding llvm::X86Disassembler::RecognizableInstr::writemaskRegisterEncodingFromString(const std::string &amp; s, uint8_t OpSize)'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='514' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='537' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='561' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='609' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='673' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='702' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<def f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='1153' ll='1165' type='static llvm::X86Disassembler::OperandEncoding llvm::X86Disassembler::RecognizableInstr::writemaskRegisterEncodingFromString(const std::string &amp; s, uint8_t OpSize)'/>
