Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 12 18:24:05 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6755 |         1276 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             392 |           94 |
| Yes          | No                    | No                     |             496 |          137 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |               Enable Signal              |                                                                                                          Set/Reset Signal                                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                          | bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U3/fn1_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                     |                1 |              1 |         1.00 |
|  ap_clk      |                                          | bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/O[2]                                                                      |                2 |              4 |         2.00 |
|  ap_clk      |                                          | bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1__1_n_0 |                1 |              4 |         4.00 |
|  ap_clk      |                                          | bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U3/fn1_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]_0[1]                                                           |                2 |             10 |         5.00 |
|  ap_clk      |                                          | bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                  |                4 |             11 |         2.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state10   |                                                                                                                                                                                                                                    |                5 |             17 |         3.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state79   |                                                                                                                                                                                                                                    |               17 |             31 |         1.82 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state13   |                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state80   |                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state21   |                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state14   |                                                                                                                                                                                                                                    |                9 |             33 |         3.67 |
|  ap_clk      |                                          | bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U3/fn1_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]_0[3]                                                           |                8 |             51 |         6.38 |
|  ap_clk      |                                          | bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                  |               14 |             51 |         3.64 |
|  ap_clk      |                                          | bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                                 |               11 |             51 |         4.64 |
|  ap_clk      |                                          | bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U4/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                   |               14 |             52 |         3.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state9    |                                                                                                                                                                                                                                    |               24 |             63 |         2.62 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state86   |                                                                                                                                                                                                                                    |               14 |             64 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_151[63]_i_1_n_0 |                                                                                                                                                                                                                                    |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state27   |                                                                                                                                                                                                                                    |               17 |             64 |         3.76 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2    |                                                                                                                                                                                                                                    |               15 |             64 |         4.27 |
|  ap_clk      |                                          | bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/din1_buf1[63]_i_1_n_0                                                                                                                                                        |               14 |             64 |         4.57 |
|  ap_clk      |                                          | ap_rst                                                                                                                                                                                                                             |               23 |             93 |         4.04 |
|  ap_clk      |                                          |                                                                                                                                                                                                                                    |             1276 |           6889 |         5.40 |
+--------------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


