$comment
	File created using the following command:
		vcd file decoder_7_seg_2_bits.msim.vcd -direction
$end
$date
	Thu Mar 14 15:22:46 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module decoder_7_seg_2_bits_vlg_vec_tst $end
$var reg 2 ! C [1:0] $end
$var wire 1 " h [0] $end
$var wire 1 # h [1] $end
$var wire 1 $ h [2] $end
$var wire 1 % h [3] $end
$var wire 1 & h [4] $end
$var wire 1 ' h [5] $end
$var wire 1 ( h [6] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 0 C[1]~input_o $end
$var wire 1 1 C[0]~input_o $end
$var wire 1 2 Decoder0~0_combout $end
$var wire 1 3 Decoder0~1_combout $end
$var wire 1 4 Decoder0~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1(
0'
0&
0%
0$
0#
0"
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
$end
#40000
b1 !
11
1#
12
14
1&
0(
#80000
b11 !
b10 !
01
10
1$
0#
04
13
1'
0&
#120000
b11 !
11
1#
03
0'
#160000
