INFO-FLOW: Workspace /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1 opened at Sat May 04 12:09:01 PDT 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command     open_solution done; 0.14 sec.
Execute     set_part zynq 
INFO: [HLS 200-1510] Running: set_part zynq 
Execute       create_platform zynq -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-2'
Command       create_platform done; 0.38 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xc7z020-clg484-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.5 sec.
Execute     create_clock -period 3.3 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 
Execute       ap_set_clock -name default -period 3.3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
Execute     csim_design -ldflags -L /home/kedhar/opencv_installation/xilinx-opencv/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d -argv  /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../data/128x128.png  
INFO: [HLS 200-1510] Running: csim_design -ldflags -L /home/kedhar/opencv_installation/xilinx-opencv/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d -argv  /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../data/128x128.png  
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xc7z020-clg484-2 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.55 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 9.62 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.58 seconds. CPU system time: 0.7 seconds. Elapsed time: 9.62 seconds; current allocated memory: 0.094 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 190.234 MB.
Execute         set_directive_top Filter2d_accel -name=Filter2d_accel 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file '/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp -foptimization-record-file=/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/all.directive.json -E -I/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/config -I/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include -I./. -D__SDSVHLS__ -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.3 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-2 > /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.cpp.clang.out.log 2> /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-2 > /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/clang.out.log 2> /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_reshape' is ignored (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_video_mem.hpp:759:47)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.pp.0.cpp std=c++0x -target fpga  -directive=/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.13 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.pp.0.cpp std=c++0x -target fpga  -directive=/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.66 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 2.78 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1141:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1411:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 2 /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp
Execute         ap_part_info -name xc7z020-clg484-2 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.pp.0.cpp -I/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/config -I/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include -I./. -D__SDSVHLS__ -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.3 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-2 > /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.pp.0.cpp.clang.out.log 2> /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.pp.0.cpp.clang.err.log
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_axi_sdata.h:29:45)
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_axi_sdata.h:42:23)
WARNING: [HLS 207-5292] unused parameter 'src' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1530:34)
WARNING: [HLS 207-5292] unused parameter 'borderType' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:632:50)
WARNING: [HLS 207-5292] unused parameter 'matrix' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:42:33)
WARNING: [HLS 207-5292] unused parameter 'matrix' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:54:24)
WARNING: [HLS 207-5292] unused parameter 'matrix' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:68:29)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.3 seconds. CPU system time: 0.71 seconds. Elapsed time: 9.51 seconds; current allocated memory: 197.500 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xf_custom_convolution_accel.g.bc -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 2.05 sec.
Execute         run_link_or_opt -opt -out /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Filter2d_accel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Filter2d_accel -reflow-float-conversion -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.84 sec.
Execute         run_link_or_opt -out /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Filter2d_accel 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Filter2d_accel -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Filter2d_accel -mllvm -hls-db-dir -mllvm /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=3.3 -x ir /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-2 2> /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,369 Compile/Link /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,369 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,004 Unroll/Inline (step 1) /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,004 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 777 Unroll/Inline (step 2) /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 777 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 774 Unroll/Inline (step 3) /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 774 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 740 Unroll/Inline (step 4) /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 740 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 702 Array/Struct (step 1) /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 702 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 670 Array/Struct (step 2) /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 670 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 670 Array/Struct (step 3) /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 670 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 670 Array/Struct (step 4) /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 670 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 751 Array/Struct (step 5) /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 751 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 658 Performance (step 1) /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 658 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 630 Performance (step 2) /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 630 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 630 Performance (step 3) /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 630 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 630 Performance (step 4) /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 630 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 648 HW Transforms (step 1) /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 648 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 686 HW Transforms (step 2) /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 686 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 128, 128, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 128, 128, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:605:0)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<0, 128, 128, 1, 2>::Mat(int, int)' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::borderInterpolate(int, int, int)' into 'void xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, short (*) [3], unsigned char, unsigned short, unsigned short)' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:723:25)
INFO: [HLS 214-131] Inlining function 'xf::cv::borderInterpolate(int, int, int)' into 'void xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, short (*) [3], unsigned char, unsigned short, unsigned short)' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:778:29)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 2>::Mat(int, int)' into 'Filter2d_accel(ap_uint<8>*, short*, unsigned char, ap_uint<8>*, ap_uint<8>*, int, int)' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:109:46)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 2>::Mat(int, int)' into 'Filter2d_accel(ap_uint<8>*, short*, unsigned char, ap_uint<8>*, ap_uint<8>*, int, int)' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:110:49)
INFO: [HLS 214-377] Adding 'imgOutput' into disaggregation list because there's stream pragma applied on the struct field (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:468:5)
INFO: [HLS 214-377] Adding 'imgInput' into disaggregation list because there's stream pragma applied on the struct field (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:468:5)
INFO: [HLS 214-210] Disaggregating variable 'imgOutput' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:110:49)
INFO: [HLS 214-210] Disaggregating variable 'imgInput' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:109:46)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_726_1' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:726:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_727_2' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:727:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_730_3' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:730:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_777_7' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:777:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_766_6' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:766:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_762_5' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:762:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_747_4' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:747:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_595_1' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:595:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_599_2' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:599:27)
INFO: [HLS 214-291] Loop 'FILTER_LOOP_WIDTH' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:601:13)
WARNING: [HLS 214-398] Updating loop upper bound from 128 to 1 for loop 'MMIterInLoop1' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1017:9) in function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2AxiStream'. (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1011:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_726_1' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:726:31) in function 'xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>' completely with a factor of 3 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:666:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_727_2' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:727:35) in function 'xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>' completely with a factor of 2 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:666:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_730_3' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:730:31) in function 'xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>' completely with a factor of 3 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:666:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_777_7' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:777:35) in function 'xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>' completely with a factor of 3 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:666:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_766_6' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:766:39) in function 'xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>' completely with a factor of 3 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:666:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_762_5' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:762:39) in function 'xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>' completely with a factor of 3 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:666:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_747_4' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:747:39) in function 'xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>' completely with a factor of 2 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:666:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_595_1' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:595:23) in function 'xf::cv::xFApplyFilter2D<0, 0, 3, 3, 1>' completely with a factor of 1 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:578:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_599_2' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:599:27) in function 'xf::cv::xFApplyFilter2D<0, 0, 3, 3, 1>' completely with a factor of 3 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:578:0)
INFO: [HLS 214-186] Unrolling loop 'FILTER_LOOP_WIDTH' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:601:13) in function 'xf::cv::xFApplyFilter2D<0, 0, 3, 3, 1>' completely with a factor of 3 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:578:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIter<8, 0, 128, 128, 1, 2>::addrbound(int, int)' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2AxiStream(ap_uint<8>*, hls::stream<ap_uint<8>, 0>&, int, int, int, int)' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1011:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Array2xfMat(ap_uint<8>*, xf::cv::Mat<0, 128, 128, 1, 2>&, int)' into 'void xf::cv::Array2xfMat<8, 0, 128, 128, 1, 2>(ap_uint<8>*, xf::cv::Mat<0, 128, 128, 1, 2>&, int)' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_utility.hpp:834:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 128, 128, 1, 2>::write<2, (void*)0>(int, ap_uint<8>)' into 'void xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, short (*) [3], unsigned char, unsigned short, unsigned short)' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:666:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 128, 128, 1, 2>::read<2, (void*)0>(int)' into 'void xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, short (*) [3], unsigned char, unsigned short, unsigned short)' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:666:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 1, 2>::xfMat2Array(xf::cv::Mat<0, 128, 128, 1, 2>&, ap_uint<8>*, int)' into 'void xf::cv::xfMat2Array<8, 0, 128, 128, 1, 2, 1>(xf::cv::Mat<0, 128, 128, 1, 2>&, ap_uint<8>*, int)' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_utility.hpp:824:0)
INFO: [HLS 214-248] Applying array_partition to 'src_kernel_win': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:673:38)
INFO: [HLS 214-248] Applying array_partition to 'k_buf': Complete partitioning on dimension 1. (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:675:46)
INFO: [HLS 214-248] Applying array_partition to 'col_buf': Complete partitioning on dimension 1. (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:680:46)
INFO: [HLS 214-248] Applying array_partition to 'lfilter': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:830:15)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_10_2> at /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_835_2> at /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:835:27 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_3' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:15:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_16_4' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_3' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:15:30) in function 'pool_gpt' completely with a factor of 2 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:3:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_4' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16:34) in function 'pool_gpt' completely with a factor of 2 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:3:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_1021_1'(/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1021:21) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1021:21)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 in loop 'VITIS_LOOP_834_1'(/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'MMIterOutLoop2'(/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379:9) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379:9)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 8 in loop 'VITIS_LOOP_9_1'(/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9:21) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9:21)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16:34)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.63 seconds. CPU system time: 0.73 seconds. Elapsed time: 9.13 seconds; current allocated memory: 199.855 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 199.855 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Filter2d_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.0.bc -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 202.090 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.1.bc -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1067: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 205.230 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.g.1.bc to /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.o.1.bc -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [HLS 200-805] An internal stream 'ldata' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1143) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'ldata' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1420) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2Mat' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1115:5), detected/extracted 3 process function(s): 
	 'entry_proc5'
	 'xf::cv::MMIter<8, 0, 128, 128, 1, 2>::last_blk_pxl_width'
	 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream<2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2Mat' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1143:5), detected/extracted 2 process function(s): 
	 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2AxiStream'
	 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2Mat'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 1, 2>::Mat2AxiStream' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1353:5), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'xf::cv::MMIter<8, 0, 128, 128, 1, 2>::last_blk_pxl_width.1'
	 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 1, 2>::MatStream2AxiStream<2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 1, 2>::Mat2Axi' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1420:5), detected/extracted 5 process function(s): 
	 'entry_proc6'
	 'xf::cv::MMIter<8, 0, 128, 128, 1, 2>::addrbound'
	 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 1, 2>::Mat2Axi_Block_entry24_proc'
	 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 1, 2>::Mat2AxiStream'
	 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 1, 2>::AxiStream2Axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter2d_accel' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:89:1), detected/extracted 6 process function(s): 
	 'entry_proc7'
	 'Block_entry1_proc'
	 'xf::cv::Array2xfMat<8, 0, 128, 128, 1, 2>'
	 'xf::cv::filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2>'
	 'xf::cv::xfMat2Array<8, 0, 128, 128, 1, 2, 1>'
	 'pool_gpt'.
Command           transform done; 0.3 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:715:9) to (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:738:41) in function 'xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:774:21) to (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:783:25) in function 'xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:631:1) in function 'xf::cv::xFApplyFilter2D<0, 0, 3, 3, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1331:26) in function 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 1, 2>::MatStream2AxiStream<2>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1066:25) to (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1073:13) in function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream<2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1064:40) to (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1084:17) in function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream<2>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::cv::xFApplyFilter2D<0, 0, 3, 3, 1>' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:583:1)...4 expression(s) balanced.
Command           transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 231.578 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.o.2.bc -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_834_1'(/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834:20) and 'VITIS_LOOP_835_2'(/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:835:27) in function 'xf::cv::filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_834_1' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834:20) in function 'xf::cv::filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'MMIterOutRow' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1301:9) in function 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 1, 2>::MatStream2AxiStream<2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9:21) in function 'pool_gpt'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:675).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.1' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:675).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.2' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:675).
Execute             auto_get_db
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AxiStream2MatStream<2> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process MatStream2AxiStream<2> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process Array2xfMat<8, 0, 128, 128, 1, 2> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process xfMat2Array<8, 0, 128, 128, 1, 2, 1> has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process pool_gpt has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 0.51 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.51 seconds; current allocated memory: 515.953 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.16 sec.
Command       elaborate done; 19.81 sec.
Execute       ap_eval exec zip -j /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Filter2d_accel' ...
Execute         ap_set_top_model Filter2d_accel 
WARNING: [SYN 201-103] Legalizing function name 'AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow' to 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow'.
WARNING: [SYN 201-103] Legalizing function name 'AxiStream2MatStream<2>' to 'AxiStream2MatStream_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'Array2xfMat<8, 0, 128, 128, 1, 2>' to 'Array2xfMat_8_0_128_128_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFApplyFilter2D<0, 0, 3, 3, 1>' to 'xFApplyFilter2D_0_0_3_3_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>' to 'xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2>' to 'filter2D_0_3_3_0_0_128_128_1_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'last_blk_pxl_width.1' to 'last_blk_pxl_width_1'.
WARNING: [SYN 201-103] Legalizing function name 'MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol' to 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'.
WARNING: [SYN 201-103] Legalizing function name 'MatStream2AxiStream<2>' to 'MatStream2AxiStream_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2Array<8, 0, 128, 128, 1, 2, 1>' to 'xfMat2Array_8_0_128_128_1_2_1_s'.
Execute         get_model_list Filter2d_accel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Filter2d_accel 
Execute         preproc_iomode -model pool_gpt 
Execute         preproc_iomode -model pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
Execute         preproc_iomode -model xfMat2Array<8, 0, 128, 128, 1, 2, 1> 
Execute         preproc_iomode -model Mat2Axi 
Execute         preproc_iomode -model AxiStream2Axi 
Execute         preproc_iomode -model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         preproc_iomode -model Mat2AxiStream 
Execute         preproc_iomode -model MatStream2AxiStream<2> 
Execute         preproc_iomode -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         preproc_iomode -model last_blk_pxl_width.1 
Execute         preproc_iomode -model entry_proc 
Execute         preproc_iomode -model Mat2Axi_Block_entry24_proc 
Execute         preproc_iomode -model addrbound 
Execute         preproc_iomode -model entry_proc6 
Execute         preproc_iomode -model filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> 
Execute         preproc_iomode -model xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> 
Execute         preproc_iomode -model xFFilter2Dkernel_Pipeline_COL_LOOP 
Execute         preproc_iomode -model xFApplyFilter2D<0, 0, 3, 3, 1> 
Execute         preproc_iomode -model filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 
Execute         preproc_iomode -model Array2xfMat<8, 0, 128, 128, 1, 2> 
Execute         preproc_iomode -model Axi2Mat 
Execute         preproc_iomode -model AxiStream2Mat 
Execute         preproc_iomode -model AxiStream2MatStream<2> 
Execute         preproc_iomode -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute         preproc_iomode -model last_blk_pxl_width 
Execute         preproc_iomode -model entry_proc5 
Execute         preproc_iomode -model Axi2AxiStream 
Execute         preproc_iomode -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute         preproc_iomode -model Block_entry1_proc 
Execute         preproc_iomode -model entry_proc7 
Execute         get_model_list Filter2d_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc7 Block_entry1_proc Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream entry_proc5 last_blk_pxl_width AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<8, 0, 128, 128, 1, 2>} filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 {xFApplyFilter2D<0, 0, 3, 3, 1>} xFFilter2Dkernel_Pipeline_COL_LOOP {xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>} {filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2>} entry_proc6 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width.1 MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<8, 0, 128, 128, 1, 2, 1>} pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 pool_gpt Filter2d_accel
INFO-FLOW: Configuring Module : entry_proc7 ...
Execute         set_default_model entry_proc7 
Execute         apply_spec_resource_limit entry_proc7 
INFO-FLOW: Configuring Module : Block_entry1_proc ...
Execute         set_default_model Block_entry1_proc 
Execute         apply_spec_resource_limit Block_entry1_proc 
INFO-FLOW: Configuring Module : Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 ...
Execute         set_default_model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute         apply_spec_resource_limit Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
INFO-FLOW: Configuring Module : Axi2AxiStream ...
Execute         set_default_model Axi2AxiStream 
Execute         apply_spec_resource_limit Axi2AxiStream 
INFO-FLOW: Configuring Module : entry_proc5 ...
Execute         set_default_model entry_proc5 
Execute         apply_spec_resource_limit entry_proc5 
INFO-FLOW: Configuring Module : last_blk_pxl_width ...
Execute         set_default_model last_blk_pxl_width 
Execute         apply_spec_resource_limit last_blk_pxl_width 
INFO-FLOW: Configuring Module : AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow ...
Execute         set_default_model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute         apply_spec_resource_limit AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
INFO-FLOW: Configuring Module : AxiStream2MatStream<2> ...
Execute         set_default_model AxiStream2MatStream<2> 
Execute         apply_spec_resource_limit AxiStream2MatStream<2> 
INFO-FLOW: Configuring Module : AxiStream2Mat ...
Execute         set_default_model AxiStream2Mat 
Execute         apply_spec_resource_limit AxiStream2Mat 
INFO-FLOW: Configuring Module : Axi2Mat ...
Execute         set_default_model Axi2Mat 
Execute         apply_spec_resource_limit Axi2Mat 
INFO-FLOW: Configuring Module : Array2xfMat<8, 0, 128, 128, 1, 2> ...
Execute         set_default_model Array2xfMat<8, 0, 128, 128, 1, 2> 
Execute         apply_spec_resource_limit Array2xfMat<8, 0, 128, 128, 1, 2> 
INFO-FLOW: Configuring Module : filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 ...
Execute         set_default_model filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 
Execute         apply_spec_resource_limit filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 
INFO-FLOW: Configuring Module : xFApplyFilter2D<0, 0, 3, 3, 1> ...
Execute         set_default_model xFApplyFilter2D<0, 0, 3, 3, 1> 
Execute         apply_spec_resource_limit xFApplyFilter2D<0, 0, 3, 3, 1> 
INFO-FLOW: Configuring Module : xFFilter2Dkernel_Pipeline_COL_LOOP ...
Execute         set_default_model xFFilter2Dkernel_Pipeline_COL_LOOP 
Execute         apply_spec_resource_limit xFFilter2Dkernel_Pipeline_COL_LOOP 
INFO-FLOW: Configuring Module : xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> ...
Execute         set_default_model xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> 
Execute         apply_spec_resource_limit xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> 
INFO-FLOW: Configuring Module : filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> ...
Execute         set_default_model filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> 
Execute         apply_spec_resource_limit filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> 
INFO-FLOW: Configuring Module : entry_proc6 ...
Execute         set_default_model entry_proc6 
Execute         apply_spec_resource_limit entry_proc6 
INFO-FLOW: Configuring Module : addrbound ...
Execute         set_default_model addrbound 
Execute         apply_spec_resource_limit addrbound 
INFO-FLOW: Configuring Module : Mat2Axi_Block_entry24_proc ...
Execute         set_default_model Mat2Axi_Block_entry24_proc 
Execute         apply_spec_resource_limit Mat2Axi_Block_entry24_proc 
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : last_blk_pxl_width.1 ...
Execute         set_default_model last_blk_pxl_width.1 
Execute         apply_spec_resource_limit last_blk_pxl_width.1 
INFO-FLOW: Configuring Module : MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol ...
Execute         set_default_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         apply_spec_resource_limit MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
INFO-FLOW: Configuring Module : MatStream2AxiStream<2> ...
Execute         set_default_model MatStream2AxiStream<2> 
Execute         apply_spec_resource_limit MatStream2AxiStream<2> 
INFO-FLOW: Configuring Module : Mat2AxiStream ...
Execute         set_default_model Mat2AxiStream 
Execute         apply_spec_resource_limit Mat2AxiStream 
INFO-FLOW: Configuring Module : AxiStream2Axi_Pipeline_MMIterOutLoop2 ...
Execute         set_default_model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         apply_spec_resource_limit AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO-FLOW: Configuring Module : AxiStream2Axi ...
Execute         set_default_model AxiStream2Axi 
Execute         apply_spec_resource_limit AxiStream2Axi 
INFO-FLOW: Configuring Module : Mat2Axi ...
Execute         set_default_model Mat2Axi 
Execute         apply_spec_resource_limit Mat2Axi 
INFO-FLOW: Configuring Module : xfMat2Array<8, 0, 128, 128, 1, 2, 1> ...
Execute         set_default_model xfMat2Array<8, 0, 128, 128, 1, 2, 1> 
Execute         apply_spec_resource_limit xfMat2Array<8, 0, 128, 128, 1, 2, 1> 
INFO-FLOW: Configuring Module : pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 ...
Execute         set_default_model pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
Execute         apply_spec_resource_limit pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
INFO-FLOW: Configuring Module : pool_gpt ...
Execute         set_default_model pool_gpt 
Execute         apply_spec_resource_limit pool_gpt 
INFO-FLOW: Configuring Module : Filter2d_accel ...
Execute         set_default_model Filter2d_accel 
Execute         apply_spec_resource_limit Filter2d_accel 
INFO-FLOW: Model list for preprocess: entry_proc7 Block_entry1_proc Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream entry_proc5 last_blk_pxl_width AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<8, 0, 128, 128, 1, 2>} filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 {xFApplyFilter2D<0, 0, 3, 3, 1>} xFFilter2Dkernel_Pipeline_COL_LOOP {xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>} {filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2>} entry_proc6 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width.1 MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<8, 0, 128, 128, 1, 2, 1>} pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 pool_gpt Filter2d_accel
INFO-FLOW: Preprocessing Module: entry_proc7 ...
Execute         set_default_model entry_proc7 
Execute         cdfg_preprocess -model entry_proc7 
Execute         rtl_gen_preprocess entry_proc7 
INFO-FLOW: Preprocessing Module: Block_entry1_proc ...
Execute         set_default_model Block_entry1_proc 
Execute         cdfg_preprocess -model Block_entry1_proc 
Execute         rtl_gen_preprocess Block_entry1_proc 
INFO-FLOW: Preprocessing Module: Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 ...
Execute         set_default_model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute         cdfg_preprocess -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' on 'mul_rows_cols', which is not an operation.
Execute         rtl_gen_preprocess Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
INFO-FLOW: Preprocessing Module: Axi2AxiStream ...
Execute         set_default_model Axi2AxiStream 
Execute         cdfg_preprocess -model Axi2AxiStream 
Execute         rtl_gen_preprocess Axi2AxiStream 
INFO-FLOW: Preprocessing Module: entry_proc5 ...
Execute         set_default_model entry_proc5 
Execute         cdfg_preprocess -model entry_proc5 
Execute         rtl_gen_preprocess entry_proc5 
INFO-FLOW: Preprocessing Module: last_blk_pxl_width ...
Execute         set_default_model last_blk_pxl_width 
Execute         cdfg_preprocess -model last_blk_pxl_width 
Execute         rtl_gen_preprocess last_blk_pxl_width 
INFO-FLOW: Preprocessing Module: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow ...
Execute         set_default_model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute         cdfg_preprocess -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute         rtl_gen_preprocess AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
INFO-FLOW: Preprocessing Module: AxiStream2MatStream<2> ...
Execute         set_default_model AxiStream2MatStream<2> 
Execute         cdfg_preprocess -model AxiStream2MatStream<2> 
Execute         rtl_gen_preprocess AxiStream2MatStream<2> 
INFO-FLOW: Preprocessing Module: AxiStream2Mat ...
Execute         set_default_model AxiStream2Mat 
Execute         cdfg_preprocess -model AxiStream2Mat 
Execute         rtl_gen_preprocess AxiStream2Mat 
INFO-FLOW: Preprocessing Module: Axi2Mat ...
Execute         set_default_model Axi2Mat 
Execute         cdfg_preprocess -model Axi2Mat 
Execute         rtl_gen_preprocess Axi2Mat 
INFO-FLOW: Preprocessing Module: Array2xfMat<8, 0, 128, 128, 1, 2> ...
Execute         set_default_model Array2xfMat<8, 0, 128, 128, 1, 2> 
Execute         cdfg_preprocess -model Array2xfMat<8, 0, 128, 128, 1, 2> 
Execute         rtl_gen_preprocess Array2xfMat<8, 0, 128, 128, 1, 2> 
INFO-FLOW: Preprocessing Module: filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 ...
Execute         set_default_model filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 
Execute         cdfg_preprocess -model filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 
Execute         rtl_gen_preprocess filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 
INFO-FLOW: Preprocessing Module: xFApplyFilter2D<0, 0, 3, 3, 1> ...
Execute         set_default_model xFApplyFilter2D<0, 0, 3, 3, 1> 
Execute         cdfg_preprocess -model xFApplyFilter2D<0, 0, 3, 3, 1> 
Execute         rtl_gen_preprocess xFApplyFilter2D<0, 0, 3, 3, 1> 
INFO-FLOW: Preprocessing Module: xFFilter2Dkernel_Pipeline_COL_LOOP ...
Execute         set_default_model xFFilter2Dkernel_Pipeline_COL_LOOP 
Execute         cdfg_preprocess -model xFFilter2Dkernel_Pipeline_COL_LOOP 
Execute         rtl_gen_preprocess xFFilter2Dkernel_Pipeline_COL_LOOP 
INFO-FLOW: Preprocessing Module: xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> ...
Execute         set_default_model xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> 
Execute         cdfg_preprocess -model xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> 
Execute         rtl_gen_preprocess xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> 
INFO-FLOW: Preprocessing Module: filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> ...
Execute         set_default_model filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> 
Execute         cdfg_preprocess -model filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> 
Execute         rtl_gen_preprocess filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> 
INFO-FLOW: Preprocessing Module: entry_proc6 ...
Execute         set_default_model entry_proc6 
Execute         cdfg_preprocess -model entry_proc6 
Execute         rtl_gen_preprocess entry_proc6 
INFO-FLOW: Preprocessing Module: addrbound ...
Execute         set_default_model addrbound 
Execute         cdfg_preprocess -model addrbound 
Execute         rtl_gen_preprocess addrbound 
INFO-FLOW: Preprocessing Module: Mat2Axi_Block_entry24_proc ...
Execute         set_default_model Mat2Axi_Block_entry24_proc 
Execute         cdfg_preprocess -model Mat2Axi_Block_entry24_proc 
Execute         rtl_gen_preprocess Mat2Axi_Block_entry24_proc 
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: last_blk_pxl_width.1 ...
Execute         set_default_model last_blk_pxl_width.1 
Execute         cdfg_preprocess -model last_blk_pxl_width.1 
Execute         rtl_gen_preprocess last_blk_pxl_width.1 
INFO-FLOW: Preprocessing Module: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol ...
Execute         set_default_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         cdfg_preprocess -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         rtl_gen_preprocess MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
INFO-FLOW: Preprocessing Module: MatStream2AxiStream<2> ...
Execute         set_default_model MatStream2AxiStream<2> 
Execute         cdfg_preprocess -model MatStream2AxiStream<2> 
Execute         rtl_gen_preprocess MatStream2AxiStream<2> 
INFO-FLOW: Preprocessing Module: Mat2AxiStream ...
Execute         set_default_model Mat2AxiStream 
Execute         cdfg_preprocess -model Mat2AxiStream 
Execute         rtl_gen_preprocess Mat2AxiStream 
INFO-FLOW: Preprocessing Module: AxiStream2Axi_Pipeline_MMIterOutLoop2 ...
Execute         set_default_model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         cdfg_preprocess -model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         rtl_gen_preprocess AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO-FLOW: Preprocessing Module: AxiStream2Axi ...
Execute         set_default_model AxiStream2Axi 
Execute         cdfg_preprocess -model AxiStream2Axi 
Execute         rtl_gen_preprocess AxiStream2Axi 
INFO-FLOW: Preprocessing Module: Mat2Axi ...
Execute         set_default_model Mat2Axi 
Execute         cdfg_preprocess -model Mat2Axi 
Execute         rtl_gen_preprocess Mat2Axi 
INFO-FLOW: Preprocessing Module: xfMat2Array<8, 0, 128, 128, 1, 2, 1> ...
Execute         set_default_model xfMat2Array<8, 0, 128, 128, 1, 2, 1> 
Execute         cdfg_preprocess -model xfMat2Array<8, 0, 128, 128, 1, 2, 1> 
Execute         rtl_gen_preprocess xfMat2Array<8, 0, 128, 128, 1, 2, 1> 
INFO-FLOW: Preprocessing Module: pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 ...
Execute         set_default_model pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
Execute         cdfg_preprocess -model pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
Execute         rtl_gen_preprocess pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
INFO-FLOW: Preprocessing Module: pool_gpt ...
Execute         set_default_model pool_gpt 
Execute         cdfg_preprocess -model pool_gpt 
Execute         rtl_gen_preprocess pool_gpt 
INFO-FLOW: Preprocessing Module: Filter2d_accel ...
Execute         set_default_model Filter2d_accel 
Execute         cdfg_preprocess -model Filter2d_accel 
Execute         rtl_gen_preprocess Filter2d_accel 
INFO-FLOW: Model list for synthesis: entry_proc7 Block_entry1_proc Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream entry_proc5 last_blk_pxl_width AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<8, 0, 128, 128, 1, 2>} filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 {xFApplyFilter2D<0, 0, 3, 3, 1>} xFFilter2Dkernel_Pipeline_COL_LOOP {xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>} {filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2>} entry_proc6 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width.1 MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<8, 0, 128, 128, 1, 2, 1>} pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 pool_gpt Filter2d_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc7 
Execute         schedule -model entry_proc7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 516.523 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc7.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc7.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc7.
Execute         set_default_model entry_proc7 
Execute         bind -model entry_proc7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 516.609 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc7.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc7.bind.adb -f 
INFO-FLOW: Finish binding entry_proc7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry1_proc 
Execute         schedule -model Block_entry1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 516.746 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Block_entry1_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Block_entry1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry1_proc.
Execute         set_default_model Block_entry1_proc 
Execute         bind -model Block_entry1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 516.801 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Block_entry1_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Block_entry1_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute         schedule -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1021_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1021_1'
WARNING: [HLS 200-871] Estimated clock period (4.133 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' consists of the following:
	'store' operation 0 bit ('c_write_ln1015', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1015->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1155) of constant 0 on local variable 'c', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1015->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1155 [11]  (1.298 ns)
	'load' operation 15 bit ('c', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1021->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1155) on local variable 'c', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1015->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1155 [14]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln1021', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1021->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1155) [15]  (1.536 ns)
	'store' operation 0 bit ('c_write_ln1015', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1015->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1155) of variable 'c', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1021->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1155 on local variable 'c', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1015->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1155 [25]  (1.298 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 517.840 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.
Execute         set_default_model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute         bind -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 517.840 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.bind.adb -f 
INFO-FLOW: Finish binding Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Axi2AxiStream 
Execute         schedule -model Axi2AxiStream 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.835 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'Axi2AxiStream' consists of the following:
	'call' operation 0 bit ('_ln1012', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1012->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1155) to 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' [27]  (2.835 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 518.066 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2AxiStream.
Execute         set_default_model Axi2AxiStream 
Execute         bind -model Axi2AxiStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 518.066 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream.bind.adb -f 
INFO-FLOW: Finish binding Axi2AxiStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc5 
Execute         schedule -model entry_proc5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 518.066 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc5.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc5.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc5.
Execute         set_default_model entry_proc5 
Execute         bind -model entry_proc5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 518.066 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc5.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc5.bind.adb -f 
INFO-FLOW: Finish binding entry_proc5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model last_blk_pxl_width 
Execute         schedule -model last_blk_pxl_width 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 518.066 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width.sched.adb -f 
INFO-FLOW: Finish scheduling last_blk_pxl_width.
Execute         set_default_model last_blk_pxl_width 
Execute         bind -model last_blk_pxl_width 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 518.066 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width.bind.adb -f 
INFO-FLOW: Finish binding last_blk_pxl_width.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute         schedule -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterInLoopRow'.
WARNING: [HLS 200-880] The II Violation in module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' (loop 'MMIterInLoopRow'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation 32 bit ('j', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1086) and 'icmp' operation 1 bit ('bLast', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1059).
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'MMIterInLoopRow'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 519.992 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow.
Execute         set_default_model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute         bind -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 519.992 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AxiStream2MatStream<2> 
Execute         schedule -model AxiStream2MatStream<2> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.269 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'AxiStream2MatStream_2_s' consists of the following:
	'mul' operation 32 bit ('bound', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1052) [14]  (3.269 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 519.992 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2MatStream<2>.
Execute         set_default_model AxiStream2MatStream<2> 
Execute         bind -model AxiStream2MatStream<2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 519.992 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_s.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2MatStream<2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AxiStream2Mat 
Execute         schedule -model AxiStream2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 519.992 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Mat.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2Mat.
Execute         set_default_model AxiStream2Mat 
Execute         bind -model AxiStream2Mat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 519.992 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Mat.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Mat.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Axi2Mat 
Execute         schedule -model Axi2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.545 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'Axi2Mat' consists of the following:
	wire read operation ('cols_read') on port 'cols' [6]  (0.000 ns)
	'call' operation 0 bit ('_ln1155', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1155) to 'Axi2AxiStream' [21]  (2.545 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 519.992 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2Mat.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2Mat.
Execute         set_default_model Axi2Mat 
Execute         bind -model Axi2Mat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 519.992 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2Mat.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2Mat.bind.adb -f 
INFO-FLOW: Finish binding Axi2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat_8_0_128_128_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Array2xfMat<8, 0, 128, 128, 1, 2> 
Execute         schedule -model Array2xfMat<8, 0, 128, 128, 1, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.545 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'Array2xfMat_8_0_128_128_1_2_s' consists of the following:
	wire read operation ('srcPtr_read') on port 'srcPtr' [11]  (0.000 ns)
	'call' operation 0 bit ('_ln1235', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1235->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_utility.hpp:836) to 'Axi2Mat' [17]  (2.545 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 520.645 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling Array2xfMat<8, 0, 128, 128, 1, 2>.
Execute         set_default_model Array2xfMat<8, 0, 128, 128, 1, 2> 
Execute         bind -model Array2xfMat<8, 0, 128, 128, 1, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 520.645 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.bind.adb -f 
INFO-FLOW: Finish binding Array2xfMat<8, 0, 128, 128, 1, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 
Execute         schedule -model filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_834_1_VITIS_LOOP_835_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_834_1_VITIS_LOOP_835_2'
WARNING: [HLS 200-871] Estimated clock period (3.593 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2' consists of the following:
	'store' operation 0 bit ('indvar_flatten_write_ln0') of constant 0 on local variable 'indvar_flatten' [27]  (1.298 ns)
	'load' operation 4 bit ('indvar_flatten_load', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834) on local variable 'indvar_flatten' [32]  (0.000 ns)
	'add' operation 4 bit ('add_ln834', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834) [34]  (0.997 ns)
	'store' operation 0 bit ('indvar_flatten_write_ln834', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834) of variable 'add_ln834', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834 on local variable 'indvar_flatten' [84]  (1.298 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 521.246 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2.sched.adb -f 
INFO-FLOW: Finish scheduling filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2.
Execute         set_default_model filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 
Execute         bind -model filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 521.246 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2.bind.adb -f 
INFO-FLOW: Finish binding filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFApplyFilter2D_0_0_3_3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFApplyFilter2D<0, 0, 3, 3, 1> 
Execute         schedule -model xFApplyFilter2D<0, 0, 3, 3, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sum_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln607_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln607_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln607_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln607) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'xFApplyFilter2D<0, 0, 3, 3, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, function 'xFApplyFilter2D<0, 0, 3, 3, 1>'
WARNING: [HLS 200-871] Estimated clock period (2.665 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'xFApplyFilter2D_0_0_3_3_1_s' consists of the following:
	'ashr' operation 32 bit ('tmp_sum', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:611) [91]  (2.665 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 521.789 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFApplyFilter2D_0_0_3_3_1_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFApplyFilter2D_0_0_3_3_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFApplyFilter2D<0, 0, 3, 3, 1>.
Execute         set_default_model xFApplyFilter2D<0, 0, 3, 3, 1> 
Execute         bind -model xFApplyFilter2D<0, 0, 3, 3, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 521.789 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFApplyFilter2D_0_0_3_3_1_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFApplyFilter2D_0_0_3_3_1_s.bind.adb -f 
INFO-FLOW: Finish binding xFApplyFilter2D<0, 0, 3, 3, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFFilter2Dkernel_Pipeline_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFFilter2Dkernel_Pipeline_COL_LOOP 
Execute         schedule -model xFFilter2Dkernel_Pipeline_COL_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 29, loop 'COL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (3.635 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'xFFilter2Dkernel_Pipeline_COL_LOOP' consists of the following:
	'store' operation 0 bit ('j_write_ln701', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:701) of constant 0 on local variable 'j', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:701 [72]  (1.298 ns)
	'load' operation 16 bit ('j', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:721) on local variable 'j', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:701 [75]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln794', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:794) [154]  (1.536 ns)
	'and' operation 1 bit ('and_ln794', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:794) [155]  (0.800 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 523.914 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_Pipeline_COL_LOOP.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_Pipeline_COL_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling xFFilter2Dkernel_Pipeline_COL_LOOP.
Execute         set_default_model xFFilter2Dkernel_Pipeline_COL_LOOP 
Execute         bind -model xFFilter2Dkernel_Pipeline_COL_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 523.914 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_Pipeline_COL_LOOP.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_Pipeline_COL_LOOP.bind.adb -f 
INFO-FLOW: Finish binding xFFilter2Dkernel_Pipeline_COL_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> 
Execute         schedule -model xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 524.164 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>.
Execute         set_default_model xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> 
Execute         bind -model xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 524.164 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s.bind.adb -f 
INFO-FLOW: Finish binding xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter2D_0_3_3_0_0_128_128_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> 
Execute         schedule -model filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 524.906 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_0_3_3_0_0_128_128_1_2_2_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_0_3_3_0_0_128_128_1_2_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2>.
Execute         set_default_model filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> 
Execute         bind -model filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 524.906 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_0_3_3_0_0_128_128_1_2_2_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_0_3_3_0_0_128_128_1_2_2_s.bind.adb -f 
INFO-FLOW: Finish binding filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc6 
Execute         schedule -model entry_proc6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 524.906 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc6.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc6.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc6.
Execute         set_default_model entry_proc6 
Execute         bind -model entry_proc6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 524.906 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc6.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc6.bind.adb -f 
INFO-FLOW: Finish binding entry_proc6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model addrbound 
Execute         schedule -model addrbound 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.545 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'addrbound' consists of the following:
	'mul' operation 15 bit ('mul_rows_cols', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:949->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421) [7]  (2.545 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 525.387 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/addrbound.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/addrbound.sched.adb -f 
INFO-FLOW: Finish scheduling addrbound.
Execute         set_default_model addrbound 
Execute         bind -model addrbound 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 525.387 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/addrbound.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/addrbound.bind.adb -f 
INFO-FLOW: Finish binding addrbound.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi_Block_entry24_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Mat2Axi_Block_entry24_proc 
Execute         schedule -model Mat2Axi_Block_entry24_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 525.387 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi_Block_entry24_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi_Block_entry24_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Axi_Block_entry24_proc.
Execute         set_default_model Mat2Axi_Block_entry24_proc 
Execute         bind -model Mat2Axi_Block_entry24_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 525.387 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi_Block_entry24_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi_Block_entry24_proc.bind.adb -f 
INFO-FLOW: Finish binding Mat2Axi_Block_entry24_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 525.387 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 525.387 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model last_blk_pxl_width.1 
Execute         schedule -model last_blk_pxl_width.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 525.387 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width_1.sched.adb -f 
INFO-FLOW: Finish scheduling last_blk_pxl_width.1.
Execute         set_default_model last_blk_pxl_width.1 
Execute         bind -model last_blk_pxl_width.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 525.387 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width_1.bind.adb -f 
INFO-FLOW: Finish binding last_blk_pxl_width.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         schedule -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutRow_MMIterOutCol'.
WARNING: [HLS 200-880] The II Violation in module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' (loop 'MMIterOutRow_MMIterOutCol'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation 4 bit ('filled_next', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1333) and 'icmp' operation 1 bit ('icmp_ln1324', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1324).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'MMIterOutRow_MMIterOutCol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 526.652 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.sched.adb -f 
INFO-FLOW: Finish scheduling MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol.
Execute         set_default_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         bind -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 526.652 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.bind.adb -f 
INFO-FLOW: Finish binding MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MatStream2AxiStream<2> 
Execute         schedule -model MatStream2AxiStream<2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 526.777 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling MatStream2AxiStream<2>.
Execute         set_default_model MatStream2AxiStream<2> 
Execute         bind -model MatStream2AxiStream<2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 526.777 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_s.bind.adb -f 
INFO-FLOW: Finish binding MatStream2AxiStream<2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Mat2AxiStream 
Execute         schedule -model Mat2AxiStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 526.777 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2AxiStream.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2AxiStream.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AxiStream.
Execute         set_default_model Mat2AxiStream 
Execute         bind -model Mat2AxiStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 526.777 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2AxiStream.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2AxiStream.bind.adb -f 
INFO-FLOW: Finish binding Mat2AxiStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         schedule -model AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutLoop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MMIterOutLoop2'
WARNING: [HLS 200-871] Estimated clock period (2.835 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' consists of the following:
	'store' operation 0 bit ('i_write_ln1376', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1376) of constant 0 on local variable 'i', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1376 [10]  (1.298 ns)
	'load' operation 15 bit ('i', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379) on local variable 'i', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1376 [13]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln1379', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379) [14]  (1.536 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 527.422 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2Axi_Pipeline_MMIterOutLoop2.
Execute         set_default_model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         bind -model AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 527.422 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2Axi_Pipeline_MMIterOutLoop2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AxiStream2Axi 
Execute         schedule -model AxiStream2Axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 527.621 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2Axi.
Execute         set_default_model AxiStream2Axi 
Execute         bind -model AxiStream2Axi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 527.621 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2Axi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Mat2Axi 
Execute         schedule -model Mat2Axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO ldata (from Mat2AxiStream_U0 to AxiStream2Axi_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 527.621 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Axi.
Execute         set_default_model Mat2Axi 
Execute         bind -model Mat2Axi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 527.621 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi.bind.adb -f 
INFO-FLOW: Finish binding Mat2Axi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array_8_0_128_128_1_2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfMat2Array<8, 0, 128, 128, 1, 2, 1> 
Execute         schedule -model xfMat2Array<8, 0, 128, 128, 1, 2, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 528.188 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xfMat2Array_8_0_128_128_1_2_1_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xfMat2Array_8_0_128_128_1_2_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2Array<8, 0, 128, 128, 1, 2, 1>.
Execute         set_default_model xfMat2Array<8, 0, 128, 128, 1, 2, 1> 
Execute         bind -model xfMat2Array<8, 0, 128, 128, 1, 2, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 528.188 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xfMat2Array_8_0_128_128_1_2_1_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xfMat2Array_8_0_128_128_1_2_1_s.bind.adb -f 
INFO-FLOW: Finish binding xfMat2Array<8, 0, 128, 128, 1, 2, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
Execute         schedule -model pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
WARNING: [HLS 200-880] The II Violation in module 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation 7 bit ('add_ln10', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10) and 'icmp' operation 1 bit ('icmp_ln10', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10).
WARNING: [HLS 200-885] The II Violation in module 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'): Unable to schedule bus read operation ('input_val', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21) on port 'gmem2' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'): Unable to schedule bus read operation ('input_val', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21) on port 'gmem2' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 17, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'
WARNING: [HLS 200-871] Estimated clock period (3.422 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' consists of the following:
	'store' operation 0 bit ('x_write_ln10', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10) of constant 0 on local variable 'x', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10 [14]  (1.298 ns)
	'load' operation 7 bit ('x_load', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10) on local variable 'x', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln10', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10) [27]  (1.316 ns)
	'select' operation 7 bit ('select_ln9', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9) [28]  (0.808 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 528.809 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.sched.adb -f 
INFO-FLOW: Finish scheduling pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.
Execute         set_default_model pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
Execute         bind -model pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 528.809 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.bind.adb -f 
INFO-FLOW: Finish binding pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_gpt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pool_gpt 
Execute         schedule -model pool_gpt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 529.109 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt.sched.adb -f 
INFO-FLOW: Finish scheduling pool_gpt.
Execute         set_default_model pool_gpt 
Execute         bind -model pool_gpt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 529.109 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt.bind.adb -f 
INFO-FLOW: Finish binding pool_gpt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2d_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Filter2d_accel 
Execute         schedule -model Filter2d_accel 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.545 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'Filter2d_accel' consists of the following:
	'call' operation 128 bit ('call_ret', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:112) to 'Block_entry1_proc' [69]  (0.000 ns)
	'call' operation 0 bit ('_ln115', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:115) to 'Array2xfMat<8, 0, 128, 128, 1, 2>' [74]  (2.545 ns)

INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO imgOutput_rows_channel (from Block_entry1_proc_U0 to xfMat2Array_8_0_128_128_1_2_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO imgOutput_cols_channel (from Block_entry1_proc_U0 to xfMat2Array_8_0_128_128_1_2_1_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 529.348 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.sched.adb -f 
INFO-FLOW: Finish scheduling Filter2d_accel.
Execute         set_default_model Filter2d_accel 
Execute         bind -model Filter2d_accel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 529.348 MB.
Execute         syn_report -verbosereport -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.bind.adb -f 
INFO-FLOW: Finish binding Filter2d_accel.
Execute         get_model_list Filter2d_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc7 
Execute         rtl_gen_preprocess Block_entry1_proc 
Execute         rtl_gen_preprocess Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute         rtl_gen_preprocess Axi2AxiStream 
Execute         rtl_gen_preprocess entry_proc5 
Execute         rtl_gen_preprocess last_blk_pxl_width 
Execute         rtl_gen_preprocess AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute         rtl_gen_preprocess AxiStream2MatStream<2> 
Execute         rtl_gen_preprocess AxiStream2Mat 
Execute         rtl_gen_preprocess Axi2Mat 
Execute         rtl_gen_preprocess Array2xfMat<8, 0, 128, 128, 1, 2> 
Execute         rtl_gen_preprocess filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 
Execute         rtl_gen_preprocess xFApplyFilter2D<0, 0, 3, 3, 1> 
Execute         rtl_gen_preprocess xFFilter2Dkernel_Pipeline_COL_LOOP 
Execute         rtl_gen_preprocess xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> 
Execute         rtl_gen_preprocess filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> 
Execute         rtl_gen_preprocess entry_proc6 
Execute         rtl_gen_preprocess addrbound 
Execute         rtl_gen_preprocess Mat2Axi_Block_entry24_proc 
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess last_blk_pxl_width.1 
Execute         rtl_gen_preprocess MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         rtl_gen_preprocess MatStream2AxiStream<2> 
Execute         rtl_gen_preprocess Mat2AxiStream 
Execute         rtl_gen_preprocess AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         rtl_gen_preprocess AxiStream2Axi 
Execute         rtl_gen_preprocess Mat2Axi 
Execute         rtl_gen_preprocess xfMat2Array<8, 0, 128, 128, 1, 2, 1> 
Execute         rtl_gen_preprocess pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
Execute         rtl_gen_preprocess pool_gpt 
Execute         rtl_gen_preprocess Filter2d_accel 
INFO-FLOW: Model list for RTL generation: entry_proc7 Block_entry1_proc Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream entry_proc5 last_blk_pxl_width AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<8, 0, 128, 128, 1, 2>} filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 {xFApplyFilter2D<0, 0, 3, 3, 1>} xFFilter2Dkernel_Pipeline_COL_LOOP {xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>} {filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2>} entry_proc6 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width.1 MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<8, 0, 128, 128, 1, 2, 1>} pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 pool_gpt Filter2d_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc7 -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 529.543 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc7 -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_entry_proc7 
Execute         gen_rtl entry_proc7 -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_entry_proc7 
Execute         syn_report -csynth -model entry_proc7 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/entry_proc7_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model entry_proc7 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/entry_proc7_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model entry_proc7 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc7.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model entry_proc7 -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc7.adb 
Execute         db_write -model entry_proc7 -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc7 -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry1_proc -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Block_entry1_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 529.973 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry1_proc -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_Block_entry1_proc 
Execute         gen_rtl Block_entry1_proc -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_Block_entry1_proc 
Execute         syn_report -csynth -model Block_entry1_proc -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/Block_entry1_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model Block_entry1_proc -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/Block_entry1_proc_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model Block_entry1_proc -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Block_entry1_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model Block_entry1_proc -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Block_entry1_proc.adb 
Execute         db_write -model Block_entry1_proc -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry1_proc -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Block_entry1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' pipeline 'VITIS_LOOP_1021_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 530.754 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute         gen_rtl Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute         syn_report -csynth -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.adb 
Execute         db_write -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Axi2AxiStream -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_15s_15s_15_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 531.727 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Axi2AxiStream -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_Axi2AxiStream 
Execute         gen_rtl Axi2AxiStream -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_Axi2AxiStream 
Execute         syn_report -csynth -model Axi2AxiStream -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/Axi2AxiStream_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model Axi2AxiStream -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/Axi2AxiStream_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model Axi2AxiStream -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model Axi2AxiStream -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream.adb 
Execute         db_write -model Axi2AxiStream -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Axi2AxiStream -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc5 -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 532.383 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc5 -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_entry_proc5 
Execute         gen_rtl entry_proc5 -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_entry_proc5 
Execute         syn_report -csynth -model entry_proc5 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/entry_proc5_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model entry_proc5 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/entry_proc5_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model entry_proc5 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc5.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model entry_proc5 -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc5.adb 
Execute         db_write -model entry_proc5 -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc5 -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model last_blk_pxl_width -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 532.773 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl last_blk_pxl_width -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_last_blk_pxl_width 
Execute         gen_rtl last_blk_pxl_width -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_last_blk_pxl_width 
Execute         syn_report -csynth -model last_blk_pxl_width -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/last_blk_pxl_width_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model last_blk_pxl_width -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/last_blk_pxl_width_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model last_blk_pxl_width -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model last_blk_pxl_width -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width.adb 
Execute         db_write -model last_blk_pxl_width -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info last_blk_pxl_width -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' pipeline 'MMIterInLoopRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'lshr_8ns_3ns_8_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_8ns_3ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 534.078 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow 
Execute         gen_rtl AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow 
Execute         syn_report -csynth -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.adb 
Execute         db_write -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AxiStream2MatStream<2> -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 536.691 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AxiStream2MatStream<2> -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_AxiStream2MatStream_2_s 
Execute         gen_rtl AxiStream2MatStream<2> -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_AxiStream2MatStream_2_s 
Execute         syn_report -csynth -model AxiStream2MatStream<2> -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/AxiStream2MatStream_2_s_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model AxiStream2MatStream<2> -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/AxiStream2MatStream_2_s_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model AxiStream2MatStream<2> -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_s.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model AxiStream2MatStream<2> -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_s.adb 
Execute         db_write -model AxiStream2MatStream<2> -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AxiStream2MatStream<2> -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AxiStream2Mat -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Mat'.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(Filter2d_accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(Filter2d_accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'last_blk_width_channel_U(Filter2d_accel_fifo_w4_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 537.508 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AxiStream2Mat -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_AxiStream2Mat 
Execute         gen_rtl AxiStream2Mat -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_AxiStream2Mat 
Execute         syn_report -csynth -model AxiStream2Mat -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/AxiStream2Mat_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model AxiStream2Mat -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/AxiStream2Mat_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model AxiStream2Mat -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Mat.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model AxiStream2Mat -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Mat.adb 
Execute         db_write -model AxiStream2Mat -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AxiStream2Mat -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Axi2Mat -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2Mat.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat'.
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(Filter2d_accel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(Filter2d_accel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(Filter2d_accel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AxiStream2Mat_U0_U(Filter2d_accel_start_for_AxiStream2Mat_U0)' using Shift Registers.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 538.527 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Axi2Mat -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_Axi2Mat 
Execute         gen_rtl Axi2Mat -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_Axi2Mat 
Execute         syn_report -csynth -model Axi2Mat -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/Axi2Mat_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model Axi2Mat -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/Axi2Mat_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model Axi2Mat -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2Mat.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model Axi2Mat -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2Mat.adb 
Execute         db_write -model Axi2Mat -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Axi2Mat -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat_8_0_128_128_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Array2xfMat<8, 0, 128, 128, 1, 2> -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat_8_0_128_128_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 539.430 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Array2xfMat<8, 0, 128, 128, 1, 2> -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_Array2xfMat_8_0_128_128_1_2_s 
Execute         gen_rtl Array2xfMat<8, 0, 128, 128, 1, 2> -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_Array2xfMat_8_0_128_128_1_2_s 
Execute         syn_report -csynth -model Array2xfMat<8, 0, 128, 128, 1, 2> -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/Array2xfMat_8_0_128_128_1_2_s_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model Array2xfMat<8, 0, 128, 128, 1, 2> -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/Array2xfMat_8_0_128_128_1_2_s_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model Array2xfMat<8, 0, 128, 128, 1, 2> -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model Array2xfMat<8, 0, 128, 128, 1, 2> -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.adb 
Execute         db_write -model Array2xfMat<8, 0, 128, 128, 1, 2> -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Array2xfMat<8, 0, 128, 128, 1, 2> -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2' pipeline 'VITIS_LOOP_834_1_VITIS_LOOP_835_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 540.391 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 
Execute         gen_rtl filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 
Execute         syn_report -csynth -model filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2.adb 
Execute         db_write -model filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFApplyFilter2D_0_0_3_3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFApplyFilter2D<0, 0, 3, 3, 1> -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFApplyFilter2D_0_0_3_3_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ashr_32s_8ns_32_7_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_24s_25_4_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_25s_26_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_26s_27_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_27s_28_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_4_0': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFApplyFilter2D_0_0_3_3_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 542.598 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFApplyFilter2D<0, 0, 3, 3, 1> -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_xFApplyFilter2D_0_0_3_3_1_s 
Execute         gen_rtl xFApplyFilter2D<0, 0, 3, 3, 1> -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_xFApplyFilter2D_0_0_3_3_1_s 
Execute         syn_report -csynth -model xFApplyFilter2D<0, 0, 3, 3, 1> -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/xFApplyFilter2D_0_0_3_3_1_s_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model xFApplyFilter2D<0, 0, 3, 3, 1> -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/xFApplyFilter2D_0_0_3_3_1_s_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model xFApplyFilter2D<0, 0, 3, 3, 1> -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFApplyFilter2D_0_0_3_3_1_s.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model xFApplyFilter2D<0, 0, 3, 3, 1> -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFApplyFilter2D_0_0_3_3_1_s.adb 
Execute         db_write -model xFApplyFilter2D<0, 0, 3, 3, 1> -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFApplyFilter2D<0, 0, 3, 3, 1> -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFApplyFilter2D_0_0_3_3_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFFilter2Dkernel_Pipeline_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFFilter2Dkernel_Pipeline_COL_LOOP -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_Pipeline_COL_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFFilter2Dkernel_Pipeline_COL_LOOP' pipeline 'COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFFilter2Dkernel_Pipeline_COL_LOOP'.
INFO: [RTMG 210-278] Implementing memory 'Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W' using auto RAMs.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 546.535 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFFilter2Dkernel_Pipeline_COL_LOOP -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP 
Execute         gen_rtl xFFilter2Dkernel_Pipeline_COL_LOOP -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP 
Execute         syn_report -csynth -model xFFilter2Dkernel_Pipeline_COL_LOOP -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/xFFilter2Dkernel_Pipeline_COL_LOOP_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model xFFilter2Dkernel_Pipeline_COL_LOOP -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/xFFilter2Dkernel_Pipeline_COL_LOOP_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model xFFilter2Dkernel_Pipeline_COL_LOOP -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_Pipeline_COL_LOOP.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model xFFilter2Dkernel_Pipeline_COL_LOOP -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_Pipeline_COL_LOOP.adb 
Execute         db_write -model xFFilter2Dkernel_Pipeline_COL_LOOP -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFFilter2Dkernel_Pipeline_COL_LOOP -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_Pipeline_COL_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 549.820 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s 
Execute         gen_rtl xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s 
Execute         syn_report -csynth -model xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s.adb 
Execute         db_write -model xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1> -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter2D_0_3_3_0_0_128_128_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_0_3_3_0_0_128_128_1_2_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter2D_0_3_3_0_0_128_128_1_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 552.188 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_filter2D_0_3_3_0_0_128_128_1_2_2_s 
Execute         gen_rtl filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_filter2D_0_3_3_0_0_128_128_1_2_2_s 
Execute         syn_report -csynth -model filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/filter2D_0_3_3_0_0_128_128_1_2_2_s_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/filter2D_0_3_3_0_0_128_128_1_2_2_s_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_0_3_3_0_0_128_128_1_2_2_s.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_0_3_3_0_0_128_128_1_2_2_s.adb 
Execute         db_write -model filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_0_3_3_0_0_128_128_1_2_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc6 -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 553.027 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc6 -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_entry_proc6 
Execute         gen_rtl entry_proc6 -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_entry_proc6 
Execute         syn_report -csynth -model entry_proc6 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/entry_proc6_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model entry_proc6 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/entry_proc6_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model entry_proc6 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc6.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model entry_proc6 -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc6.adb 
Execute         db_write -model entry_proc6 -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc6 -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model addrbound -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/addrbound.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_15s_15s_15_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'addrbound'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 553.398 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl addrbound -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_addrbound 
Execute         gen_rtl addrbound -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_addrbound 
Execute         syn_report -csynth -model addrbound -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/addrbound_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model addrbound -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/addrbound_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model addrbound -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/addrbound.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model addrbound -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/addrbound.adb 
Execute         db_write -model addrbound -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info addrbound -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/addrbound 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi_Block_entry24_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Mat2Axi_Block_entry24_proc -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi_Block_entry24_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi_Block_entry24_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 553.871 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Mat2Axi_Block_entry24_proc -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_Mat2Axi_Block_entry24_proc 
Execute         gen_rtl Mat2Axi_Block_entry24_proc -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_Mat2Axi_Block_entry24_proc 
Execute         syn_report -csynth -model Mat2Axi_Block_entry24_proc -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/Mat2Axi_Block_entry24_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model Mat2Axi_Block_entry24_proc -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/Mat2Axi_Block_entry24_proc_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model Mat2Axi_Block_entry24_proc -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi_Block_entry24_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model Mat2Axi_Block_entry24_proc -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi_Block_entry24_proc.adb 
Execute         db_write -model Mat2Axi_Block_entry24_proc -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Mat2Axi_Block_entry24_proc -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi_Block_entry24_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 554.156 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_entry_proc 
Execute         syn_report -csynth -model entry_proc -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/entry_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model entry_proc -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/entry_proc_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model entry_proc -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model entry_proc -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model last_blk_pxl_width.1 -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 554.508 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl last_blk_pxl_width.1 -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_last_blk_pxl_width_1 
Execute         gen_rtl last_blk_pxl_width.1 -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_last_blk_pxl_width_1 
Execute         syn_report -csynth -model last_blk_pxl_width.1 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/last_blk_pxl_width_1_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model last_blk_pxl_width.1 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/last_blk_pxl_width_1_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model last_blk_pxl_width.1 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width_1.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model last_blk_pxl_width.1 -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width_1.adb 
Execute         db_write -model last_blk_pxl_width.1 -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info last_blk_pxl_width.1 -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' pipeline 'MMIterOutRow_MMIterOutCol' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'lshr_8ns_8ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_8ns_3ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_8ns_4ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 555.441 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         gen_rtl MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         syn_report -csynth -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.adb 
Execute         db_write -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MatStream2AxiStream<2> -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 557.234 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl MatStream2AxiStream<2> -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_MatStream2AxiStream_2_s 
Execute         gen_rtl MatStream2AxiStream<2> -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_MatStream2AxiStream_2_s 
Execute         syn_report -csynth -model MatStream2AxiStream<2> -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/MatStream2AxiStream_2_s_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model MatStream2AxiStream<2> -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/MatStream2AxiStream_2_s_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model MatStream2AxiStream<2> -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_s.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model MatStream2AxiStream<2> -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_s.adb 
Execute         db_write -model MatStream2AxiStream<2> -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MatStream2AxiStream<2> -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Mat2AxiStream -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2AxiStream.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w4_d2_S' is changed to 'fifo_w4_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AxiStream'.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(Filter2d_accel_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(Filter2d_accel_fifo_w32_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'last_blk_width_channel_U(Filter2d_accel_fifo_w4_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 558.270 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Mat2AxiStream -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_Mat2AxiStream 
Execute         gen_rtl Mat2AxiStream -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_Mat2AxiStream 
Execute         syn_report -csynth -model Mat2AxiStream -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/Mat2AxiStream_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model Mat2AxiStream -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/Mat2AxiStream_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model Mat2AxiStream -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2AxiStream.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model Mat2AxiStream -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2AxiStream.adb 
Execute         db_write -model Mat2AxiStream -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Mat2AxiStream -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2AxiStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AxiStream2Axi_Pipeline_MMIterOutLoop2 -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' pipeline 'MMIterOutLoop2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi_Pipeline_MMIterOutLoop2'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 559.129 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AxiStream2Axi_Pipeline_MMIterOutLoop2 -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         gen_rtl AxiStream2Axi_Pipeline_MMIterOutLoop2 -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         syn_report -csynth -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/AxiStream2Axi_Pipeline_MMIterOutLoop2_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/AxiStream2Axi_Pipeline_MMIterOutLoop2_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.adb 
Execute         db_write -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AxiStream2Axi_Pipeline_MMIterOutLoop2 -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AxiStream2Axi -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 560.098 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AxiStream2Axi -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_AxiStream2Axi 
Execute         gen_rtl AxiStream2Axi -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_AxiStream2Axi 
Execute         syn_report -csynth -model AxiStream2Axi -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/AxiStream2Axi_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model AxiStream2Axi -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/AxiStream2Axi_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model AxiStream2Axi -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model AxiStream2Axi -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi.adb 
Execute         db_write -model AxiStream2Axi -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AxiStream2Axi -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Mat2Axi -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi'.
INFO: [RTMG 210-285] Implementing FIFO 'dout_c_U(Filter2d_accel_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(Filter2d_accel_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'axibound_U(Filter2d_accel_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(Filter2d_accel_fifo_w8_d2_S_x)' using Shift Registers.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 561.309 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Mat2Axi -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_Mat2Axi 
Execute         gen_rtl Mat2Axi -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_Mat2Axi 
Execute         syn_report -csynth -model Mat2Axi -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/Mat2Axi_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model Mat2Axi -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/Mat2Axi_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model Mat2Axi -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model Mat2Axi -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi.adb 
Execute         db_write -model Mat2Axi -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Mat2Axi -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array_8_0_128_128_1_2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xfMat2Array<8, 0, 128, 128, 1, 2, 1> -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xfMat2Array_8_0_128_128_1_2_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array_8_0_128_128_1_2_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 562.344 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfMat2Array<8, 0, 128, 128, 1, 2, 1> -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_xfMat2Array_8_0_128_128_1_2_1_s 
Execute         gen_rtl xfMat2Array<8, 0, 128, 128, 1, 2, 1> -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_xfMat2Array_8_0_128_128_1_2_1_s 
Execute         syn_report -csynth -model xfMat2Array<8, 0, 128, 128, 1, 2, 1> -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/xfMat2Array_8_0_128_128_1_2_1_s_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model xfMat2Array<8, 0, 128, 128, 1, 2, 1> -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/xfMat2Array_8_0_128_128_1_2_1_s_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model xfMat2Array<8, 0, 128, 128, 1, 2, 1> -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xfMat2Array_8_0_128_128_1_2_1_s.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model xfMat2Array<8, 0, 128, 128, 1, 2, 1> -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xfMat2Array_8_0_128_128_1_2_1_s.adb 
Execute         db_write -model xfMat2Array<8, 0, 128, 128, 1, 2, 1> -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xfMat2Array<8, 0, 128, 128, 1, 2, 1> -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xfMat2Array_8_0_128_128_1_2_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'add_64ns_64ns_64_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 563.547 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
Execute         gen_rtl pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
Execute         syn_report -csynth -model pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.adb 
Execute         db_write -model pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_gpt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pool_gpt -top_prefix Filter2d_accel_ -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_gpt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 565.602 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl pool_gpt -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel_pool_gpt 
Execute         gen_rtl pool_gpt -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel_pool_gpt 
Execute         syn_report -csynth -model pool_gpt -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/pool_gpt_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model pool_gpt -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/pool_gpt_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model pool_gpt -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model pool_gpt -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt.adb 
Execute         db_write -model pool_gpt -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pool_gpt -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2d_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Filter2d_accel -top_prefix  -sub_prefix Filter2d_accel_ -mg_file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2d_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2d_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2d_accel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2d_accel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2d_accel/img_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2d_accel/filter' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2d_accel/shift' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2d_accel/conv_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2d_accel/maxpool_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2d_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2d_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Filter2d_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'shift', 'rows', 'cols' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'img_in', 'filter', 'conv_out' and 'maxpool_out' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2d_accel'.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out_c11_U(Filter2d_accel_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maxpool_out_c_U(Filter2d_accel_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_rows_channel_U(Filter2d_accel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_cols_channel_U(Filter2d_accel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c12_channel_U(Filter2d_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c13_channel_U(Filter2d_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_data_U(Filter2d_accel_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c_U(Filter2d_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c_U(Filter2d_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_data_U(Filter2d_accel_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out_c_U(Filter2d_accel_fifo_w64_d2_S)' using Shift Registers.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 569.094 MB.
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Filter2d_accel -istop -style xilinx -f -lang vhdl -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/vhdl/Filter2d_accel 
Execute         gen_rtl Filter2d_accel -istop -style xilinx -f -lang vlog -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/verilog/Filter2d_accel 
Execute         syn_report -csynth -model Filter2d_accel -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/Filter2d_accel_csynth.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -rtlxml -model Filter2d_accel -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/Filter2d_accel_csynth.xml 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -verbosereport -model Filter2d_accel -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.verbose.rpt 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         db_write -model Filter2d_accel -f -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.adb 
Execute         db_write -model Filter2d_accel -bindview -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Filter2d_accel -p /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel 
Execute         export_constraint_db -f -tool general -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.constraint.tcl 
Execute         syn_report -designview -model Filter2d_accel -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.design.xml 
Execute         syn_report -csynthDesign -model Filter2d_accel -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth.rpt -MHOut /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7z020-clg484-2 
Execute             ap_family_info -name xc7z020-clg484-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-2 -data family 
Execute         syn_report -wcfg -model Filter2d_accel -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model Filter2d_accel -o /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.protoinst 
Execute         sc_get_clocks Filter2d_accel 
Execute         sc_get_portdomain Filter2d_accel 
INFO-FLOW: Model list for RTL component generation: entry_proc7 Block_entry1_proc Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream entry_proc5 last_blk_pxl_width AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<8, 0, 128, 128, 1, 2>} filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 {xFApplyFilter2D<0, 0, 3, 3, 1>} xFFilter2Dkernel_Pipeline_COL_LOOP {xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>} {filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2>} entry_proc6 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width.1 MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<8, 0, 128, 128, 1, 2, 1>} pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 pool_gpt Filter2d_accel
INFO-FLOW: Handling components in module [entry_proc7] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc7.compgen.tcl 
INFO-FLOW: Handling components in module [Block_entry1_proc] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Block_entry1_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.compgen.tcl 
INFO-FLOW: Found component Filter2d_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Filter2d_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Axi2AxiStream] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream.compgen.tcl 
INFO-FLOW: Found component Filter2d_accel_mul_15s_15s_15_3_1.
INFO-FLOW: Append model Filter2d_accel_mul_15s_15s_15_3_1
INFO-FLOW: Handling components in module [entry_proc5] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc5.compgen.tcl 
INFO-FLOW: Handling components in module [last_blk_pxl_width] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
INFO-FLOW: Handling components in module [AxiStream2MatStream_2_Pipeline_MMIterInLoopRow] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.compgen.tcl 
INFO-FLOW: Found component Filter2d_accel_lshr_8ns_3ns_8_2_1.
INFO-FLOW: Append model Filter2d_accel_lshr_8ns_3ns_8_2_1
INFO-FLOW: Found component Filter2d_accel_shl_8ns_3ns_8_2_1.
INFO-FLOW: Append model Filter2d_accel_shl_8ns_3ns_8_2_1
INFO-FLOW: Found component Filter2d_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Filter2d_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AxiStream2MatStream_2_s] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_s.compgen.tcl 
INFO-FLOW: Found component Filter2d_accel_mul_32s_32s_32_5_1.
INFO-FLOW: Append model Filter2d_accel_mul_32s_32s_32_5_1
INFO-FLOW: Handling components in module [AxiStream2Mat] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Mat.compgen.tcl 
INFO-FLOW: Found component Filter2d_accel_fifo_w32_d3_S.
INFO-FLOW: Append model Filter2d_accel_fifo_w32_d3_S
INFO-FLOW: Found component Filter2d_accel_fifo_w32_d3_S.
INFO-FLOW: Append model Filter2d_accel_fifo_w32_d3_S
INFO-FLOW: Found component Filter2d_accel_fifo_w4_d2_S.
INFO-FLOW: Append model Filter2d_accel_fifo_w4_d2_S
INFO-FLOW: Handling components in module [Axi2Mat] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2Mat.compgen.tcl 
INFO-FLOW: Found component Filter2d_accel_fifo_w8_d2_S.
INFO-FLOW: Append model Filter2d_accel_fifo_w8_d2_S
INFO-FLOW: Found component Filter2d_accel_fifo_w32_d2_S.
INFO-FLOW: Append model Filter2d_accel_fifo_w32_d2_S
INFO-FLOW: Found component Filter2d_accel_fifo_w32_d2_S.
INFO-FLOW: Append model Filter2d_accel_fifo_w32_d2_S
INFO-FLOW: Found component Filter2d_accel_start_for_AxiStream2Mat_U0.
INFO-FLOW: Append model Filter2d_accel_start_for_AxiStream2Mat_U0
INFO-FLOW: Handling components in module [Array2xfMat_8_0_128_128_1_2_s] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2.compgen.tcl 
INFO-FLOW: Found component Filter2d_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Filter2d_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xFApplyFilter2D_0_0_3_3_1_s] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFApplyFilter2D_0_0_3_3_1_s.compgen.tcl 
INFO-FLOW: Found component Filter2d_accel_mul_16s_8ns_24_4_0.
INFO-FLOW: Append model Filter2d_accel_mul_16s_8ns_24_4_0
INFO-FLOW: Found component Filter2d_accel_ashr_32s_8ns_32_7_0.
INFO-FLOW: Append model Filter2d_accel_ashr_32s_8ns_32_7_0
INFO-FLOW: Found component Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.
INFO-FLOW: Append model Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0
INFO-FLOW: Found component Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0.
INFO-FLOW: Append model Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0
INFO-FLOW: Found component Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0.
INFO-FLOW: Append model Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0
INFO-FLOW: Found component Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0.
INFO-FLOW: Append model Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0
INFO-FLOW: Handling components in module [xFFilter2Dkernel_Pipeline_COL_LOOP] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_Pipeline_COL_LOOP.compgen.tcl 
INFO-FLOW: Found component Filter2d_accel_sparsemux_7_2_8_1_1.
INFO-FLOW: Append model Filter2d_accel_sparsemux_7_2_8_1_1
INFO-FLOW: Found component Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W.
INFO-FLOW: Append model Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W
INFO-FLOW: Found component Filter2d_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Filter2d_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [filter2D_0_3_3_0_0_128_128_1_2_2_s] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_0_3_3_0_0_128_128_1_2_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [entry_proc6] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc6.compgen.tcl 
INFO-FLOW: Handling components in module [addrbound] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/addrbound.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Axi_Block_entry24_proc] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi_Block_entry24_proc.compgen.tcl 
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [last_blk_pxl_width_1] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width_1.compgen.tcl 
INFO-FLOW: Handling components in module [MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.compgen.tcl 
INFO-FLOW: Found component Filter2d_accel_shl_8ns_4ns_8_2_1.
INFO-FLOW: Append model Filter2d_accel_shl_8ns_4ns_8_2_1
INFO-FLOW: Found component Filter2d_accel_lshr_8ns_8ns_8_2_1.
INFO-FLOW: Append model Filter2d_accel_lshr_8ns_8ns_8_2_1
INFO-FLOW: Found component Filter2d_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Filter2d_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MatStream2AxiStream_2_s] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_s.compgen.tcl 
INFO-FLOW: Found component Filter2d_accel_mul_16ns_16ns_32_4_1.
INFO-FLOW: Append model Filter2d_accel_mul_16ns_16ns_32_4_1
INFO-FLOW: Handling components in module [Mat2AxiStream] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2AxiStream.compgen.tcl 
INFO-FLOW: Found component Filter2d_accel_fifo_w16_d3_S.
INFO-FLOW: Append model Filter2d_accel_fifo_w16_d3_S
INFO-FLOW: Found component Filter2d_accel_fifo_w32_d3_S_x.
INFO-FLOW: Append model Filter2d_accel_fifo_w32_d3_S_x
INFO-FLOW: Found component Filter2d_accel_fifo_w4_d2_S_x.
INFO-FLOW: Append model Filter2d_accel_fifo_w4_d2_S_x
INFO-FLOW: Handling components in module [AxiStream2Axi_Pipeline_MMIterOutLoop2] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.compgen.tcl 
INFO-FLOW: Found component Filter2d_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Filter2d_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AxiStream2Axi] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Axi] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi.compgen.tcl 
INFO-FLOW: Found component Filter2d_accel_fifo_w64_d4_S.
INFO-FLOW: Append model Filter2d_accel_fifo_w64_d4_S
INFO-FLOW: Found component Filter2d_accel_fifo_w15_d2_S.
INFO-FLOW: Append model Filter2d_accel_fifo_w15_d2_S
INFO-FLOW: Found component Filter2d_accel_fifo_w15_d2_S.
INFO-FLOW: Append model Filter2d_accel_fifo_w15_d2_S
INFO-FLOW: Found component Filter2d_accel_fifo_w8_d2_S_x.
INFO-FLOW: Append model Filter2d_accel_fifo_w8_d2_S_x
INFO-FLOW: Handling components in module [xfMat2Array_8_0_128_128_1_2_1_s] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xfMat2Array_8_0_128_128_1_2_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.compgen.tcl 
INFO-FLOW: Found component Filter2d_accel_add_64ns_64ns_64_2_1.
INFO-FLOW: Append model Filter2d_accel_add_64ns_64ns_64_2_1
INFO-FLOW: Found component Filter2d_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Filter2d_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pool_gpt] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt.compgen.tcl 
INFO-FLOW: Handling components in module [Filter2d_accel] ... 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.tcl 
INFO-FLOW: Found component Filter2d_accel_fifo_w64_d5_S.
INFO-FLOW: Append model Filter2d_accel_fifo_w64_d5_S
INFO-FLOW: Found component Filter2d_accel_fifo_w64_d6_S.
INFO-FLOW: Append model Filter2d_accel_fifo_w64_d6_S
INFO-FLOW: Found component Filter2d_accel_fifo_w32_d4_S.
INFO-FLOW: Append model Filter2d_accel_fifo_w32_d4_S
INFO-FLOW: Found component Filter2d_accel_fifo_w32_d4_S.
INFO-FLOW: Append model Filter2d_accel_fifo_w32_d4_S
INFO-FLOW: Found component Filter2d_accel_fifo_w32_d2_S_x.
INFO-FLOW: Append model Filter2d_accel_fifo_w32_d2_S_x
INFO-FLOW: Found component Filter2d_accel_fifo_w32_d2_S_x.
INFO-FLOW: Append model Filter2d_accel_fifo_w32_d2_S_x
INFO-FLOW: Found component Filter2d_accel_fifo_w8_d2_S_x0.
INFO-FLOW: Append model Filter2d_accel_fifo_w8_d2_S_x0
INFO-FLOW: Found component Filter2d_accel_fifo_w32_d2_S_x.
INFO-FLOW: Append model Filter2d_accel_fifo_w32_d2_S_x
INFO-FLOW: Found component Filter2d_accel_fifo_w32_d2_S_x.
INFO-FLOW: Append model Filter2d_accel_fifo_w32_d2_S_x
INFO-FLOW: Found component Filter2d_accel_fifo_w8_d2_S_x0.
INFO-FLOW: Append model Filter2d_accel_fifo_w8_d2_S_x0
INFO-FLOW: Found component Filter2d_accel_fifo_w64_d2_S.
INFO-FLOW: Append model Filter2d_accel_fifo_w64_d2_S
INFO-FLOW: Found component Filter2d_accel_gmem0_m_axi.
INFO-FLOW: Append model Filter2d_accel_gmem0_m_axi
INFO-FLOW: Found component Filter2d_accel_gmem1_m_axi.
INFO-FLOW: Append model Filter2d_accel_gmem1_m_axi
INFO-FLOW: Found component Filter2d_accel_gmem2_m_axi.
INFO-FLOW: Append model Filter2d_accel_gmem2_m_axi
INFO-FLOW: Found component Filter2d_accel_gmem3_m_axi.
INFO-FLOW: Append model Filter2d_accel_gmem3_m_axi
INFO-FLOW: Found component Filter2d_accel_control_s_axi.
INFO-FLOW: Append model Filter2d_accel_control_s_axi
INFO-FLOW: Found component Filter2d_accel_control_r_s_axi.
INFO-FLOW: Append model Filter2d_accel_control_r_s_axi
INFO-FLOW: Append model entry_proc7
INFO-FLOW: Append model Block_entry1_proc
INFO-FLOW: Append model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
INFO-FLOW: Append model Axi2AxiStream
INFO-FLOW: Append model entry_proc5
INFO-FLOW: Append model last_blk_pxl_width
INFO-FLOW: Append model AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
INFO-FLOW: Append model AxiStream2MatStream_2_s
INFO-FLOW: Append model AxiStream2Mat
INFO-FLOW: Append model Axi2Mat
INFO-FLOW: Append model Array2xfMat_8_0_128_128_1_2_s
INFO-FLOW: Append model filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2
INFO-FLOW: Append model xFApplyFilter2D_0_0_3_3_1_s
INFO-FLOW: Append model xFFilter2Dkernel_Pipeline_COL_LOOP
INFO-FLOW: Append model xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s
INFO-FLOW: Append model filter2D_0_3_3_0_0_128_128_1_2_2_s
INFO-FLOW: Append model entry_proc6
INFO-FLOW: Append model addrbound
INFO-FLOW: Append model Mat2Axi_Block_entry24_proc
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model last_blk_pxl_width_1
INFO-FLOW: Append model MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
INFO-FLOW: Append model MatStream2AxiStream_2_s
INFO-FLOW: Append model Mat2AxiStream
INFO-FLOW: Append model AxiStream2Axi_Pipeline_MMIterOutLoop2
INFO-FLOW: Append model AxiStream2Axi
INFO-FLOW: Append model Mat2Axi
INFO-FLOW: Append model xfMat2Array_8_0_128_128_1_2_1_s
INFO-FLOW: Append model pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2
INFO-FLOW: Append model pool_gpt
INFO-FLOW: Append model Filter2d_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Filter2d_accel_flow_control_loop_pipe_sequential_init Filter2d_accel_mul_15s_15s_15_3_1 Filter2d_accel_lshr_8ns_3ns_8_2_1 Filter2d_accel_shl_8ns_3ns_8_2_1 Filter2d_accel_flow_control_loop_pipe_sequential_init Filter2d_accel_mul_32s_32s_32_5_1 Filter2d_accel_fifo_w32_d3_S Filter2d_accel_fifo_w32_d3_S Filter2d_accel_fifo_w4_d2_S Filter2d_accel_fifo_w8_d2_S Filter2d_accel_fifo_w32_d2_S Filter2d_accel_fifo_w32_d2_S Filter2d_accel_start_for_AxiStream2Mat_U0 Filter2d_accel_flow_control_loop_pipe_sequential_init Filter2d_accel_mul_16s_8ns_24_4_0 Filter2d_accel_ashr_32s_8ns_32_7_0 Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0 Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0 Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0 Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0 Filter2d_accel_sparsemux_7_2_8_1_1 Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W Filter2d_accel_flow_control_loop_pipe_sequential_init Filter2d_accel_shl_8ns_4ns_8_2_1 Filter2d_accel_lshr_8ns_8ns_8_2_1 Filter2d_accel_flow_control_loop_pipe_sequential_init Filter2d_accel_mul_16ns_16ns_32_4_1 Filter2d_accel_fifo_w16_d3_S Filter2d_accel_fifo_w32_d3_S_x Filter2d_accel_fifo_w4_d2_S_x Filter2d_accel_flow_control_loop_pipe_sequential_init Filter2d_accel_fifo_w64_d4_S Filter2d_accel_fifo_w15_d2_S Filter2d_accel_fifo_w15_d2_S Filter2d_accel_fifo_w8_d2_S_x Filter2d_accel_add_64ns_64ns_64_2_1 Filter2d_accel_flow_control_loop_pipe_sequential_init Filter2d_accel_fifo_w64_d5_S Filter2d_accel_fifo_w64_d6_S Filter2d_accel_fifo_w32_d4_S Filter2d_accel_fifo_w32_d4_S Filter2d_accel_fifo_w32_d2_S_x Filter2d_accel_fifo_w32_d2_S_x Filter2d_accel_fifo_w8_d2_S_x0 Filter2d_accel_fifo_w32_d2_S_x Filter2d_accel_fifo_w32_d2_S_x Filter2d_accel_fifo_w8_d2_S_x0 Filter2d_accel_fifo_w64_d2_S Filter2d_accel_gmem0_m_axi Filter2d_accel_gmem1_m_axi Filter2d_accel_gmem2_m_axi Filter2d_accel_gmem3_m_axi Filter2d_accel_control_s_axi Filter2d_accel_control_r_s_axi entry_proc7 Block_entry1_proc Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream entry_proc5 last_blk_pxl_width AxiStream2MatStream_2_Pipeline_MMIterInLoopRow AxiStream2MatStream_2_s AxiStream2Mat Axi2Mat Array2xfMat_8_0_128_128_1_2_s filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 xFApplyFilter2D_0_0_3_3_1_s xFFilter2Dkernel_Pipeline_COL_LOOP xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s filter2D_0_3_3_0_0_128_128_1_2_2_s entry_proc6 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width_1 MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream_2_s Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi xfMat2Array_8_0_128_128_1_2_1_s pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 pool_gpt Filter2d_accel
INFO-FLOW: Generating /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Filter2d_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Filter2d_accel_mul_15s_15s_15_3_1
INFO-FLOW: To file: write model Filter2d_accel_lshr_8ns_3ns_8_2_1
INFO-FLOW: To file: write model Filter2d_accel_shl_8ns_3ns_8_2_1
INFO-FLOW: To file: write model Filter2d_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Filter2d_accel_mul_32s_32s_32_5_1
INFO-FLOW: To file: write model Filter2d_accel_fifo_w32_d3_S
INFO-FLOW: To file: write model Filter2d_accel_fifo_w32_d3_S
INFO-FLOW: To file: write model Filter2d_accel_fifo_w4_d2_S
INFO-FLOW: To file: write model Filter2d_accel_fifo_w8_d2_S
INFO-FLOW: To file: write model Filter2d_accel_fifo_w32_d2_S
INFO-FLOW: To file: write model Filter2d_accel_fifo_w32_d2_S
INFO-FLOW: To file: write model Filter2d_accel_start_for_AxiStream2Mat_U0
INFO-FLOW: To file: write model Filter2d_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Filter2d_accel_mul_16s_8ns_24_4_0
INFO-FLOW: To file: write model Filter2d_accel_ashr_32s_8ns_32_7_0
INFO-FLOW: To file: write model Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0
INFO-FLOW: To file: write model Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0
INFO-FLOW: To file: write model Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0
INFO-FLOW: To file: write model Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0
INFO-FLOW: To file: write model Filter2d_accel_sparsemux_7_2_8_1_1
INFO-FLOW: To file: write model Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W
INFO-FLOW: To file: write model Filter2d_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Filter2d_accel_shl_8ns_4ns_8_2_1
INFO-FLOW: To file: write model Filter2d_accel_lshr_8ns_8ns_8_2_1
INFO-FLOW: To file: write model Filter2d_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Filter2d_accel_mul_16ns_16ns_32_4_1
INFO-FLOW: To file: write model Filter2d_accel_fifo_w16_d3_S
INFO-FLOW: To file: write model Filter2d_accel_fifo_w32_d3_S_x
INFO-FLOW: To file: write model Filter2d_accel_fifo_w4_d2_S_x
INFO-FLOW: To file: write model Filter2d_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Filter2d_accel_fifo_w64_d4_S
INFO-FLOW: To file: write model Filter2d_accel_fifo_w15_d2_S
INFO-FLOW: To file: write model Filter2d_accel_fifo_w15_d2_S
INFO-FLOW: To file: write model Filter2d_accel_fifo_w8_d2_S_x
INFO-FLOW: To file: write model Filter2d_accel_add_64ns_64ns_64_2_1
INFO-FLOW: To file: write model Filter2d_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Filter2d_accel_fifo_w64_d5_S
INFO-FLOW: To file: write model Filter2d_accel_fifo_w64_d6_S
INFO-FLOW: To file: write model Filter2d_accel_fifo_w32_d4_S
INFO-FLOW: To file: write model Filter2d_accel_fifo_w32_d4_S
INFO-FLOW: To file: write model Filter2d_accel_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Filter2d_accel_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Filter2d_accel_fifo_w8_d2_S_x0
INFO-FLOW: To file: write model Filter2d_accel_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Filter2d_accel_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Filter2d_accel_fifo_w8_d2_S_x0
INFO-FLOW: To file: write model Filter2d_accel_fifo_w64_d2_S
INFO-FLOW: To file: write model Filter2d_accel_gmem0_m_axi
INFO-FLOW: To file: write model Filter2d_accel_gmem1_m_axi
INFO-FLOW: To file: write model Filter2d_accel_gmem2_m_axi
INFO-FLOW: To file: write model Filter2d_accel_gmem3_m_axi
INFO-FLOW: To file: write model Filter2d_accel_control_s_axi
INFO-FLOW: To file: write model Filter2d_accel_control_r_s_axi
INFO-FLOW: To file: write model entry_proc7
INFO-FLOW: To file: write model Block_entry1_proc
INFO-FLOW: To file: write model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
INFO-FLOW: To file: write model Axi2AxiStream
INFO-FLOW: To file: write model entry_proc5
INFO-FLOW: To file: write model last_blk_pxl_width
INFO-FLOW: To file: write model AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
INFO-FLOW: To file: write model AxiStream2MatStream_2_s
INFO-FLOW: To file: write model AxiStream2Mat
INFO-FLOW: To file: write model Axi2Mat
INFO-FLOW: To file: write model Array2xfMat_8_0_128_128_1_2_s
INFO-FLOW: To file: write model filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2
INFO-FLOW: To file: write model xFApplyFilter2D_0_0_3_3_1_s
INFO-FLOW: To file: write model xFFilter2Dkernel_Pipeline_COL_LOOP
INFO-FLOW: To file: write model xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s
INFO-FLOW: To file: write model filter2D_0_3_3_0_0_128_128_1_2_2_s
INFO-FLOW: To file: write model entry_proc6
INFO-FLOW: To file: write model addrbound
INFO-FLOW: To file: write model Mat2Axi_Block_entry24_proc
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model last_blk_pxl_width_1
INFO-FLOW: To file: write model MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
INFO-FLOW: To file: write model MatStream2AxiStream_2_s
INFO-FLOW: To file: write model Mat2AxiStream
INFO-FLOW: To file: write model AxiStream2Axi_Pipeline_MMIterOutLoop2
INFO-FLOW: To file: write model AxiStream2Axi
INFO-FLOW: To file: write model Mat2Axi
INFO-FLOW: To file: write model xfMat2Array_8_0_128_128_1_2_1_s
INFO-FLOW: To file: write model pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2
INFO-FLOW: To file: write model pool_gpt
INFO-FLOW: To file: write model Filter2d_accel
INFO-FLOW: Generating /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.300 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/vhdl' dstVlogDir='/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/vlog' tclDir='/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db' modelList='Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_mul_15s_15s_15_3_1
Filter2d_accel_lshr_8ns_3ns_8_2_1
Filter2d_accel_shl_8ns_3ns_8_2_1
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_mul_32s_32s_32_5_1
Filter2d_accel_fifo_w32_d3_S
Filter2d_accel_fifo_w32_d3_S
Filter2d_accel_fifo_w4_d2_S
Filter2d_accel_fifo_w8_d2_S
Filter2d_accel_fifo_w32_d2_S
Filter2d_accel_fifo_w32_d2_S
Filter2d_accel_start_for_AxiStream2Mat_U0
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_mul_16s_8ns_24_4_0
Filter2d_accel_ashr_32s_8ns_32_7_0
Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0
Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0
Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0
Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0
Filter2d_accel_sparsemux_7_2_8_1_1
Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_shl_8ns_4ns_8_2_1
Filter2d_accel_lshr_8ns_8ns_8_2_1
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_mul_16ns_16ns_32_4_1
Filter2d_accel_fifo_w16_d3_S
Filter2d_accel_fifo_w32_d3_S_x
Filter2d_accel_fifo_w4_d2_S_x
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_fifo_w64_d4_S
Filter2d_accel_fifo_w15_d2_S
Filter2d_accel_fifo_w15_d2_S
Filter2d_accel_fifo_w8_d2_S_x
Filter2d_accel_add_64ns_64ns_64_2_1
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_fifo_w64_d5_S
Filter2d_accel_fifo_w64_d6_S
Filter2d_accel_fifo_w32_d4_S
Filter2d_accel_fifo_w32_d4_S
Filter2d_accel_fifo_w32_d2_S_x
Filter2d_accel_fifo_w32_d2_S_x
Filter2d_accel_fifo_w8_d2_S_x0
Filter2d_accel_fifo_w32_d2_S_x
Filter2d_accel_fifo_w32_d2_S_x
Filter2d_accel_fifo_w8_d2_S_x0
Filter2d_accel_fifo_w64_d2_S
Filter2d_accel_gmem0_m_axi
Filter2d_accel_gmem1_m_axi
Filter2d_accel_gmem2_m_axi
Filter2d_accel_gmem3_m_axi
Filter2d_accel_control_s_axi
Filter2d_accel_control_r_s_axi
entry_proc7
Block_entry1_proc
Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
Axi2AxiStream
entry_proc5
last_blk_pxl_width
AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
AxiStream2MatStream_2_s
AxiStream2Mat
Axi2Mat
Array2xfMat_8_0_128_128_1_2_s
filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2
xFApplyFilter2D_0_0_3_3_1_s
xFFilter2Dkernel_Pipeline_COL_LOOP
xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s
filter2D_0_3_3_0_0_128_128_1_2_2_s
entry_proc6
addrbound
Mat2Axi_Block_entry24_proc
entry_proc
last_blk_pxl_width_1
MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
MatStream2AxiStream_2_s
Mat2AxiStream
AxiStream2Axi_Pipeline_MMIterOutLoop2
AxiStream2Axi
Mat2Axi
xfMat2Array_8_0_128_128_1_2_1_s
pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2
pool_gpt
Filter2d_accel
' expOnly='0'
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc7.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Block_entry1_proc.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc5.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_s.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Mat.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFApplyFilter2D_0_0_3_3_1_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-2 -data info 
Execute           ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-2 -data info 
Execute           ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-2 -data info 
Execute           ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-2 -data info 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_Pipeline_COL_LOOP.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_0_3_3_0_0_128_128_1_2_2_s.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc6.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/addrbound.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi_Block_entry24_proc.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width_1.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_s.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xfMat2Array_8_0_128_128_1_2_1_s.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt.compgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           source ./control.slave.tcl 
Execute           source ./control_r.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.55 seconds; current allocated memory: 571.227 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='Filter2d_accel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc7
INFO-FLOW: No bind nodes found for module_name Block_entry1_proc
INFO-FLOW: No bind nodes found for module_name entry_proc5
INFO-FLOW: No bind nodes found for module_name last_blk_pxl_width
INFO-FLOW: No bind nodes found for module_name Array2xfMat_8_0_128_128_1_2_s
INFO-FLOW: No bind nodes found for module_name filter2D_0_3_3_0_0_128_128_1_2_2_s
INFO-FLOW: No bind nodes found for module_name entry_proc6
INFO-FLOW: No bind nodes found for module_name Mat2Axi_Block_entry24_proc
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name last_blk_pxl_width_1
INFO-FLOW: No bind nodes found for module_name AxiStream2Axi
INFO-FLOW: No bind nodes found for module_name xfMat2Array_8_0_128_128_1_2_1_s
INFO-FLOW: No bind nodes found for module_name pool_gpt
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_mul_15s_15s_15_3_1
Filter2d_accel_lshr_8ns_3ns_8_2_1
Filter2d_accel_shl_8ns_3ns_8_2_1
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_mul_32s_32s_32_5_1
Filter2d_accel_fifo_w32_d3_S
Filter2d_accel_fifo_w32_d3_S
Filter2d_accel_fifo_w4_d2_S
Filter2d_accel_fifo_w8_d2_S
Filter2d_accel_fifo_w32_d2_S
Filter2d_accel_fifo_w32_d2_S
Filter2d_accel_start_for_AxiStream2Mat_U0
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_mul_16s_8ns_24_4_0
Filter2d_accel_ashr_32s_8ns_32_7_0
Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0
Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0
Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0
Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0
Filter2d_accel_sparsemux_7_2_8_1_1
Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_shl_8ns_4ns_8_2_1
Filter2d_accel_lshr_8ns_8ns_8_2_1
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_mul_16ns_16ns_32_4_1
Filter2d_accel_fifo_w16_d3_S
Filter2d_accel_fifo_w32_d3_S_x
Filter2d_accel_fifo_w4_d2_S_x
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_fifo_w64_d4_S
Filter2d_accel_fifo_w15_d2_S
Filter2d_accel_fifo_w15_d2_S
Filter2d_accel_fifo_w8_d2_S_x
Filter2d_accel_add_64ns_64ns_64_2_1
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_fifo_w64_d5_S
Filter2d_accel_fifo_w64_d6_S
Filter2d_accel_fifo_w32_d4_S
Filter2d_accel_fifo_w32_d4_S
Filter2d_accel_fifo_w32_d2_S_x
Filter2d_accel_fifo_w32_d2_S_x
Filter2d_accel_fifo_w8_d2_S_x0
Filter2d_accel_fifo_w32_d2_S_x
Filter2d_accel_fifo_w32_d2_S_x
Filter2d_accel_fifo_w8_d2_S_x0
Filter2d_accel_fifo_w64_d2_S
Filter2d_accel_gmem0_m_axi
Filter2d_accel_gmem1_m_axi
Filter2d_accel_gmem2_m_axi
Filter2d_accel_gmem3_m_axi
Filter2d_accel_control_s_axi
Filter2d_accel_control_r_s_axi
entry_proc7
Block_entry1_proc
Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
Axi2AxiStream
entry_proc5
last_blk_pxl_width
AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
AxiStream2MatStream_2_s
AxiStream2Mat
Axi2Mat
Array2xfMat_8_0_128_128_1_2_s
filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2
xFApplyFilter2D_0_0_3_3_1_s
xFFilter2Dkernel_Pipeline_COL_LOOP
xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s
filter2D_0_3_3_0_0_128_128_1_2_2_s
entry_proc6
addrbound
Mat2Axi_Block_entry24_proc
entry_proc
last_blk_pxl_width_1
MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
MatStream2AxiStream_2_s
Mat2AxiStream
AxiStream2Axi_Pipeline_MMIterOutLoop2
AxiStream2Axi
Mat2Axi
xfMat2Array_8_0_128_128_1_2_1_s
pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2
pool_gpt
Filter2d_accel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc7.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Block_entry1_proc.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc5.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_s.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Mat.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2Mat.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFApplyFilter2D_0_0_3_3_1_s.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_Pipeline_COL_LOOP.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_0_3_3_0_0_128_128_1_2_2_s.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc6.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/addrbound.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi_Block_entry24_proc.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width_1.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_s.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2AxiStream.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xfMat2Array_8_0_128_128_1_2_1_s.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.constraint.tcl 
Execute         sc_get_clocks Filter2d_accel 
Execute         source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_r_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control_r DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem3 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST Filter2d_accel MODULE2INSTS {Filter2d_accel Filter2d_accel entry_proc7 entry_proc7_U0 Block_entry1_proc Block_entry1_proc_U0 Array2xfMat_8_0_128_128_1_2_s Array2xfMat_8_0_128_128_1_2_U0 Axi2Mat grp_Axi2Mat_fu_84 Axi2AxiStream Axi2AxiStream_U0 Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108 AxiStream2Mat AxiStream2Mat_U0 entry_proc5 entry_proc5_U0 last_blk_pxl_width last_blk_pxl_width_U0 AxiStream2MatStream_2_s AxiStream2MatStream_2_U0 AxiStream2MatStream_2_Pipeline_MMIterInLoopRow grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58 filter2D_0_3_3_0_0_128_128_1_2_2_s filter2D_0_3_3_0_0_128_128_1_2_2_U0 filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129 xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145 xFFilter2Dkernel_Pipeline_COL_LOOP grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196 xFApplyFilter2D_0_0_3_3_1_s grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377 xfMat2Array_8_0_128_128_1_2_1_s xfMat2Array_8_0_128_128_1_2_1_U0 Mat2Axi grp_Mat2Axi_fu_74 addrbound addrbound_U0 Mat2AxiStream Mat2AxiStream_U0 entry_proc entry_proc_U0 last_blk_pxl_width_1 last_blk_pxl_width_1_U0 MatStream2AxiStream_2_s MatStream2AxiStream_2_U0 MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79 entry_proc6 entry_proc6_U0 Mat2Axi_Block_entry24_proc Mat2Axi_Block_entry24_proc_U0 AxiStream2Axi AxiStream2Axi_U0 AxiStream2Axi_Pipeline_MMIterOutLoop2 grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67 pool_gpt pool_gpt_U0 pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66} INST2MODULE {Filter2d_accel Filter2d_accel entry_proc7_U0 entry_proc7 Block_entry1_proc_U0 Block_entry1_proc Array2xfMat_8_0_128_128_1_2_U0 Array2xfMat_8_0_128_128_1_2_s grp_Axi2Mat_fu_84 Axi2Mat Axi2AxiStream_U0 Axi2AxiStream grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108 Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 AxiStream2Mat_U0 AxiStream2Mat entry_proc5_U0 entry_proc5 last_blk_pxl_width_U0 last_blk_pxl_width AxiStream2MatStream_2_U0 AxiStream2MatStream_2_s grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58 AxiStream2MatStream_2_Pipeline_MMIterInLoopRow filter2D_0_3_3_0_0_128_128_1_2_2_U0 filter2D_0_3_3_0_0_128_128_1_2_2_s grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129 filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145 xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196 xFFilter2Dkernel_Pipeline_COL_LOOP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377 xFApplyFilter2D_0_0_3_3_1_s xfMat2Array_8_0_128_128_1_2_1_U0 xfMat2Array_8_0_128_128_1_2_1_s grp_Mat2Axi_fu_74 Mat2Axi addrbound_U0 addrbound Mat2AxiStream_U0 Mat2AxiStream entry_proc_U0 entry_proc last_blk_pxl_width_1_U0 last_blk_pxl_width_1 MatStream2AxiStream_2_U0 MatStream2AxiStream_2_s grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79 MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol entry_proc6_U0 entry_proc6 Mat2Axi_Block_entry24_proc_U0 Mat2Axi_Block_entry24_proc AxiStream2Axi_U0 AxiStream2Axi grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67 AxiStream2Axi_Pipeline_MMIterOutLoop2 pool_gpt_U0 pool_gpt grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66 pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2} INSTDATA {Filter2d_accel {DEPTH 1 CHILDREN {entry_proc7_U0 Block_entry1_proc_U0 Array2xfMat_8_0_128_128_1_2_U0 filter2D_0_3_3_0_0_128_128_1_2_2_U0 xfMat2Array_8_0_128_128_1_2_1_U0 pool_gpt_U0}} entry_proc7_U0 {DEPTH 2 CHILDREN {}} Block_entry1_proc_U0 {DEPTH 2 CHILDREN {}} Array2xfMat_8_0_128_128_1_2_U0 {DEPTH 2 CHILDREN grp_Axi2Mat_fu_84} grp_Axi2Mat_fu_84 {DEPTH 3 CHILDREN {Axi2AxiStream_U0 AxiStream2Mat_U0}} Axi2AxiStream_U0 {DEPTH 4 CHILDREN grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108} grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108 {DEPTH 5 CHILDREN {}} AxiStream2Mat_U0 {DEPTH 4 CHILDREN {entry_proc5_U0 last_blk_pxl_width_U0 AxiStream2MatStream_2_U0}} entry_proc5_U0 {DEPTH 5 CHILDREN {}} last_blk_pxl_width_U0 {DEPTH 5 CHILDREN {}} AxiStream2MatStream_2_U0 {DEPTH 5 CHILDREN grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58} grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58 {DEPTH 6 CHILDREN {}} filter2D_0_3_3_0_0_128_128_1_2_2_U0 {DEPTH 2 CHILDREN {grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129 grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145}} grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129 {DEPTH 3 CHILDREN {}} grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145 {DEPTH 3 CHILDREN grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196} grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196 {DEPTH 4 CHILDREN grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377} grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377 {DEPTH 5 CHILDREN {}} xfMat2Array_8_0_128_128_1_2_1_U0 {DEPTH 2 CHILDREN grp_Mat2Axi_fu_74} grp_Mat2Axi_fu_74 {DEPTH 3 CHILDREN {addrbound_U0 Mat2AxiStream_U0 entry_proc6_U0 Mat2Axi_Block_entry24_proc_U0 AxiStream2Axi_U0}} addrbound_U0 {DEPTH 4 CHILDREN {}} Mat2AxiStream_U0 {DEPTH 4 CHILDREN {entry_proc_U0 last_blk_pxl_width_1_U0 MatStream2AxiStream_2_U0}} entry_proc_U0 {DEPTH 5 CHILDREN {}} last_blk_pxl_width_1_U0 {DEPTH 5 CHILDREN {}} MatStream2AxiStream_2_U0 {DEPTH 5 CHILDREN grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79} grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79 {DEPTH 6 CHILDREN {}} entry_proc6_U0 {DEPTH 4 CHILDREN {}} Mat2Axi_Block_entry24_proc_U0 {DEPTH 4 CHILDREN {}} AxiStream2Axi_U0 {DEPTH 4 CHILDREN grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67} grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67 {DEPTH 5 CHILDREN {}} pool_gpt_U0 {DEPTH 2 CHILDREN grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66} grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66 {DEPTH 3 CHILDREN {}}} MODULEDATA {Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c_2_fu_106_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1021 VARIABLE c_2 LOOP VITIS_LOOP_1021_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Axi2AxiStream {BINDINFO {{BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_15s_15s_15_3_1_U11 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1012 VARIABLE mul_rows_cols LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 1 BRAM 0 URAM 0}} AxiStream2MatStream_2_Pipeline_MMIterInLoopRow {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1054_fu_203_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1054 VARIABLE add_ln1054 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1074_fu_284_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074 VARIABLE add_ln1074 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1074_fu_340_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074 VARIABLE sub_ln1074 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1074_1_fu_345_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074 VARIABLE sub_ln1074_1 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1074_2_fu_407_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074 VARIABLE sub_ln1074_2 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1074_3_fu_411_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074 VARIABLE sub_ln1074_3 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME rem_3_fu_289_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1075 VARIABLE rem_3 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1067_fu_299_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1067 VARIABLE sub_ln1067 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1071_fu_305_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071 VARIABLE add_ln1071 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1071_fu_315_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071 VARIABLE sub_ln1071 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rem_2_fu_321_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1072 VARIABLE rem_2 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1082_fu_214_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1082 VARIABLE sub_ln1082 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1086_fu_224_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1086 VARIABLE add_ln1086 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AxiStream2MatStream_2_s {BINDINFO {{BINDTYPE op ID {} IMPL dsp LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U39 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1052 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_85_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub3_fu_91_p2 SOURCE {} VARIABLE sub3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 3 BRAM 0 URAM 0}} AxiStream2Mat {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rows_c_U SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1115 VARIABLE rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cols_c_U SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1115 VARIABLE cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME last_blk_width_channel_U SOURCE :0 VARIABLE last_blk_width_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {4 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 3 BRAM 0 URAM 0}} Axi2Mat {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ldata_U SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1143 VARIABLE ldata LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rows_c_U SOURCE :0 VARIABLE rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cols_c_U SOURCE :0 VARIABLE cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 4 BRAM 0 URAM 0}} filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln834_fu_220_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834 VARIABLE add_ln834 LOOP VITIS_LOOP_834_1_VITIS_LOOP_835_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln834_1_fu_252_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834 VARIABLE add_ln834_1 LOOP VITIS_LOOP_834_1_VITIS_LOOP_835_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln835_fu_266_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:835 VARIABLE add_ln835 LOOP VITIS_LOOP_834_1_VITIS_LOOP_835_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFApplyFilter2D_0_0_3_3_1_s {BINDINFO {{BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24s_25_4_0_U84 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:606 VARIABLE temp_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_4_0_U80 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:606 VARIABLE temp LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24s_25_4_0_U84 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:607 VARIABLE sum_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_4_0_U81 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:606 VARIABLE temp_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24s_25_4_0_U85 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:606 VARIABLE temp_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24s_25_4_0_U85 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:607 VARIABLE add_ln607 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_2_fu_257_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:607 VARIABLE sum_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_26s_27_4_0_U88 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:606 VARIABLE temp_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_25s_26_4_0_U87 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:606 VARIABLE temp_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_4_0_U82 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:606 VARIABLE temp_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24s_25_4_0_U86 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:606 VARIABLE temp_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_26s_27_4_0_U88 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:607 VARIABLE add_ln607_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24s_25_4_0_U86 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:607 VARIABLE add_ln607_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_25s_26_4_0_U87 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:607 VARIABLE add_ln607_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_3_fu_278_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:607 VARIABLE sum_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_27s_28_4_0_U89 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:606 VARIABLE temp_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_27s_28_4_0_U89 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:607 VARIABLE sum_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 0 URAM 0}} xFFilter2Dkernel_Pipeline_COL_LOOP {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_s2p PRAGMA {} RTLNAME k_buf_U SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:675 VARIABLE k_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 128 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_s2p PRAGMA {} RTLNAME k_buf_1_U SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:675 VARIABLE k_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 128 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_s2p PRAGMA {} RTLNAME k_buf_2_U SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:675 VARIABLE k_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 128 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_437_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:709 VARIABLE j_2 LOOP COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ImagLocx_fu_443_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:721 VARIABLE ImagLocx LOOP COL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 3 URAM 0}} xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME heightloop_fu_239_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695 VARIABLE heightloop LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME widthloop_fu_249_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:696 VARIABLE widthloop LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub62_fu_255_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695 VARIABLE sub62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_282_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:707 VARIABLE i_2 LOOP ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ImagLocy_fu_288_p2 SOURCE {} VARIABLE ImagLocy LOOP ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME locy_fu_411_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695 VARIABLE locy LOOP ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_1_fu_416_p2 SOURCE {} VARIABLE y_1 LOOP ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME locy_1_fu_454_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695 VARIABLE locy_1 LOOP ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_2_fu_344_p2 SOURCE {} VARIABLE y_2 LOOP ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME locy_2_fu_478_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695 VARIABLE locy_2 LOOP ROW_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 9 BRAM 3 URAM 0}} addrbound {BINDINFO {{BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_15s_15s_15_3_1_U176 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:949 VARIABLE mul_rows_cols LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 1 BRAM 0 URAM 0}} MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1301_fu_198_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1301 VARIABLE add_ln1301 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1324_fu_262_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1324 VARIABLE sub_ln1324 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1332_fu_274_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1332 VARIABLE sub_ln1332 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1332_1_fu_292_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1332 VARIABLE sub_ln1332_1 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filled_next_fu_321_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1333 VARIABLE filled_next LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1306_fu_233_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1306 VARIABLE add_ln1306 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MatStream2AxiStream_2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_111_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_4_1_U200 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1289 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 1 BRAM 0 URAM 0}} Mat2AxiStream {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rows_c_U SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1353 VARIABLE rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cols_c_U SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1353 VARIABLE cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME last_blk_width_channel_U SOURCE :0 VARIABLE last_blk_width_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {4 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 1 BRAM 0 URAM 0}} AxiStream2Axi_Pipeline_MMIterOutLoop2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1379_fu_102_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379 VARIABLE add_ln1379 LOOP MMIterOutLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Mat2Axi {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dout_c_U SOURCE :0 VARIABLE dout_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_channel_U SOURCE :0 VARIABLE p_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {15 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME axibound_U SOURCE :0 VARIABLE axibound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {15 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ldata_U SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1420 VARIABLE ldata LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 2 BRAM 0 URAM 0}} pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_fu_154_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9 VARIABLE add_ln9 LOOP VITIS_LOOP_9_1_VITIS_LOOP_10_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_1_fu_186_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9 VARIABLE add_ln9_1 LOOP VITIS_LOOP_9_1_VITIS_LOOP_10_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE add PRAGMA {} RTLNAME add_64ns_64ns_64_2_1_U237 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9 VARIABLE empty_48 LOOP VITIS_LOOP_9_1_VITIS_LOOP_10_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE add PRAGMA {} RTLNAME add_64ns_64ns_64_2_1_U238 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9 VARIABLE empty_50 LOOP VITIS_LOOP_9_1_VITIS_LOOP_10_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_fu_242_p2 SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10 VARIABLE add_ln10 LOOP VITIS_LOOP_9_1_VITIS_LOOP_10_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Filter2d_accel {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out_c11_U SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:112 VARIABLE conv_out_c11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 5 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME maxpool_out_c_U SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:112 VARIABLE maxpool_out_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 6 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgOutput_rows_channel_U SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:112 VARIABLE imgOutput_rows_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgOutput_cols_channel_U SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:112 VARIABLE imgOutput_cols_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgInput_rows_c12_channel_U SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:112 VARIABLE imgInput_rows_c12_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgInput_cols_c13_channel_U SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:112 VARIABLE imgInput_cols_c13_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgInput_data_U SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:109 VARIABLE imgInput_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgInput_rows_c_U SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:112 VARIABLE imgInput_rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgInput_cols_c_U SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:112 VARIABLE imgInput_cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgOutput_data_U SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:110 VARIABLE imgOutput_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out_c_U SOURCE /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:112 VARIABLE conv_out_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 15 BRAM 11 URAM 0}} entry_proc7 {AREA {DSP 0 BRAM 0 URAM 0}} Block_entry1_proc {AREA {DSP 0 BRAM 0 URAM 0}} entry_proc5 {AREA {DSP 0 BRAM 0 URAM 0}} last_blk_pxl_width {AREA {DSP 0 BRAM 0 URAM 0}} Array2xfMat_8_0_128_128_1_2_s {AREA {DSP 4 BRAM 0 URAM 0}} filter2D_0_3_3_0_0_128_128_1_2_2_s {AREA {DSP 9 BRAM 3 URAM 0}} entry_proc6 {AREA {DSP 0 BRAM 0 URAM 0}} Mat2Axi_Block_entry24_proc {AREA {DSP 0 BRAM 0 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} last_blk_pxl_width_1 {AREA {DSP 0 BRAM 0 URAM 0}} AxiStream2Axi {AREA {DSP 0 BRAM 0 URAM 0}} xfMat2Array_8_0_128_128_1_2_1_s {AREA {DSP 2 BRAM 0 URAM 0}} pool_gpt {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.2 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.28 seconds; current allocated memory: 586.988 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Filter2d_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for Filter2d_accel.
Execute         syn_report -model Filter2d_accel -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 241.98 MHz
Command       autosyn done; 12.21 sec.
Command     csynth_design done; 32.17 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 25.41 seconds. CPU system time: 2.3 seconds. Elapsed time: 32.17 seconds; current allocated memory: 397.875 MB.
Execute     export_design -flow syn -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog 
Execute       config_export -flow=syn -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow syn -format ip_catalog -rtl verilog
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=Filter2d_accel xml_exists=0
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Filter2d_accel
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=85 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_mul_15s_15s_15_3_1
Filter2d_accel_lshr_8ns_3ns_8_2_1
Filter2d_accel_shl_8ns_3ns_8_2_1
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_mul_32s_32s_32_5_1
Filter2d_accel_fifo_w32_d3_S
Filter2d_accel_fifo_w32_d3_S
Filter2d_accel_fifo_w4_d2_S
Filter2d_accel_fifo_w8_d2_S
Filter2d_accel_fifo_w32_d2_S
Filter2d_accel_fifo_w32_d2_S
Filter2d_accel_start_for_AxiStream2Mat_U0
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_mul_16s_8ns_24_4_0
Filter2d_accel_ashr_32s_8ns_32_7_0
Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0
Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0
Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0
Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0
Filter2d_accel_sparsemux_7_2_8_1_1
Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_shl_8ns_4ns_8_2_1
Filter2d_accel_lshr_8ns_8ns_8_2_1
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_mul_16ns_16ns_32_4_1
Filter2d_accel_fifo_w16_d3_S
Filter2d_accel_fifo_w32_d3_S_x
Filter2d_accel_fifo_w4_d2_S_x
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_fifo_w64_d4_S
Filter2d_accel_fifo_w15_d2_S
Filter2d_accel_fifo_w15_d2_S
Filter2d_accel_fifo_w8_d2_S_x
Filter2d_accel_add_64ns_64ns_64_2_1
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_fifo_w64_d5_S
Filter2d_accel_fifo_w64_d6_S
Filter2d_accel_fifo_w32_d4_S
Filter2d_accel_fifo_w32_d4_S
Filter2d_accel_fifo_w32_d2_S_x
Filter2d_accel_fifo_w32_d2_S_x
Filter2d_accel_fifo_w8_d2_S_x0
Filter2d_accel_fifo_w32_d2_S_x
Filter2d_accel_fifo_w32_d2_S_x
Filter2d_accel_fifo_w8_d2_S_x0
Filter2d_accel_fifo_w64_d2_S
Filter2d_accel_gmem0_m_axi
Filter2d_accel_gmem1_m_axi
Filter2d_accel_gmem2_m_axi
Filter2d_accel_gmem3_m_axi
Filter2d_accel_control_s_axi
Filter2d_accel_control_r_s_axi
entry_proc7
Block_entry1_proc
Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
Axi2AxiStream
entry_proc5
last_blk_pxl_width
AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
AxiStream2MatStream_2_s
AxiStream2Mat
Axi2Mat
Array2xfMat_8_0_128_128_1_2_s
filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2
xFApplyFilter2D_0_0_3_3_1_s
xFFilter2Dkernel_Pipeline_COL_LOOP
xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s
filter2D_0_3_3_0_0_128_128_1_2_2_s
entry_proc6
addrbound
Mat2Axi_Block_entry24_proc
entry_proc
last_blk_pxl_width_1
MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
MatStream2AxiStream_2_s
Mat2AxiStream
AxiStream2Axi_Pipeline_MMIterOutLoop2
AxiStream2Axi
Mat2Axi
xfMat2Array_8_0_128_128_1_2_1_s
pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2
pool_gpt
Filter2d_accel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/top-io-be.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc7.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Block_entry1_proc.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc5.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_s.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Mat.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2Mat.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFApplyFilter2D_0_0_3_3_1_s.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_Pipeline_COL_LOOP.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_0_3_3_0_0_128_128_1_2_2_s.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc6.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/addrbound.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi_Block_entry24_proc.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width_1.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_s.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2AxiStream.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xfMat2Array_8_0_128_128_1_2_1_s.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.constraint.tcl 
Execute       sc_get_clocks Filter2d_accel 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Filter2d_accel
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=Filter2d_accel
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.constraint.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl verilog'
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.constraint.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/implsyn.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix Filter2d_accel_ TopModuleNoPrefix Filter2d_accel TopModuleWithPrefix Filter2d_accel' export_design_flow='syn' impl_dir='/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xc7z020-clg484-2 
INFO-FLOW: DBG:PUTS:     writing export xml file: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f02e2c8a528' export_design_flow='syn' export_rpt='/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s customconv_ked.prj/sol1/impl/export.zip 
INFO: [HLS 200-802] Generated output file customconv_ked.prj/sol1/impl/export.zip
Command     export_design done; 356.02 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 319.22 seconds. CPU system time: 28.72 seconds. Elapsed time: 356.02 seconds; current allocated memory: 11.707 MB.
Execute     export_design -flow impl -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl verilog 
Execute       config_export -flow=impl -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -tool vivado -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -tool vivado -rtl verilog'
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Filter2d_accel
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=85 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_mul_15s_15s_15_3_1
Filter2d_accel_lshr_8ns_3ns_8_2_1
Filter2d_accel_shl_8ns_3ns_8_2_1
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_mul_32s_32s_32_5_1
Filter2d_accel_fifo_w32_d3_S
Filter2d_accel_fifo_w32_d3_S
Filter2d_accel_fifo_w4_d2_S
Filter2d_accel_fifo_w8_d2_S
Filter2d_accel_fifo_w32_d2_S
Filter2d_accel_fifo_w32_d2_S
Filter2d_accel_start_for_AxiStream2Mat_U0
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_mul_16s_8ns_24_4_0
Filter2d_accel_ashr_32s_8ns_32_7_0
Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0
Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0
Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0
Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0
Filter2d_accel_sparsemux_7_2_8_1_1
Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_shl_8ns_4ns_8_2_1
Filter2d_accel_lshr_8ns_8ns_8_2_1
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_mul_16ns_16ns_32_4_1
Filter2d_accel_fifo_w16_d3_S
Filter2d_accel_fifo_w32_d3_S_x
Filter2d_accel_fifo_w4_d2_S_x
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_fifo_w64_d4_S
Filter2d_accel_fifo_w15_d2_S
Filter2d_accel_fifo_w15_d2_S
Filter2d_accel_fifo_w8_d2_S_x
Filter2d_accel_add_64ns_64ns_64_2_1
Filter2d_accel_flow_control_loop_pipe_sequential_init
Filter2d_accel_fifo_w64_d5_S
Filter2d_accel_fifo_w64_d6_S
Filter2d_accel_fifo_w32_d4_S
Filter2d_accel_fifo_w32_d4_S
Filter2d_accel_fifo_w32_d2_S_x
Filter2d_accel_fifo_w32_d2_S_x
Filter2d_accel_fifo_w8_d2_S_x0
Filter2d_accel_fifo_w32_d2_S_x
Filter2d_accel_fifo_w32_d2_S_x
Filter2d_accel_fifo_w8_d2_S_x0
Filter2d_accel_fifo_w64_d2_S
Filter2d_accel_gmem0_m_axi
Filter2d_accel_gmem1_m_axi
Filter2d_accel_gmem2_m_axi
Filter2d_accel_gmem3_m_axi
Filter2d_accel_control_s_axi
Filter2d_accel_control_r_s_axi
entry_proc7
Block_entry1_proc
Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
Axi2AxiStream
entry_proc5
last_blk_pxl_width
AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
AxiStream2MatStream_2_s
AxiStream2Mat
Axi2Mat
Array2xfMat_8_0_128_128_1_2_s
filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2
xFApplyFilter2D_0_0_3_3_1_s
xFFilter2Dkernel_Pipeline_COL_LOOP
xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s
filter2D_0_3_3_0_0_128_128_1_2_2_s
entry_proc6
addrbound
Mat2Axi_Block_entry24_proc
entry_proc
last_blk_pxl_width_1
MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
MatStream2AxiStream_2_s
Mat2AxiStream
AxiStream2Axi_Pipeline_MMIterOutLoop2
AxiStream2Axi
Mat2Axi
xfMat2Array_8_0_128_128_1_2_1_s
pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2
pool_gpt
Filter2d_accel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/top-io-be.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc7.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Block_entry1_proc.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2AxiStream.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc5.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2MatStream_2_s.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Mat.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Axi2Mat.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFApplyFilter2D_0_0_3_3_1_s.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_Pipeline_COL_LOOP.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/filter2D_0_3_3_0_0_128_128_1_2_2_s.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc6.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/addrbound.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi_Block_entry24_proc.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/last_blk_pxl_width_1.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/MatStream2AxiStream_2_s.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2AxiStream.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/AxiStream2Axi.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Mat2Axi.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/xfMat2Array_8_0_128_128_1_2_1_s.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/pool_gpt.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.constraint.tcl 
Execute       sc_get_clocks Filter2d_accel 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Filter2d_accel
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.compgen.dataonly.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=Filter2d_accel
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.rtl_wrap.cfg.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.constraint.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -tool vivado -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-tool vivado -flow impl -rtl verilog'
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.constraint.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/Filter2d_accel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix Filter2d_accel_ TopModuleNoPrefix Filter2d_accel TopModuleWithPrefix Filter2d_accel' export_design_flow='impl' impl_dir='/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xc7z020-clg484-2 
INFO-FLOW: DBG:PUTS:     writing export xml file: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f02e3622a68' export_design_flow='impl' export_rpt='/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xc7z020-clg484-2 
INFO-FLOW: DBG:PUTS:     writing export xml file: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f02e35136d8' export_design_flow='syn' export_rpt='/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s customconv_ked.prj/sol1/impl/export.zip 
INFO: [HLS 200-802] Generated output file customconv_ked.prj/sol1/impl/export.zip
Command     export_design done; 617.27 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 356.57 seconds. CPU system time: 43.63 seconds. Elapsed time: 617.27 seconds; current allocated memory: 9.477 MB.
Execute     cleanup_all 
