<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › arch-v10 › mm › init.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>init.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  linux/arch/cris/arch-v10/mm/init.c</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/mmzone.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/bootmem.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/page.h&gt;</span>
<span class="cp">#include &lt;asm/types.h&gt;</span>
<span class="cp">#include &lt;asm/mmu.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;arch/svinto.h&gt;</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">tlb_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * The kernel is already mapped with a kernel segment at kseg_c so </span>
<span class="cm"> * we don&#39;t need to map it with a page table. However head.S also</span>
<span class="cm"> * temporarily mapped it at kseg_4 so we should set up the ksegs again,</span>
<span class="cm"> * clear the TLB and do some other paging setup stuff.</span>
<span class="cm"> */</span>

<span class="kt">void</span> <span class="n">__init</span> 
<span class="nf">paging_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">zones_size</span><span class="p">[</span><span class="n">MAX_NR_ZONES</span><span class="p">];</span>

	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;Setting up paging and the MMU.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	
	<span class="cm">/* clear out the init_mm.pgd that will contain the kernel&#39;s mappings */</span>

	<span class="k">for</span><span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">PTRS_PER_PGD</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">swapper_pg_dir</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">__pgd</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	
	<span class="cm">/* make sure the current pgd table points to something sane</span>
<span class="cm">	 * (even if it is most probably not used until the next </span>
<span class="cm">	 *  switch_mm)</span>
<span class="cm">	 */</span>

	<span class="n">per_cpu</span><span class="p">(</span><span class="n">current_pgd</span><span class="p">,</span> <span class="n">smp_processor_id</span><span class="p">())</span> <span class="o">=</span> <span class="n">init_mm</span><span class="p">.</span><span class="n">pgd</span><span class="p">;</span>

	<span class="cm">/* initialise the TLB (tlb.c) */</span>

	<span class="n">tlb_init</span><span class="p">();</span>

	<span class="cm">/* see README.mm for details on the KSEG setup */</span>

<span class="cp">#ifdef CONFIG_CRIS_LOW_MAP</span>
	<span class="cm">/* Etrax-100 LX version 1 has a bug so that we cannot map anything</span>
<span class="cm">	 * across the 0x80000000 boundary, so we need to shrink the user-virtual</span>
<span class="cm">	 * area to 0x50000000 instead of 0xb0000000 and map things slightly</span>
<span class="cm">	 * different. The unused areas are marked as paged so that we can catch</span>
<span class="cm">	 * freak kernel accesses there.</span>
<span class="cm">	 *</span>
<span class="cm">	 * The ARTPEC chip is mapped at 0xa so we pass that segment straight</span>
<span class="cm">	 * through. We cannot vremap it because the vmalloc area is below 0x8</span>
<span class="cm">	 * and Juliette needs an uncached area above 0x8.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Same thing with 0xc and 0x9, which is memory-mapped I/O on some boards.</span>
<span class="cm">	 * We map them straight over in LOW_MAP, but use vremap in LX version 2.</span>
<span class="cm">	 */</span>

<span class="cp">#define CACHED_BOOTROM (KSEG_F | 0x08000000UL)</span>

	<span class="o">*</span><span class="n">R_MMU_KSEG</span> <span class="o">=</span> <span class="p">(</span> <span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_f</span><span class="p">,</span> <span class="n">seg</span>  <span class="p">)</span> <span class="o">|</span>  <span class="cm">/* bootrom */</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_e</span><span class="p">,</span> <span class="n">page</span> <span class="p">)</span> <span class="o">|</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_d</span><span class="p">,</span> <span class="n">page</span> <span class="p">)</span> <span class="o">|</span> 
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_c</span><span class="p">,</span> <span class="n">page</span> <span class="p">)</span> <span class="o">|</span>   
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_b</span><span class="p">,</span> <span class="n">seg</span>  <span class="p">)</span> <span class="o">|</span>  <span class="cm">/* kernel reg area */</span>
<span class="cp">#ifdef CONFIG_JULIETTE</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_a</span><span class="p">,</span> <span class="n">seg</span>  <span class="p">)</span> <span class="o">|</span>  <span class="cm">/* ARTPEC etc. */</span>
<span class="cp">#else</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_a</span><span class="p">,</span> <span class="n">page</span> <span class="p">)</span> <span class="o">|</span>
<span class="cp">#endif</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_9</span><span class="p">,</span> <span class="n">seg</span>  <span class="p">)</span> <span class="o">|</span>  <span class="cm">/* LED&#39;s on some boards */</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_8</span><span class="p">,</span> <span class="n">seg</span>  <span class="p">)</span> <span class="o">|</span>  <span class="cm">/* CSE0/1, flash and I/O */</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_7</span><span class="p">,</span> <span class="n">page</span> <span class="p">)</span> <span class="o">|</span>  <span class="cm">/* kernel vmalloc area */</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_6</span><span class="p">,</span> <span class="n">seg</span>  <span class="p">)</span> <span class="o">|</span>  <span class="cm">/* kernel DRAM area */</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_5</span><span class="p">,</span> <span class="n">seg</span>  <span class="p">)</span> <span class="o">|</span>  <span class="cm">/* cached flash */</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_4</span><span class="p">,</span> <span class="n">page</span> <span class="p">)</span> <span class="o">|</span>  <span class="cm">/* user area */</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_3</span><span class="p">,</span> <span class="n">page</span> <span class="p">)</span> <span class="o">|</span>  <span class="cm">/* user area */</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_2</span><span class="p">,</span> <span class="n">page</span> <span class="p">)</span> <span class="o">|</span>  <span class="cm">/* user area */</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_1</span><span class="p">,</span> <span class="n">page</span> <span class="p">)</span> <span class="o">|</span>  <span class="cm">/* user area */</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_0</span><span class="p">,</span> <span class="n">page</span> <span class="p">)</span> <span class="p">);</span> <span class="cm">/* user area */</span>

	<span class="o">*</span><span class="n">R_MMU_KBASE_HI</span> <span class="o">=</span> <span class="p">(</span> <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_HI</span><span class="p">,</span> <span class="n">base_f</span><span class="p">,</span> <span class="mh">0x3</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_HI</span><span class="p">,</span> <span class="n">base_e</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_HI</span><span class="p">,</span> <span class="n">base_d</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_HI</span><span class="p">,</span> <span class="n">base_c</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_HI</span><span class="p">,</span> <span class="n">base_b</span><span class="p">,</span> <span class="mh">0xb</span> <span class="p">)</span> <span class="o">|</span>
<span class="cp">#ifdef CONFIG_JULIETTE</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_HI</span><span class="p">,</span> <span class="n">base_a</span><span class="p">,</span> <span class="mh">0xa</span> <span class="p">)</span> <span class="o">|</span>
<span class="cp">#else</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_HI</span><span class="p">,</span> <span class="n">base_a</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="o">|</span>
<span class="cp">#endif</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_HI</span><span class="p">,</span> <span class="n">base_9</span><span class="p">,</span> <span class="mh">0x9</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_HI</span><span class="p">,</span> <span class="n">base_8</span><span class="p">,</span> <span class="mh">0x8</span> <span class="p">)</span> <span class="p">);</span>
	
	<span class="o">*</span><span class="n">R_MMU_KBASE_LO</span> <span class="o">=</span> <span class="p">(</span> <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_LO</span><span class="p">,</span> <span class="n">base_7</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_LO</span><span class="p">,</span> <span class="n">base_6</span><span class="p">,</span> <span class="mh">0x4</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_LO</span><span class="p">,</span> <span class="n">base_5</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_LO</span><span class="p">,</span> <span class="n">base_4</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_LO</span><span class="p">,</span> <span class="n">base_3</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_LO</span><span class="p">,</span> <span class="n">base_2</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_LO</span><span class="p">,</span> <span class="n">base_1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_LO</span><span class="p">,</span> <span class="n">base_0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="p">);</span>
<span class="cp">#else</span>
	<span class="cm">/* This code is for the corrected Etrax-100 LX version 2... */</span>

<span class="cp">#define CACHED_BOOTROM (KSEG_A | 0x08000000UL)</span>

	<span class="o">*</span><span class="n">R_MMU_KSEG</span> <span class="o">=</span> <span class="p">(</span> <span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_f</span><span class="p">,</span> <span class="n">seg</span>  <span class="p">)</span> <span class="o">|</span> <span class="cm">/* cached flash */</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_e</span><span class="p">,</span> <span class="n">seg</span>  <span class="p">)</span> <span class="o">|</span> <span class="cm">/* uncached flash */</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_d</span><span class="p">,</span> <span class="n">page</span> <span class="p">)</span> <span class="o">|</span> <span class="cm">/* vmalloc area */</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_c</span><span class="p">,</span> <span class="n">seg</span>  <span class="p">)</span> <span class="o">|</span> <span class="cm">/* kernel area */</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_b</span><span class="p">,</span> <span class="n">seg</span>  <span class="p">)</span> <span class="o">|</span> <span class="cm">/* kernel reg area */</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_a</span><span class="p">,</span> <span class="n">seg</span>  <span class="p">)</span> <span class="o">|</span> <span class="cm">/* bootrom */</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_9</span><span class="p">,</span> <span class="n">page</span> <span class="p">)</span> <span class="o">|</span> <span class="cm">/* user area */</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_8</span><span class="p">,</span> <span class="n">page</span> <span class="p">)</span> <span class="o">|</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_7</span><span class="p">,</span> <span class="n">page</span> <span class="p">)</span> <span class="o">|</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_6</span><span class="p">,</span> <span class="n">page</span> <span class="p">)</span> <span class="o">|</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_5</span><span class="p">,</span> <span class="n">page</span> <span class="p">)</span> <span class="o">|</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_4</span><span class="p">,</span> <span class="n">page</span> <span class="p">)</span> <span class="o">|</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_3</span><span class="p">,</span> <span class="n">page</span> <span class="p">)</span> <span class="o">|</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_2</span><span class="p">,</span> <span class="n">page</span> <span class="p">)</span> <span class="o">|</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_1</span><span class="p">,</span> <span class="n">page</span> <span class="p">)</span> <span class="o">|</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_KSEG</span><span class="p">,</span> <span class="n">seg_0</span><span class="p">,</span> <span class="n">page</span> <span class="p">)</span> <span class="p">);</span>

	<span class="o">*</span><span class="n">R_MMU_KBASE_HI</span> <span class="o">=</span> <span class="p">(</span> <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_HI</span><span class="p">,</span> <span class="n">base_f</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_HI</span><span class="p">,</span> <span class="n">base_e</span><span class="p">,</span> <span class="mh">0x8</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_HI</span><span class="p">,</span> <span class="n">base_d</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_HI</span><span class="p">,</span> <span class="n">base_c</span><span class="p">,</span> <span class="mh">0x4</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_HI</span><span class="p">,</span> <span class="n">base_b</span><span class="p">,</span> <span class="mh">0xb</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_HI</span><span class="p">,</span> <span class="n">base_a</span><span class="p">,</span> <span class="mh">0x3</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_HI</span><span class="p">,</span> <span class="n">base_9</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_HI</span><span class="p">,</span> <span class="n">base_8</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="p">);</span>
	
	<span class="o">*</span><span class="n">R_MMU_KBASE_LO</span> <span class="o">=</span> <span class="p">(</span> <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_LO</span><span class="p">,</span> <span class="n">base_7</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_LO</span><span class="p">,</span> <span class="n">base_6</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_LO</span><span class="p">,</span> <span class="n">base_5</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_LO</span><span class="p">,</span> <span class="n">base_4</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_LO</span><span class="p">,</span> <span class="n">base_3</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_LO</span><span class="p">,</span> <span class="n">base_2</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_LO</span><span class="p">,</span> <span class="n">base_1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="o">|</span>
			    <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_KBASE_LO</span><span class="p">,</span> <span class="n">base_0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span> <span class="p">);</span>
<span class="cp">#endif</span>

	<span class="o">*</span><span class="n">R_MMU_CONTEXT</span> <span class="o">=</span> <span class="p">(</span> <span class="n">IO_FIELD</span><span class="p">(</span><span class="n">R_MMU_CONTEXT</span><span class="p">,</span> <span class="n">page_id</span><span class="p">,</span> <span class="mi">0</span> <span class="p">)</span> <span class="p">);</span>
	
	<span class="cm">/* The MMU has been enabled ever since head.S but just to make</span>
<span class="cm">	 * it totally obvious we do it here as well.</span>
<span class="cm">	 */</span>

	<span class="o">*</span><span class="n">R_MMU_CTRL</span> <span class="o">=</span> <span class="p">(</span> <span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_CTRL</span><span class="p">,</span> <span class="n">inv_excp</span><span class="p">,</span> <span class="n">enable</span> <span class="p">)</span> <span class="o">|</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_CTRL</span><span class="p">,</span> <span class="n">acc_excp</span><span class="p">,</span> <span class="n">enable</span> <span class="p">)</span> <span class="o">|</span>
			<span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_CTRL</span><span class="p">,</span> <span class="n">we_excp</span><span class="p">,</span>  <span class="n">enable</span> <span class="p">)</span> <span class="p">);</span>
	
	<span class="o">*</span><span class="n">R_MMU_ENABLE</span> <span class="o">=</span> <span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_MMU_ENABLE</span><span class="p">,</span> <span class="n">mmu_enable</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * initialize the bad page table and bad page to point</span>
<span class="cm">	 * to a couple of allocated pages</span>
<span class="cm">	 */</span>

	<span class="n">empty_zero_page</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">alloc_bootmem_pages</span><span class="p">(</span><span class="n">PAGE_SIZE</span><span class="p">);</span>
	<span class="n">memset</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">empty_zero_page</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">);</span>

	<span class="cm">/* All pages are DMA&#39;able in Etrax, so put all in the DMA&#39;able zone */</span>

	<span class="n">zones_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">high_memory</span> <span class="o">-</span> <span class="n">PAGE_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_NR_ZONES</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">zones_size</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Use free_area_init_node instead of free_area_init, because the former</span>
<span class="cm">	 * is designed for systems where the DRAM starts at an address substantially</span>
<span class="cm">	 * higher than 0, like us (we start at PAGE_OFFSET). This saves space in the</span>
<span class="cm">	 * mem_map page array.</span>
<span class="cm">	 */</span>

	<span class="n">free_area_init_node</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">zones_size</span><span class="p">,</span> <span class="n">PAGE_OFFSET</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Initialize remaps of some I/O-ports. It is important that this</span>
<span class="cm"> * is called before any driver is initialized.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="n">__init</span> <span class="nf">init_ioremap</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
  
	<span class="cm">/* Give the external I/O-port addresses their values */</span>

<span class="cp">#ifdef CONFIG_CRIS_LOW_MAP</span>
	<span class="cm">/* Simply a linear map (see the KSEG map above in paging_init) */</span>
	<span class="n">port_cse1_addr</span> <span class="o">=</span> <span class="p">(</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)(</span><span class="n">MEM_CSE1_START</span> <span class="o">|</span> 
	                                            <span class="n">MEM_NON_CACHEABLE</span><span class="p">);</span>
	<span class="n">port_csp0_addr</span> <span class="o">=</span> <span class="p">(</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)(</span><span class="n">MEM_CSP0_START</span> <span class="o">|</span>
	                                            <span class="n">MEM_NON_CACHEABLE</span><span class="p">);</span>
	<span class="n">port_csp4_addr</span> <span class="o">=</span> <span class="p">(</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)(</span><span class="n">MEM_CSP4_START</span> <span class="o">|</span>
	                                            <span class="n">MEM_NON_CACHEABLE</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="cm">/* Note that nothing blows up just because we do this remapping </span>
<span class="cm">	 * it&#39;s ok even if the ports are not used or connected </span>
<span class="cm">	 * to anything (or connected to a non-I/O thing) */</span>        
	<span class="n">port_cse1_addr</span> <span class="o">=</span> <span class="p">(</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span>
	  <span class="n">ioremap</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)(</span><span class="n">MEM_CSE1_START</span> <span class="o">|</span> <span class="n">MEM_NON_CACHEABLE</span><span class="p">),</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">port_csp0_addr</span> <span class="o">=</span> <span class="p">(</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span>
	  <span class="n">ioremap</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)(</span><span class="n">MEM_CSP0_START</span> <span class="o">|</span> <span class="n">MEM_NON_CACHEABLE</span><span class="p">),</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">port_csp4_addr</span> <span class="o">=</span> <span class="p">(</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span>
	  <span class="n">ioremap</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)(</span><span class="n">MEM_CSP4_START</span> <span class="o">|</span> <span class="n">MEM_NON_CACHEABLE</span><span class="p">),</span> <span class="mi">16</span><span class="p">);</span>
<span class="cp">#endif	</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">__initcall</span><span class="p">(</span><span class="n">init_ioremap</span><span class="p">);</span>

<span class="cm">/* Helper function for the two below */</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">flush_etrax_cacherange</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">startadr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">length</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* CACHED_BOOTROM is mapped to the boot-rom area (cached) which</span>
<span class="cm">	 * we can use to get fast dummy-reads of cachelines</span>
<span class="cm">	 */</span>

	<span class="k">volatile</span> <span class="kt">short</span> <span class="o">*</span><span class="n">flushadr</span> <span class="o">=</span> <span class="p">(</span><span class="k">volatile</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)(((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">startadr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">PAGE_MASK</span><span class="p">)</span> <span class="o">|</span>
						      <span class="n">CACHED_BOOTROM</span><span class="p">);</span>

	<span class="n">length</span> <span class="o">=</span> <span class="n">length</span> <span class="o">&gt;</span> <span class="mi">8192</span> <span class="o">?</span> <span class="mi">8192</span> <span class="o">:</span> <span class="n">length</span><span class="p">;</span>  <span class="cm">/* No need to flush more than cache size */</span>

	<span class="k">while</span><span class="p">(</span><span class="n">length</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">flushadr</span><span class="p">;</span> <span class="cm">/* dummy read to flush */</span>
		<span class="n">flushadr</span> <span class="o">+=</span> <span class="p">(</span><span class="mi">32</span><span class="o">/</span><span class="k">sizeof</span><span class="p">(</span><span class="kt">short</span><span class="p">));</span>  <span class="cm">/* a cacheline is 32 bytes */</span>
		<span class="n">length</span> <span class="o">-=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Due to a bug in Etrax100(LX) all versions, receiving DMA buffers</span>
<span class="cm"> * will occasionally corrupt certain CPU writes if the DMA buffers</span>
<span class="cm"> * happen to be hot in the cache.</span>
<span class="cm"> * </span>
<span class="cm"> * As a workaround, we have to flush the relevant parts of the cache</span>
<span class="cm"> * before (re) inserting any receiving descriptor into the DMA HW.</span>
<span class="cm"> */</span>

<span class="kt">void</span>
<span class="nf">prepare_rx_descriptor</span><span class="p">(</span><span class="k">struct</span> <span class="n">etrax_dma_descr</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">flush_etrax_cacherange</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">sw_len</span> <span class="o">?</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">sw_len</span> <span class="o">:</span> <span class="mi">65536</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Do the same thing but flush the entire cache */</span>

<span class="kt">void</span>
<span class="nf">flush_etrax_cache</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">flush_etrax_cacherange</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">8192</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
