INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/VHDL/Clase/Ejerc_files_clk/Ejerc_files_clk.srcs/sources_1/new/sim_clk_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_to_file
