// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "10/13/2022 16:28:46"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Giraffe_ADC (
	clk_50M,
	nrst,
	calib_ena_FPGA,
	LED_out,
	LED_cnt_send,
	tx2M,
	rstn_adc,
	clk_adc,
	calib_ena_adc,
	adc_ena,
	adc_ack,
	adc_ack_sub,
	dout_adc,
	cap_rstn,
	cap_comp_ena,
	cap_wena,
	cap_rena,
	cap_sh_vin,
	cap_position,
	cap_coefficent_in,
	cap_read_ack);
input 	clk_50M;
input 	nrst;
input 	calib_ena_FPGA;
output 	[3:0] LED_out;
output 	[17:0] LED_cnt_send;
output 	tx2M;
output 	rstn_adc;
output 	clk_adc;
output 	calib_ena_adc;
output 	adc_ena;
input 	adc_ack;
input 	adc_ack_sub;
input 	[5:0] dout_adc;
output 	cap_rstn;
output 	cap_comp_ena;
output 	cap_wena;
output 	cap_rena;
output 	cap_sh_vin;
output 	[4:0] cap_position;
output 	[2:0] cap_coefficent_in;
output 	cap_read_ack;

// Design Ports Information
// LED_out[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_out[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_out[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_out[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// tx2M	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// rstn_adc	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// clk_adc	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// calib_ena_adc	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// adc_ena	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// cap_rstn	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// cap_comp_ena	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// cap_wena	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// cap_rena	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// cap_sh_vin	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// cap_position[0]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// cap_position[1]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// cap_position[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// cap_position[3]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// cap_position[4]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// cap_coefficent_in[0]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// cap_coefficent_in[1]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// cap_coefficent_in[2]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// cap_read_ack	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// calib_ena_FPGA	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nrst	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adc_ack	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adc_ack_sub	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_50M	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_adc[1]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_adc[3]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_adc[2]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_adc[0]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_adc[5]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_adc[4]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Giraffe_ADC_v.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \nrst~input_o ;
wire \clk_50M~input_o ;
wire \u_my_PLL|altpll_component|auto_generated|wire_pll1_fbout ;
wire \u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \Add4~0_combout ;
wire \Add4~1 ;
wire \Add4~2_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \leds_reset~0_combout ;
wire \clk_50M~inputclkctrl_outclk ;
wire \cs.IDLE~feeder_combout ;
wire \cs.IDLE~q ;
wire \cs.RESET~q ;
wire \ns.RESET~0_combout ;
wire \cnt_reset[27]~84 ;
wire \cnt_reset[28]~85_combout ;
wire \cnt_reset[28]~86 ;
wire \cnt_reset[29]~87_combout ;
wire \cnt_reset[29]~88 ;
wire \cnt_reset[30]~89_combout ;
wire \cnt_reset[30]~90 ;
wire \cnt_reset[31]~92_combout ;
wire \Equal0~3_combout ;
wire \Equal0~5_combout ;
wire \Equal0~2_combout ;
wire \Equal0~4_combout ;
wire \Equal0~6_combout ;
wire \Equal0~11_combout ;
wire \leds_reset~1_combout ;
wire \cnt_reset[0]~91_combout ;
wire \cnt_reset[1]~31_combout ;
wire \cnt_reset[1]~32 ;
wire \cnt_reset[2]~33_combout ;
wire \cnt_reset[2]~34 ;
wire \cnt_reset[3]~35_combout ;
wire \cnt_reset[3]~36 ;
wire \cnt_reset[4]~37_combout ;
wire \cnt_reset[4]~38 ;
wire \cnt_reset[5]~39_combout ;
wire \cnt_reset[5]~40 ;
wire \cnt_reset[6]~41_combout ;
wire \cnt_reset[6]~42 ;
wire \cnt_reset[7]~43_combout ;
wire \cnt_reset[7]~44 ;
wire \cnt_reset[8]~45_combout ;
wire \cnt_reset[8]~46 ;
wire \cnt_reset[9]~47_combout ;
wire \cnt_reset[9]~48 ;
wire \cnt_reset[10]~49_combout ;
wire \cnt_reset[10]~50 ;
wire \cnt_reset[11]~51_combout ;
wire \cnt_reset[11]~52 ;
wire \cnt_reset[12]~53_combout ;
wire \cnt_reset[12]~54 ;
wire \cnt_reset[13]~55_combout ;
wire \cnt_reset[13]~56 ;
wire \cnt_reset[14]~57_combout ;
wire \cnt_reset[14]~58 ;
wire \cnt_reset[15]~59_combout ;
wire \cnt_reset[15]~60 ;
wire \cnt_reset[16]~61_combout ;
wire \cnt_reset[16]~62 ;
wire \cnt_reset[17]~63_combout ;
wire \cnt_reset[17]~64 ;
wire \cnt_reset[18]~65_combout ;
wire \cnt_reset[18]~66 ;
wire \cnt_reset[19]~67_combout ;
wire \cnt_reset[19]~68 ;
wire \cnt_reset[20]~69_combout ;
wire \cnt_reset[20]~70 ;
wire \cnt_reset[21]~71_combout ;
wire \cnt_reset[21]~72 ;
wire \cnt_reset[22]~73_combout ;
wire \cnt_reset[22]~74 ;
wire \cnt_reset[23]~75_combout ;
wire \cnt_reset[23]~76 ;
wire \cnt_reset[24]~77_combout ;
wire \cnt_reset[24]~78 ;
wire \cnt_reset[25]~79_combout ;
wire \cnt_reset[25]~80 ;
wire \cnt_reset[26]~81_combout ;
wire \cnt_reset[26]~82 ;
wire \cnt_reset[27]~83_combout ;
wire \Equal0~7_combout ;
wire \Equal0~8_combout ;
wire \Equal0~9_combout ;
wire \Equal0~10_combout ;
wire \cnt_ena[24]~79 ;
wire \cnt_ena[25]~80_combout ;
wire \cnt_ena[31]~31_combout ;
wire \cnt_ena[25]~81 ;
wire \cnt_ena[26]~82_combout ;
wire \cnt_ena[26]~83 ;
wire \cnt_ena[27]~84_combout ;
wire \cnt_ena[27]~85 ;
wire \cnt_ena[28]~86_combout ;
wire \cnt_ena[28]~87 ;
wire \cnt_ena[29]~88_combout ;
wire \cnt_ena[29]~89 ;
wire \cnt_ena[30]~90_combout ;
wire \cnt_ena[30]~91 ;
wire \cnt_ena[31]~92_combout ;
wire \always1~10_combout ;
wire \always1~9_combout ;
wire \always1~11_combout ;
wire \always1~12_combout ;
wire \always1~22_combout ;
wire \adc_ack_sub~input_o ;
wire \adc_ack~input_o ;
wire \ack_unit~combout ;
wire \ack_unit_delay~q ;
wire \cnt_received[0]~31_combout ;
wire \cnt_received[0]~32_combout ;
wire \cnt_received[1]~33_combout ;
wire \cnt_received[0]~35_combout ;
wire \cnt_received[1]~34 ;
wire \cnt_received[2]~36_combout ;
wire \cnt_received[2]~37 ;
wire \cnt_received[3]~38_combout ;
wire \cnt_received[3]~39 ;
wire \cnt_received[4]~40_combout ;
wire \cnt_received[4]~41 ;
wire \cnt_received[5]~42_combout ;
wire \cnt_received[5]~43 ;
wire \cnt_received[6]~44_combout ;
wire \cnt_received[6]~45 ;
wire \cnt_received[7]~46_combout ;
wire \cnt_received[7]~47 ;
wire \cnt_received[8]~48_combout ;
wire \cnt_received[8]~49 ;
wire \cnt_received[9]~50_combout ;
wire \cnt_received[9]~51 ;
wire \cnt_received[10]~52_combout ;
wire \cnt_received[10]~53 ;
wire \cnt_received[11]~54_combout ;
wire \cnt_received[11]~55 ;
wire \cnt_received[12]~56_combout ;
wire \cnt_received[12]~57 ;
wire \cnt_received[13]~58_combout ;
wire \cnt_received[13]~59 ;
wire \cnt_received[14]~60_combout ;
wire \cnt_received[14]~61 ;
wire \cnt_received[15]~62_combout ;
wire \cnt_received[15]~63 ;
wire \cnt_received[16]~64_combout ;
wire \cnt_received[16]~65 ;
wire \cnt_received[17]~66_combout ;
wire \cnt_received[17]~67 ;
wire \cnt_received[18]~68_combout ;
wire \cnt_received[18]~69 ;
wire \cnt_received[19]~70_combout ;
wire \cnt_received[19]~71 ;
wire \cnt_received[20]~72_combout ;
wire \cnt_received[20]~73 ;
wire \cnt_received[21]~74_combout ;
wire \cnt_received[21]~75 ;
wire \cnt_received[22]~76_combout ;
wire \cnt_received[22]~77 ;
wire \cnt_received[23]~78_combout ;
wire \cnt_received[23]~79 ;
wire \cnt_received[24]~80_combout ;
wire \cnt_received[24]~81 ;
wire \cnt_received[25]~82_combout ;
wire \cnt_received[25]~83 ;
wire \cnt_received[26]~84_combout ;
wire \cnt_received[26]~85 ;
wire \cnt_received[27]~86_combout ;
wire \cnt_received[27]~87 ;
wire \cnt_received[28]~88_combout ;
wire \cnt_received[28]~89 ;
wire \cnt_received[29]~90_combout ;
wire \cnt_received[29]~91 ;
wire \cnt_received[30]~92_combout ;
wire \cnt_received[30]~93 ;
wire \cnt_received[31]~94_combout ;
wire \always1~7_combout ;
wire \always1~8_combout ;
wire \always1~14_combout ;
wire \always1~16_combout ;
wire \always1~15_combout ;
wire \cnt_ena[1]~32_combout ;
wire \always1~13_combout ;
wire \always1~17_combout ;
wire \always1~18_combout ;
wire \always1~19_combout ;
wire \always1~0_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~0_combout ;
wire \always1~1_combout ;
wire \always1~2_combout ;
wire \always1~3_combout ;
wire \always1~4_combout ;
wire \always1~5_combout ;
wire \always1~20_combout ;
wire \ns.SAMPLE~0_combout ;
wire \cs.SAMPLE~q ;
wire \Selector0~0_combout ;
wire \cnt_ena_period[0]~0_combout ;
wire \Add4~3 ;
wire \Add4~4_combout ;
wire \Add4~5 ;
wire \Add4~6_combout ;
wire \cnt_ena_period~2_combout ;
wire \Add4~7 ;
wire \Add4~8_combout ;
wire \cnt_ena_period~1_combout ;
wire \Add4~9 ;
wire \Add4~10_combout ;
wire \Add4~11 ;
wire \Add4~12_combout ;
wire \Add4~13 ;
wire \Add4~14_combout ;
wire \Equal6~0_combout ;
wire \cnt_ena_period~3_combout ;
wire \Equal6~1_combout ;
wire \cnt_ena[0]~94_combout ;
wire \cnt_ena[1]~33 ;
wire \cnt_ena[2]~34_combout ;
wire \cnt_ena[2]~35 ;
wire \cnt_ena[3]~36_combout ;
wire \cnt_ena[3]~37 ;
wire \cnt_ena[4]~38_combout ;
wire \cnt_ena[4]~39 ;
wire \cnt_ena[5]~40_combout ;
wire \cnt_ena[5]~41 ;
wire \cnt_ena[6]~42_combout ;
wire \cnt_ena[6]~43 ;
wire \cnt_ena[7]~44_combout ;
wire \cnt_ena[7]~45 ;
wire \cnt_ena[8]~46_combout ;
wire \cnt_ena[8]~47 ;
wire \cnt_ena[9]~48_combout ;
wire \cnt_ena[9]~49 ;
wire \cnt_ena[10]~50_combout ;
wire \cnt_ena[10]~51 ;
wire \cnt_ena[11]~52_combout ;
wire \cnt_ena[11]~53 ;
wire \cnt_ena[12]~54_combout ;
wire \cnt_ena[12]~55 ;
wire \cnt_ena[13]~56_combout ;
wire \cnt_ena[13]~57 ;
wire \cnt_ena[14]~58_combout ;
wire \cnt_ena[14]~59 ;
wire \cnt_ena[15]~60_combout ;
wire \cnt_ena[15]~61 ;
wire \cnt_ena[16]~62_combout ;
wire \cnt_ena[16]~63 ;
wire \cnt_ena[17]~64_combout ;
wire \cnt_ena[17]~65 ;
wire \cnt_ena[18]~66_combout ;
wire \cnt_ena[18]~67 ;
wire \cnt_ena[19]~68_combout ;
wire \cnt_ena[19]~69 ;
wire \cnt_ena[20]~70_combout ;
wire \cnt_ena[20]~71 ;
wire \cnt_ena[21]~72_combout ;
wire \cnt_ena[21]~73 ;
wire \cnt_ena[22]~74_combout ;
wire \cnt_ena[22]~75 ;
wire \cnt_ena[23]~76_combout ;
wire \cnt_ena[23]~77 ;
wire \cnt_ena[24]~78_combout ;
wire \always1~6_combout ;
wire \always1~21_combout ;
wire \leds_ena~0_combout ;
wire \leds_ena~q ;
wire \leds_received~0_combout ;
wire \leds_received~q ;
wire \uart_cnt_send[0]~3_combout ;
wire \Add1~0_combout ;
wire \uart_cnt_clk~3_combout ;
wire \uart_cnt_clk[31]~0_combout ;
wire \uart_cnt_clk[31]~1_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \uart_cnt_clk~7_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \uart_cnt_clk~6_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \uart_cnt_clk~5_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \Add1~19 ;
wire \Add1~20_combout ;
wire \uart_cnt_clk~4_combout ;
wire \Add1~21 ;
wire \Add1~22_combout ;
wire \Add1~23 ;
wire \Add1~24_combout ;
wire \uart_cnt_clk~2_combout ;
wire \Add1~25 ;
wire \Add1~26_combout ;
wire \Add1~27 ;
wire \Add1~28_combout ;
wire \Add1~29 ;
wire \Add1~30_combout ;
wire \Equal5~5_combout ;
wire \Equal5~6_combout ;
wire \Add1~31 ;
wire \Add1~32_combout ;
wire \Add1~33 ;
wire \Add1~34_combout ;
wire \Add1~35 ;
wire \Add1~36_combout ;
wire \Add1~37 ;
wire \Add1~38_combout ;
wire \Add1~39 ;
wire \Add1~40_combout ;
wire \Add1~41 ;
wire \Add1~42_combout ;
wire \Add1~43 ;
wire \Add1~44_combout ;
wire \Add1~45 ;
wire \Add1~46_combout ;
wire \Add1~47 ;
wire \Add1~48_combout ;
wire \Add1~49 ;
wire \Add1~50_combout ;
wire \Add1~51 ;
wire \Add1~52_combout ;
wire \Add1~53 ;
wire \Add1~54_combout ;
wire \Equal5~1_combout ;
wire \Equal5~2_combout ;
wire \Equal5~3_combout ;
wire \Add1~55 ;
wire \Add1~56_combout ;
wire \Add1~57 ;
wire \Add1~58_combout ;
wire \Add1~59 ;
wire \Add1~60_combout ;
wire \Add1~61 ;
wire \Add1~62_combout ;
wire \Equal5~0_combout ;
wire \Equal5~4_combout ;
wire \Equal5~7_combout ;
wire \Equal5~9_combout ;
wire \Equal5~8_combout ;
wire \Equal5~10_combout ;
wire \uart_cnt_send[0]~2_combout ;
wire \Add0~0_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \Add0~37 ;
wire \Add0~38_combout ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \Add0~41 ;
wire \Add0~42_combout ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \Add0~51 ;
wire \Add0~52_combout ;
wire \Equal3~1_combout ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \Add0~55 ;
wire \Add0~56_combout ;
wire \Add0~57 ;
wire \Add0~58_combout ;
wire \Add0~59 ;
wire \Add0~60_combout ;
wire \Equal3~0_combout ;
wire \Equal3~3_combout ;
wire \Equal3~2_combout ;
wire \Equal3~4_combout ;
wire \Equal3~6_combout ;
wire \Equal3~5_combout ;
wire \Equal3~8_combout ;
wire \Equal3~7_combout ;
wire \Equal3~9_combout ;
wire \Equal3~10_combout ;
wire \ns.SEND~0_combout ;
wire \ns.SEND~1_combout ;
wire \cs.SEND~q ;
wire \cs.HOLD~q ;
wire \ns.HOLD~0_combout ;
wire \LessThan0~0_combout ;
wire \leds_uart~2_combout ;
wire \leds_uart~q ;
wire \leds_reset~feeder_combout ;
wire \leds_reset~q ;
wire \leds_uart~3_combout ;
wire \uart_wreq_reg~0_combout ;
wire \uart_wreq_reg~q ;
wire \u_uart_tx|cs.IDLE~q ;
wire \u_uart_tx|cnt_bit[2]~4_combout ;
wire \u_uart_tx|Add1~2_combout ;
wire \u_uart_tx|cnt_clk[0]~32_combout ;
wire \~GND~combout ;
wire \u_uart_tx|cnt_clk[0]~33 ;
wire \u_uart_tx|cnt_clk[1]~34_combout ;
wire \u_uart_tx|cnt_clk[1]~35 ;
wire \u_uart_tx|cnt_clk[2]~36_combout ;
wire \u_uart_tx|cnt_clk[2]~37 ;
wire \u_uart_tx|cnt_clk[3]~38_combout ;
wire \u_uart_tx|cnt_clk[3]~39 ;
wire \u_uart_tx|cnt_clk[4]~40_combout ;
wire \u_uart_tx|cnt_clk[4]~41 ;
wire \u_uart_tx|cnt_clk[5]~42_combout ;
wire \u_uart_tx|cnt_clk[5]~43 ;
wire \u_uart_tx|cnt_clk[6]~44_combout ;
wire \u_uart_tx|cnt_clk[6]~45 ;
wire \u_uart_tx|cnt_clk[7]~46_combout ;
wire \u_uart_tx|cnt_clk[7]~47 ;
wire \u_uart_tx|cnt_clk[8]~48_combout ;
wire \u_uart_tx|cnt_clk[8]~49 ;
wire \u_uart_tx|cnt_clk[9]~50_combout ;
wire \u_uart_tx|cnt_clk[9]~51 ;
wire \u_uart_tx|cnt_clk[10]~52_combout ;
wire \u_uart_tx|cnt_clk[10]~53 ;
wire \u_uart_tx|cnt_clk[11]~54_combout ;
wire \u_uart_tx|cnt_clk[11]~55 ;
wire \u_uart_tx|cnt_clk[12]~56_combout ;
wire \u_uart_tx|cnt_clk[12]~57 ;
wire \u_uart_tx|cnt_clk[13]~58_combout ;
wire \u_uart_tx|cnt_clk[13]~59 ;
wire \u_uart_tx|cnt_clk[14]~60_combout ;
wire \u_uart_tx|cnt_clk[14]~61 ;
wire \u_uart_tx|cnt_clk[15]~62_combout ;
wire \u_uart_tx|cnt_clk[15]~63 ;
wire \u_uart_tx|cnt_clk[16]~64_combout ;
wire \u_uart_tx|cnt_clk[16]~65 ;
wire \u_uart_tx|cnt_clk[17]~66_combout ;
wire \u_uart_tx|cnt_clk[17]~67 ;
wire \u_uart_tx|cnt_clk[18]~68_combout ;
wire \u_uart_tx|cnt_clk[18]~69 ;
wire \u_uart_tx|cnt_clk[19]~70_combout ;
wire \u_uart_tx|cnt_clk[19]~71 ;
wire \u_uart_tx|cnt_clk[20]~72_combout ;
wire \u_uart_tx|cnt_clk[20]~73 ;
wire \u_uart_tx|cnt_clk[21]~74_combout ;
wire \u_uart_tx|cnt_clk[21]~75 ;
wire \u_uart_tx|cnt_clk[22]~76_combout ;
wire \u_uart_tx|cnt_clk[22]~77 ;
wire \u_uart_tx|cnt_clk[23]~78_combout ;
wire \u_uart_tx|cnt_clk[23]~79 ;
wire \u_uart_tx|cnt_clk[24]~80_combout ;
wire \u_uart_tx|cnt_clk[24]~81 ;
wire \u_uart_tx|cnt_clk[25]~82_combout ;
wire \u_uart_tx|cnt_clk[25]~83 ;
wire \u_uart_tx|cnt_clk[26]~84_combout ;
wire \u_uart_tx|cnt_clk[26]~85 ;
wire \u_uart_tx|cnt_clk[27]~86_combout ;
wire \u_uart_tx|cnt_clk[27]~87 ;
wire \u_uart_tx|cnt_clk[28]~88_combout ;
wire \u_uart_tx|always3~5_combout ;
wire \u_uart_tx|always3~1_combout ;
wire \u_uart_tx|always3~3_combout ;
wire \u_uart_tx|always3~2_combout ;
wire \u_uart_tx|always3~0_combout ;
wire \u_uart_tx|always3~4_combout ;
wire \u_uart_tx|cnt_clk[28]~89 ;
wire \u_uart_tx|cnt_clk[29]~90_combout ;
wire \u_uart_tx|cnt_clk[29]~91 ;
wire \u_uart_tx|cnt_clk[30]~92_combout ;
wire \u_uart_tx|cnt_clk[30]~93 ;
wire \u_uart_tx|cnt_clk[31]~94_combout ;
wire \u_uart_tx|always3~6_combout ;
wire \u_uart_tx|always3~7_combout ;
wire \u_uart_tx|always3~8_combout ;
wire \u_uart_tx|LessThan0~0_combout ;
wire \u_uart_tx|LessThan0~1_combout ;
wire \u_uart_tx|cnt_bit[2]~5_combout ;
wire \u_uart_tx|Add1~1_combout ;
wire \u_uart_tx|cnt_bit[3]~3_combout ;
wire \u_uart_tx|Selector0~0_combout ;
wire \u_uart_tx|Selector3~2_combout ;
wire \u_uart_tx|cs.STOP~q ;
wire \u_uart_tx|cnt_bit[3]~2_combout ;
wire \u_uart_tx|Selector7~0_combout ;
wire \u_uart_tx|cnt_bit[1]~6_combout ;
wire \u_uart_tx|Selector3~0_combout ;
wire \u_uart_tx|Selector2~1_combout ;
wire \u_uart_tx|Selector1~0_combout ;
wire \u_uart_tx|cs.START~q ;
wire \u_uart_tx|Selector2~0_combout ;
wire \u_uart_tx|cs.DATA~q ;
wire \u_uart_tx|Selector3~1_combout ;
wire \u_uart_tx|Selector40~0_combout ;
wire \my_memory_rtl_0|auto_generated|addr_store_b[2]~feeder_combout ;
wire \my_memory_rtl_0|auto_generated|address_reg_b[2]~1_combout ;
wire \my_memory_rtl_0|auto_generated|addr_store_b[3]~feeder_combout ;
wire \my_memory_rtl_0|auto_generated|address_reg_b[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[1]~3_combout ;
wire \my_memory_rtl_0|auto_generated|addr_store_b[0]~feeder_combout ;
wire \my_memory_rtl_0|auto_generated|address_reg_b[0]~2_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode1253w[3]~0_combout ;
wire \dout_adc[4]~input_o ;
wire \uart_cnt_send[0]~_wirecell_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a124~portbdataout ;
wire \my_memory_rtl_0|auto_generated|addr_store_b[1]~feeder_combout ;
wire \my_memory_rtl_0|auto_generated|address_reg_b[1]~3_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode1233w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a108~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[4]~43_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode1223w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a100~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode1243w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a116~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[4]~44_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~3_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode1113w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode1086w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~47_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode1213w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a92~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~1_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~43_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode1182w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode1203w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a84~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~44_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~45_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode1123w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~1_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~46_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~48_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[4]~45_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~1_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~1_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[4]~46_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~1_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~1_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[4]~47_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[4]~48_combout ;
wire \my_memory~21_combout ;
wire \my_memory~5_q ;
wire \my_memory~0feeder_combout ;
wire \my_memory~0_q ;
wire \uart_wdata_reg[4]~3_combout ;
wire \my_memory_rtl_0_bypass[0]~feeder_combout ;
wire \my_memory~14_combout ;
wire \my_memory_rtl_0_bypass[2]~0_combout ;
wire \my_memory~9_combout ;
wire \my_memory_rtl_0_bypass[15]~feeder_combout ;
wire \my_memory_rtl_0_bypass[13]~feeder_combout ;
wire \my_memory~12_combout ;
wire \my_memory~11_combout ;
wire \my_memory~10_combout ;
wire \my_memory~13_combout ;
wire \my_memory_rtl_0_bypass[29]~feeder_combout ;
wire \my_memory_rtl_0_bypass[31]~feeder_combout ;
wire \my_memory_rtl_0_bypass[32]~feeder_combout ;
wire \my_memory~18_combout ;
wire \my_memory_rtl_0_bypass[23]~feeder_combout ;
wire \my_memory_rtl_0_bypass[21]~feeder_combout ;
wire \my_memory~16_combout ;
wire \my_memory_rtl_0_bypass[17]~feeder_combout ;
wire \my_memory_rtl_0_bypass[20]~feeder_combout ;
wire \my_memory~15_combout ;
wire \my_memory_rtl_0_bypass[28]~feeder_combout ;
wire \my_memory_rtl_0_bypass[25]~feeder_combout ;
wire \my_memory~17_combout ;
wire \my_memory~19_combout ;
wire \my_memory~20_combout ;
wire \uart_wdata_reg[7]~8_combout ;
wire \uart_wdata_reg[7]~9_combout ;
wire \uart_wdata_reg[7]~10_combout ;
wire \uart_wdata_reg[7]~11_combout ;
wire \u_uart_tx|always3~9_combout ;
wire \u_uart_tx|always3~10_combout ;
wire \u_uart_tx|always3~11_combout ;
wire \u_uart_tx|always3~12_combout ;
wire \u_uart_tx|Selector44~0_combout ;
wire \u_uart_tx|Selector44~1_combout ;
wire \u_uart_tx|Add1~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a118~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a102~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[6]~38_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a94~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a78~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~37_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a70~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a86~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~38_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~39_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~40_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~41_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~42_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a126~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a110~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[6]~37_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[6]~39_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[6]~40_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[6]~41_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[6]~42_combout ;
wire \my_memory~7feeder_combout ;
wire \my_memory~7_q ;
wire \uart_wdata_reg[6]~1_combout ;
wire \my_memory_rtl_0_bypass[41]~feeder_combout ;
wire \u_uart_tx|Selector42~0_combout ;
wire \u_uart_tx|Selector42~1_combout ;
wire \my_memory~8feeder_combout ;
wire \my_memory~8_q ;
wire \my_memory_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[7]~34_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a119~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a103~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[7]~32_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~35_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~34_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a71~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a87~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~32_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a79~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a95~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~31_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~33_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~36_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a111~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a127~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[7]~31_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[7]~33_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[7]~35_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[7]~36_combout ;
wire \uart_wdata_reg[7]~2_combout ;
wire \my_memory_rtl_0_bypass[42]~feeder_combout ;
wire \u_uart_tx|Selector41~0_combout ;
wire \u_uart_tx|Selector41~1_combout ;
wire \u_uart_tx|Mux0~2_combout ;
wire \dout_adc[5]~input_o ;
wire \my_memory_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[5]~28_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[5]~29_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~28_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a69~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a85~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~26_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a77~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a93~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~25_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~27_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~29_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~30_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a125~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a109~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[5]~25_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a117~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a101~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[5]~26_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[5]~27_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[5]~30_combout ;
wire \my_memory~6_q ;
wire \uart_wdata_reg[5]~0_combout ;
wire \my_memory_rtl_0_bypass[40]~feeder_combout ;
wire \u_uart_tx|Selector43~0_combout ;
wire \u_uart_tx|Selector43~1_combout ;
wire \u_uart_tx|Mux0~3_combout ;
wire \u_uart_tx|Selector40~2_combout ;
wire \dout_adc[0]~input_o ;
wire \my_memory_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[0]~23_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[0]~22_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a112~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a96~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[0]~20_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a104~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a120~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[0]~19_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~23_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~22_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a88~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~19_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a80~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~20_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~21_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~24_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[0]~21_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[0]~24_combout ;
wire \my_memory~1feeder_combout ;
wire \my_memory~1_q ;
wire \uart_wdata_reg[0]~7_combout ;
wire \my_memory_rtl_0_bypass[35]~feeder_combout ;
wire \u_uart_tx|Selector48~0_combout ;
wire \u_uart_tx|Selector48~1_combout ;
wire \dout_adc[1]~input_o ;
wire \my_memory_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[1]~5_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[1]~4_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~5_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~4_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a89~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a73~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a65~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a81~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~1_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~2_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~6_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a105~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a121~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a113~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a97~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[1]~1_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[1]~2_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[1]~6_combout ;
wire \my_memory~2_q ;
wire \uart_wdata_reg[1]~4_combout ;
wire \my_memory_rtl_0_bypass[36]~feeder_combout ;
wire \u_uart_tx|Selector47~0_combout ;
wire \u_uart_tx|Selector47~1_combout ;
wire \dout_adc[3]~input_o ;
wire \my_memory_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[3]~11_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[3]~10_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a99~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a115~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[3]~8_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~11_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a75~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a91~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~7_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a83~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a67~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~8_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~9_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~10_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~12_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a107~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a123~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[3]~7_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[3]~9_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[3]~12_combout ;
wire \my_memory~4_q ;
wire \uart_wdata_reg[3]~6_combout ;
wire \u_uart_tx|Selector45~0_combout ;
wire \u_uart_tx|Selector45~1_combout ;
wire \dout_adc[2]~input_o ;
wire \my_memory_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[2]~17_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[2]~16_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a106~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a122~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[2]~13_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a114~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a98~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[2]~14_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~17_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~16_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a90~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a74~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~13_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a82~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~14_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~15_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~18_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[2]~15_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[2]~18_combout ;
wire \my_memory~3feeder_combout ;
wire \my_memory~3_q ;
wire \uart_wdata_reg[2]~5_combout ;
wire \my_memory_rtl_0_bypass[37]~feeder_combout ;
wire \u_uart_tx|Selector46~0_combout ;
wire \u_uart_tx|Selector46~1_combout ;
wire \u_uart_tx|Mux0~0_combout ;
wire \u_uart_tx|Mux0~1_combout ;
wire \u_uart_tx|Selector40~1_combout ;
wire \u_uart_tx|Selector40~3_combout ;
wire \u_uart_tx|tx_reg~q ;
wire \nrst_reg~feeder_combout ;
wire \nrst_reg~q ;
wire \calib_ena_FPGA~input_o ;
wire \adc_ena_reg~2_combout ;
wire \adc_ena_reg~q ;
wire [31:0] cnt_received;
wire [31:0] cnt_reset;
wire [4:0] \u_my_PLL|altpll_component|auto_generated|wire_pll1_clk ;
wire [31:0] cnt_ena;
wire [31:0] uart_cnt_send;
wire [31:0] \u_uart_tx|cnt_clk ;
wire [7:0] \u_uart_tx|wdata_reg ;
wire [7:0] uart_wdata_reg;
wire [3:0] \u_uart_tx|cnt_bit ;
wire [7:0] cnt_ena_period;
wire [31:0] uart_cnt_clk;
wire [3:0] \my_memory_rtl_0|auto_generated|address_reg_b ;
wire [0:42] my_memory_rtl_0_bypass;
wire [3:0] \my_memory_rtl_0|auto_generated|addr_store_b ;

wire [4:0] \u_my_PLL|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;

assign \u_my_PLL|altpll_component|auto_generated|wire_pll1_clk [0] = \u_my_PLL|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \u_my_PLL|altpll_component|auto_generated|wire_pll1_clk [1] = \u_my_PLL|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \u_my_PLL|altpll_component|auto_generated|wire_pll1_clk [2] = \u_my_PLL|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \u_my_PLL|altpll_component|auto_generated|wire_pll1_clk [3] = \u_my_PLL|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \u_my_PLL|altpll_component|auto_generated|wire_pll1_clk [4] = \u_my_PLL|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \my_memory_rtl_0|auto_generated|ram_block1a89~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a73~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a81~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a65~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a25~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a9~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a17~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a1~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a121~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a105~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a113~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a97~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a57~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a41~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a49~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a33~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a91~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a75~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a83~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a67~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a27~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a11~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a19~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a3~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a123~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a107~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a115~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a99~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a43~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a35~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a59~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a51~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a90~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a74~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a82~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a66~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a26~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a10~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a18~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a2~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a122~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a106~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a114~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a98~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a42~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a34~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a58~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a50~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a88~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a72~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a80~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a64~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a24~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a8~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a16~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a120~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a104~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a112~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a96~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a40~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a32~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a56~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a48~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a93~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a77~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a85~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a69~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a29~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a13~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a21~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a5~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a125~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a109~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a117~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a101~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a45~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a37~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a61~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a53~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a95~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a79~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a87~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a71~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a31~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a15~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a23~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a7~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a127~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a111~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a119~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a103~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a47~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a39~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a63~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a55~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a94~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a78~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a86~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a70~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a30~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a14~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a22~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a6~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a126~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a110~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a118~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a102~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a46~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a38~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a62~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a54~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a92~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a76~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a84~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a68~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a28~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a12~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a20~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a4~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a124~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a108~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a116~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a100~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a44~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a36~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a60~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a52~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LED_out[0]~output (
	.i(\leds_ena~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_out[0]),
	.obar());
// synopsys translate_off
defparam \LED_out[0]~output .bus_hold = "false";
defparam \LED_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LED_out[1]~output (
	.i(\leds_received~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_out[1]),
	.obar());
// synopsys translate_off
defparam \LED_out[1]~output .bus_hold = "false";
defparam \LED_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LED_out[2]~output (
	.i(\leds_uart~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_out[2]),
	.obar());
// synopsys translate_off
defparam \LED_out[2]~output .bus_hold = "false";
defparam \LED_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LED_out[3]~output (
	.i(\leds_reset~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_out[3]),
	.obar());
// synopsys translate_off
defparam \LED_out[3]~output .bus_hold = "false";
defparam \LED_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LED_cnt_send[0]~output (
	.i(cnt_received[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[0]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[0]~output .bus_hold = "false";
defparam \LED_cnt_send[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LED_cnt_send[1]~output (
	.i(cnt_received[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[1]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[1]~output .bus_hold = "false";
defparam \LED_cnt_send[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LED_cnt_send[2]~output (
	.i(cnt_received[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[2]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[2]~output .bus_hold = "false";
defparam \LED_cnt_send[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LED_cnt_send[3]~output (
	.i(cnt_received[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[3]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[3]~output .bus_hold = "false";
defparam \LED_cnt_send[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LED_cnt_send[4]~output (
	.i(cnt_received[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[4]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[4]~output .bus_hold = "false";
defparam \LED_cnt_send[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LED_cnt_send[5]~output (
	.i(cnt_received[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[5]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[5]~output .bus_hold = "false";
defparam \LED_cnt_send[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LED_cnt_send[6]~output (
	.i(cnt_received[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[6]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[6]~output .bus_hold = "false";
defparam \LED_cnt_send[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LED_cnt_send[7]~output (
	.i(cnt_received[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[7]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[7]~output .bus_hold = "false";
defparam \LED_cnt_send[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LED_cnt_send[8]~output (
	.i(cnt_received[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[8]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[8]~output .bus_hold = "false";
defparam \LED_cnt_send[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LED_cnt_send[9]~output (
	.i(cnt_received[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[9]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[9]~output .bus_hold = "false";
defparam \LED_cnt_send[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LED_cnt_send[10]~output (
	.i(cnt_received[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[10]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[10]~output .bus_hold = "false";
defparam \LED_cnt_send[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LED_cnt_send[11]~output (
	.i(cnt_received[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[11]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[11]~output .bus_hold = "false";
defparam \LED_cnt_send[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LED_cnt_send[12]~output (
	.i(cnt_received[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[12]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[12]~output .bus_hold = "false";
defparam \LED_cnt_send[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LED_cnt_send[13]~output (
	.i(cnt_received[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[13]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[13]~output .bus_hold = "false";
defparam \LED_cnt_send[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LED_cnt_send[14]~output (
	.i(cnt_received[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[14]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[14]~output .bus_hold = "false";
defparam \LED_cnt_send[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LED_cnt_send[15]~output (
	.i(cnt_received[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[15]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[15]~output .bus_hold = "false";
defparam \LED_cnt_send[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LED_cnt_send[16]~output (
	.i(cnt_received[16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[16]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[16]~output .bus_hold = "false";
defparam \LED_cnt_send[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LED_cnt_send[17]~output (
	.i(cnt_received[17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[17]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[17]~output .bus_hold = "false";
defparam \LED_cnt_send[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \tx2M~output (
	.i(!\u_uart_tx|tx_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tx2M),
	.obar());
// synopsys translate_off
defparam \tx2M~output .bus_hold = "false";
defparam \tx2M~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \rstn_adc~output (
	.i(!\nrst_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rstn_adc),
	.obar());
// synopsys translate_off
defparam \rstn_adc~output .bus_hold = "false";
defparam \rstn_adc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \clk_adc~output (
	.i(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_adc),
	.obar());
// synopsys translate_off
defparam \clk_adc~output .bus_hold = "false";
defparam \clk_adc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \calib_ena_adc~output (
	.i(\calib_ena_FPGA~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(calib_ena_adc),
	.obar());
// synopsys translate_off
defparam \calib_ena_adc~output .bus_hold = "false";
defparam \calib_ena_adc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \adc_ena~output (
	.i(\adc_ena_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adc_ena),
	.obar());
// synopsys translate_off
defparam \adc_ena~output .bus_hold = "false";
defparam \adc_ena~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \cap_rstn~output (
	.i(!\nrst_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cap_rstn),
	.obar());
// synopsys translate_off
defparam \cap_rstn~output .bus_hold = "false";
defparam \cap_rstn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \cap_comp_ena~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cap_comp_ena),
	.obar());
// synopsys translate_off
defparam \cap_comp_ena~output .bus_hold = "false";
defparam \cap_comp_ena~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \cap_wena~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cap_wena),
	.obar());
// synopsys translate_off
defparam \cap_wena~output .bus_hold = "false";
defparam \cap_wena~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \cap_rena~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cap_rena),
	.obar());
// synopsys translate_off
defparam \cap_rena~output .bus_hold = "false";
defparam \cap_rena~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \cap_sh_vin~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cap_sh_vin),
	.obar());
// synopsys translate_off
defparam \cap_sh_vin~output .bus_hold = "false";
defparam \cap_sh_vin~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \cap_position[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cap_position[0]),
	.obar());
// synopsys translate_off
defparam \cap_position[0]~output .bus_hold = "false";
defparam \cap_position[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \cap_position[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cap_position[1]),
	.obar());
// synopsys translate_off
defparam \cap_position[1]~output .bus_hold = "false";
defparam \cap_position[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \cap_position[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cap_position[2]),
	.obar());
// synopsys translate_off
defparam \cap_position[2]~output .bus_hold = "false";
defparam \cap_position[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \cap_position[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cap_position[3]),
	.obar());
// synopsys translate_off
defparam \cap_position[3]~output .bus_hold = "false";
defparam \cap_position[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \cap_position[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cap_position[4]),
	.obar());
// synopsys translate_off
defparam \cap_position[4]~output .bus_hold = "false";
defparam \cap_position[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \cap_coefficent_in[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cap_coefficent_in[0]),
	.obar());
// synopsys translate_off
defparam \cap_coefficent_in[0]~output .bus_hold = "false";
defparam \cap_coefficent_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \cap_coefficent_in[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cap_coefficent_in[1]),
	.obar());
// synopsys translate_off
defparam \cap_coefficent_in[1]~output .bus_hold = "false";
defparam \cap_coefficent_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \cap_coefficent_in[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cap_coefficent_in[2]),
	.obar());
// synopsys translate_off
defparam \cap_coefficent_in[2]~output .bus_hold = "false";
defparam \cap_coefficent_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \cap_read_ack~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cap_read_ack),
	.obar());
// synopsys translate_off
defparam \cap_read_ack~output .bus_hold = "false";
defparam \cap_read_ack~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \nrst~input (
	.i(nrst),
	.ibar(gnd),
	.o(\nrst~input_o ));
// synopsys translate_off
defparam \nrst~input .bus_hold = "false";
defparam \nrst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clk_50M~input (
	.i(clk_50M),
	.ibar(gnd),
	.o(\clk_50M~input_o ));
// synopsys translate_off
defparam \clk_50M~input .bus_hold = "false";
defparam \clk_50M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \u_my_PLL|altpll_component|auto_generated|pll1 (
	.areset(!\nrst~input_o ),
	.pfdena(vcc),
	.fbin(\u_my_PLL|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk_50M~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\u_my_PLL|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\u_my_PLL|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c0_high = 6;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c0_low = 6;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .m = 12;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .n = 1;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N16
cycloneive_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = cnt_ena_period[0] $ (VCC)
// \Add4~1  = CARRY(cnt_ena_period[0])

	.dataa(cnt_ena_period[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout(\Add4~1 ));
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h55AA;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N18
cycloneive_lcell_comb \Add4~2 (
// Equation(s):
// \Add4~2_combout  = (cnt_ena_period[1] & (!\Add4~1 )) # (!cnt_ena_period[1] & ((\Add4~1 ) # (GND)))
// \Add4~3  = CARRY((!\Add4~1 ) # (!cnt_ena_period[1]))

	.dataa(gnd),
	.datab(cnt_ena_period[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~1 ),
	.combout(\Add4~2_combout ),
	.cout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~2 .lut_mask = 16'h3C3F;
defparam \Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N0
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (cnt_reset[6] & (cnt_reset[5] & (cnt_reset[8] & cnt_reset[7])))

	.dataa(cnt_reset[6]),
	.datab(cnt_reset[5]),
	.datac(cnt_reset[8]),
	.datad(cnt_reset[7]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N30
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (cnt_reset[9] & \Equal0~0_combout )

	.dataa(cnt_reset[9]),
	.datab(\Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h8888;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N14
cycloneive_lcell_comb \leds_reset~0 (
// Equation(s):
// \leds_reset~0_combout  = (cnt_reset[4]) # (cnt_reset[3])

	.dataa(gnd),
	.datab(cnt_reset[4]),
	.datac(gnd),
	.datad(cnt_reset[3]),
	.cin(gnd),
	.combout(\leds_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \leds_reset~0 .lut_mask = 16'hFFCC;
defparam \leds_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk_50M~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_50M~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_50M~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_50M~inputclkctrl .clock_type = "global clock";
defparam \clk_50M~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N2
cycloneive_lcell_comb \cs.IDLE~feeder (
// Equation(s):
// \cs.IDLE~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cs.IDLE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cs.IDLE~feeder .lut_mask = 16'hFFFF;
defparam \cs.IDLE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N3
dffeas \cs.IDLE (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cs.IDLE~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cs.IDLE .is_wysiwyg = "true";
defparam \cs.IDLE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N29
dffeas \cs.RESET (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ns.RESET~0_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs.RESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cs.RESET .is_wysiwyg = "true";
defparam \cs.RESET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N4
cycloneive_lcell_comb \ns.RESET~0 (
// Equation(s):
// \ns.RESET~0_combout  = (\nrst~input_o  & (((\cs.RESET~q  & !\Equal0~10_combout )) # (!\cs.IDLE~q )))

	.dataa(\nrst~input_o ),
	.datab(\cs.IDLE~q ),
	.datac(\cs.RESET~q ),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\ns.RESET~0_combout ),
	.cout());
// synopsys translate_off
defparam \ns.RESET~0 .lut_mask = 16'h22A2;
defparam \ns.RESET~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N22
cycloneive_lcell_comb \cnt_reset[27]~83 (
// Equation(s):
// \cnt_reset[27]~83_combout  = (cnt_reset[27] & (\cnt_reset[26]~82  $ (GND))) # (!cnt_reset[27] & (!\cnt_reset[26]~82  & VCC))
// \cnt_reset[27]~84  = CARRY((cnt_reset[27] & !\cnt_reset[26]~82 ))

	.dataa(cnt_reset[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[26]~82 ),
	.combout(\cnt_reset[27]~83_combout ),
	.cout(\cnt_reset[27]~84 ));
// synopsys translate_off
defparam \cnt_reset[27]~83 .lut_mask = 16'hA50A;
defparam \cnt_reset[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N24
cycloneive_lcell_comb \cnt_reset[28]~85 (
// Equation(s):
// \cnt_reset[28]~85_combout  = (cnt_reset[28] & (!\cnt_reset[27]~84 )) # (!cnt_reset[28] & ((\cnt_reset[27]~84 ) # (GND)))
// \cnt_reset[28]~86  = CARRY((!\cnt_reset[27]~84 ) # (!cnt_reset[28]))

	.dataa(gnd),
	.datab(cnt_reset[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[27]~84 ),
	.combout(\cnt_reset[28]~85_combout ),
	.cout(\cnt_reset[28]~86 ));
// synopsys translate_off
defparam \cnt_reset[28]~85 .lut_mask = 16'h3C3F;
defparam \cnt_reset[28]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y36_N25
dffeas \cnt_reset[28] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[28]~85_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[28]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[28] .is_wysiwyg = "true";
defparam \cnt_reset[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N26
cycloneive_lcell_comb \cnt_reset[29]~87 (
// Equation(s):
// \cnt_reset[29]~87_combout  = (cnt_reset[29] & (\cnt_reset[28]~86  $ (GND))) # (!cnt_reset[29] & (!\cnt_reset[28]~86  & VCC))
// \cnt_reset[29]~88  = CARRY((cnt_reset[29] & !\cnt_reset[28]~86 ))

	.dataa(cnt_reset[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[28]~86 ),
	.combout(\cnt_reset[29]~87_combout ),
	.cout(\cnt_reset[29]~88 ));
// synopsys translate_off
defparam \cnt_reset[29]~87 .lut_mask = 16'hA50A;
defparam \cnt_reset[29]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y36_N27
dffeas \cnt_reset[29] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[29]~87_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[29]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[29] .is_wysiwyg = "true";
defparam \cnt_reset[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N28
cycloneive_lcell_comb \cnt_reset[30]~89 (
// Equation(s):
// \cnt_reset[30]~89_combout  = (cnt_reset[30] & (!\cnt_reset[29]~88 )) # (!cnt_reset[30] & ((\cnt_reset[29]~88 ) # (GND)))
// \cnt_reset[30]~90  = CARRY((!\cnt_reset[29]~88 ) # (!cnt_reset[30]))

	.dataa(gnd),
	.datab(cnt_reset[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[29]~88 ),
	.combout(\cnt_reset[30]~89_combout ),
	.cout(\cnt_reset[30]~90 ));
// synopsys translate_off
defparam \cnt_reset[30]~89 .lut_mask = 16'h3C3F;
defparam \cnt_reset[30]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y36_N29
dffeas \cnt_reset[30] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[30]~89_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[30]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[30] .is_wysiwyg = "true";
defparam \cnt_reset[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N30
cycloneive_lcell_comb \cnt_reset[31]~92 (
// Equation(s):
// \cnt_reset[31]~92_combout  = cnt_reset[31] $ (!\cnt_reset[30]~90 )

	.dataa(cnt_reset[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cnt_reset[30]~90 ),
	.combout(\cnt_reset[31]~92_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_reset[31]~92 .lut_mask = 16'hA5A5;
defparam \cnt_reset[31]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y36_N31
dffeas \cnt_reset[31] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[31]~92_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[31]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[31] .is_wysiwyg = "true";
defparam \cnt_reset[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N18
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!cnt_reset[16] & (!cnt_reset[17] & (!cnt_reset[14] & !cnt_reset[15])))

	.dataa(cnt_reset[16]),
	.datab(cnt_reset[17]),
	.datac(cnt_reset[14]),
	.datad(cnt_reset[15]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N6
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!cnt_reset[23] & (!cnt_reset[22] & (!cnt_reset[25] & !cnt_reset[24])))

	.dataa(cnt_reset[23]),
	.datab(cnt_reset[22]),
	.datac(cnt_reset[25]),
	.datad(cnt_reset[24]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0001;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N8
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!cnt_reset[13] & (!cnt_reset[12] & (!cnt_reset[11] & !cnt_reset[10])))

	.dataa(cnt_reset[13]),
	.datab(cnt_reset[12]),
	.datac(cnt_reset[11]),
	.datad(cnt_reset[10]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N12
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (!cnt_reset[19] & (!cnt_reset[18] & (!cnt_reset[20] & !cnt_reset[21])))

	.dataa(cnt_reset[19]),
	.datab(cnt_reset[18]),
	.datac(cnt_reset[20]),
	.datad(cnt_reset[21]),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h0001;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N24
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (\Equal0~3_combout  & (\Equal0~5_combout  & (\Equal0~2_combout  & \Equal0~4_combout )))

	.dataa(\Equal0~3_combout ),
	.datab(\Equal0~5_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h8000;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N24
cycloneive_lcell_comb \Equal0~11 (
// Equation(s):
// \Equal0~11_combout  = (\Equal0~7_combout  & (!cnt_reset[31] & (!cnt_reset[30] & \Equal0~6_combout )))

	.dataa(\Equal0~7_combout ),
	.datab(cnt_reset[31]),
	.datac(cnt_reset[30]),
	.datad(\Equal0~6_combout ),
	.cin(gnd),
	.combout(\Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~11 .lut_mask = 16'h0200;
defparam \Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N28
cycloneive_lcell_comb \leds_reset~1 (
// Equation(s):
// \leds_reset~1_combout  = (\ns.RESET~0_combout  & (\Equal0~11_combout  & ((!\leds_reset~0_combout ) # (!\Equal0~1_combout ))))

	.dataa(\Equal0~1_combout ),
	.datab(\leds_reset~0_combout ),
	.datac(\ns.RESET~0_combout ),
	.datad(\Equal0~11_combout ),
	.cin(gnd),
	.combout(\leds_reset~1_combout ),
	.cout());
// synopsys translate_off
defparam \leds_reset~1 .lut_mask = 16'h7000;
defparam \leds_reset~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N26
cycloneive_lcell_comb \cnt_reset[0]~91 (
// Equation(s):
// \cnt_reset[0]~91_combout  = \leds_reset~1_combout  $ (cnt_reset[0])

	.dataa(gnd),
	.datab(\leds_reset~1_combout ),
	.datac(cnt_reset[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cnt_reset[0]~91_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_reset[0]~91 .lut_mask = 16'h3C3C;
defparam \cnt_reset[0]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y40_N27
dffeas \cnt_reset[0] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[0]~91_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[0] .is_wysiwyg = "true";
defparam \cnt_reset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N2
cycloneive_lcell_comb \cnt_reset[1]~31 (
// Equation(s):
// \cnt_reset[1]~31_combout  = (cnt_reset[0] & (cnt_reset[1] $ (VCC))) # (!cnt_reset[0] & (cnt_reset[1] & VCC))
// \cnt_reset[1]~32  = CARRY((cnt_reset[0] & cnt_reset[1]))

	.dataa(cnt_reset[0]),
	.datab(cnt_reset[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cnt_reset[1]~31_combout ),
	.cout(\cnt_reset[1]~32 ));
// synopsys translate_off
defparam \cnt_reset[1]~31 .lut_mask = 16'h6688;
defparam \cnt_reset[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N3
dffeas \cnt_reset[1] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[1]~31_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[1] .is_wysiwyg = "true";
defparam \cnt_reset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N4
cycloneive_lcell_comb \cnt_reset[2]~33 (
// Equation(s):
// \cnt_reset[2]~33_combout  = (cnt_reset[2] & (!\cnt_reset[1]~32 )) # (!cnt_reset[2] & ((\cnt_reset[1]~32 ) # (GND)))
// \cnt_reset[2]~34  = CARRY((!\cnt_reset[1]~32 ) # (!cnt_reset[2]))

	.dataa(gnd),
	.datab(cnt_reset[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[1]~32 ),
	.combout(\cnt_reset[2]~33_combout ),
	.cout(\cnt_reset[2]~34 ));
// synopsys translate_off
defparam \cnt_reset[2]~33 .lut_mask = 16'h3C3F;
defparam \cnt_reset[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N5
dffeas \cnt_reset[2] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[2]~33_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[2] .is_wysiwyg = "true";
defparam \cnt_reset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N6
cycloneive_lcell_comb \cnt_reset[3]~35 (
// Equation(s):
// \cnt_reset[3]~35_combout  = (cnt_reset[3] & (\cnt_reset[2]~34  $ (GND))) # (!cnt_reset[3] & (!\cnt_reset[2]~34  & VCC))
// \cnt_reset[3]~36  = CARRY((cnt_reset[3] & !\cnt_reset[2]~34 ))

	.dataa(cnt_reset[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[2]~34 ),
	.combout(\cnt_reset[3]~35_combout ),
	.cout(\cnt_reset[3]~36 ));
// synopsys translate_off
defparam \cnt_reset[3]~35 .lut_mask = 16'hA50A;
defparam \cnt_reset[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N7
dffeas \cnt_reset[3] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[3]~35_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[3] .is_wysiwyg = "true";
defparam \cnt_reset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N8
cycloneive_lcell_comb \cnt_reset[4]~37 (
// Equation(s):
// \cnt_reset[4]~37_combout  = (cnt_reset[4] & (!\cnt_reset[3]~36 )) # (!cnt_reset[4] & ((\cnt_reset[3]~36 ) # (GND)))
// \cnt_reset[4]~38  = CARRY((!\cnt_reset[3]~36 ) # (!cnt_reset[4]))

	.dataa(gnd),
	.datab(cnt_reset[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[3]~36 ),
	.combout(\cnt_reset[4]~37_combout ),
	.cout(\cnt_reset[4]~38 ));
// synopsys translate_off
defparam \cnt_reset[4]~37 .lut_mask = 16'h3C3F;
defparam \cnt_reset[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N9
dffeas \cnt_reset[4] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[4]~37_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[4] .is_wysiwyg = "true";
defparam \cnt_reset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N10
cycloneive_lcell_comb \cnt_reset[5]~39 (
// Equation(s):
// \cnt_reset[5]~39_combout  = (cnt_reset[5] & (\cnt_reset[4]~38  $ (GND))) # (!cnt_reset[5] & (!\cnt_reset[4]~38  & VCC))
// \cnt_reset[5]~40  = CARRY((cnt_reset[5] & !\cnt_reset[4]~38 ))

	.dataa(gnd),
	.datab(cnt_reset[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[4]~38 ),
	.combout(\cnt_reset[5]~39_combout ),
	.cout(\cnt_reset[5]~40 ));
// synopsys translate_off
defparam \cnt_reset[5]~39 .lut_mask = 16'hC30C;
defparam \cnt_reset[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N11
dffeas \cnt_reset[5] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[5]~39_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[5] .is_wysiwyg = "true";
defparam \cnt_reset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N12
cycloneive_lcell_comb \cnt_reset[6]~41 (
// Equation(s):
// \cnt_reset[6]~41_combout  = (cnt_reset[6] & (!\cnt_reset[5]~40 )) # (!cnt_reset[6] & ((\cnt_reset[5]~40 ) # (GND)))
// \cnt_reset[6]~42  = CARRY((!\cnt_reset[5]~40 ) # (!cnt_reset[6]))

	.dataa(cnt_reset[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[5]~40 ),
	.combout(\cnt_reset[6]~41_combout ),
	.cout(\cnt_reset[6]~42 ));
// synopsys translate_off
defparam \cnt_reset[6]~41 .lut_mask = 16'h5A5F;
defparam \cnt_reset[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N13
dffeas \cnt_reset[6] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[6]~41_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[6] .is_wysiwyg = "true";
defparam \cnt_reset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N14
cycloneive_lcell_comb \cnt_reset[7]~43 (
// Equation(s):
// \cnt_reset[7]~43_combout  = (cnt_reset[7] & (\cnt_reset[6]~42  $ (GND))) # (!cnt_reset[7] & (!\cnt_reset[6]~42  & VCC))
// \cnt_reset[7]~44  = CARRY((cnt_reset[7] & !\cnt_reset[6]~42 ))

	.dataa(gnd),
	.datab(cnt_reset[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[6]~42 ),
	.combout(\cnt_reset[7]~43_combout ),
	.cout(\cnt_reset[7]~44 ));
// synopsys translate_off
defparam \cnt_reset[7]~43 .lut_mask = 16'hC30C;
defparam \cnt_reset[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N15
dffeas \cnt_reset[7] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[7]~43_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[7] .is_wysiwyg = "true";
defparam \cnt_reset[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N16
cycloneive_lcell_comb \cnt_reset[8]~45 (
// Equation(s):
// \cnt_reset[8]~45_combout  = (cnt_reset[8] & (!\cnt_reset[7]~44 )) # (!cnt_reset[8] & ((\cnt_reset[7]~44 ) # (GND)))
// \cnt_reset[8]~46  = CARRY((!\cnt_reset[7]~44 ) # (!cnt_reset[8]))

	.dataa(cnt_reset[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[7]~44 ),
	.combout(\cnt_reset[8]~45_combout ),
	.cout(\cnt_reset[8]~46 ));
// synopsys translate_off
defparam \cnt_reset[8]~45 .lut_mask = 16'h5A5F;
defparam \cnt_reset[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N17
dffeas \cnt_reset[8] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[8]~45_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[8] .is_wysiwyg = "true";
defparam \cnt_reset[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N18
cycloneive_lcell_comb \cnt_reset[9]~47 (
// Equation(s):
// \cnt_reset[9]~47_combout  = (cnt_reset[9] & (\cnt_reset[8]~46  $ (GND))) # (!cnt_reset[9] & (!\cnt_reset[8]~46  & VCC))
// \cnt_reset[9]~48  = CARRY((cnt_reset[9] & !\cnt_reset[8]~46 ))

	.dataa(gnd),
	.datab(cnt_reset[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[8]~46 ),
	.combout(\cnt_reset[9]~47_combout ),
	.cout(\cnt_reset[9]~48 ));
// synopsys translate_off
defparam \cnt_reset[9]~47 .lut_mask = 16'hC30C;
defparam \cnt_reset[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N19
dffeas \cnt_reset[9] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[9]~47_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[9] .is_wysiwyg = "true";
defparam \cnt_reset[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N20
cycloneive_lcell_comb \cnt_reset[10]~49 (
// Equation(s):
// \cnt_reset[10]~49_combout  = (cnt_reset[10] & (!\cnt_reset[9]~48 )) # (!cnt_reset[10] & ((\cnt_reset[9]~48 ) # (GND)))
// \cnt_reset[10]~50  = CARRY((!\cnt_reset[9]~48 ) # (!cnt_reset[10]))

	.dataa(gnd),
	.datab(cnt_reset[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[9]~48 ),
	.combout(\cnt_reset[10]~49_combout ),
	.cout(\cnt_reset[10]~50 ));
// synopsys translate_off
defparam \cnt_reset[10]~49 .lut_mask = 16'h3C3F;
defparam \cnt_reset[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N21
dffeas \cnt_reset[10] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[10]~49_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[10] .is_wysiwyg = "true";
defparam \cnt_reset[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N22
cycloneive_lcell_comb \cnt_reset[11]~51 (
// Equation(s):
// \cnt_reset[11]~51_combout  = (cnt_reset[11] & (\cnt_reset[10]~50  $ (GND))) # (!cnt_reset[11] & (!\cnt_reset[10]~50  & VCC))
// \cnt_reset[11]~52  = CARRY((cnt_reset[11] & !\cnt_reset[10]~50 ))

	.dataa(cnt_reset[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[10]~50 ),
	.combout(\cnt_reset[11]~51_combout ),
	.cout(\cnt_reset[11]~52 ));
// synopsys translate_off
defparam \cnt_reset[11]~51 .lut_mask = 16'hA50A;
defparam \cnt_reset[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N23
dffeas \cnt_reset[11] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[11]~51_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[11] .is_wysiwyg = "true";
defparam \cnt_reset[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N24
cycloneive_lcell_comb \cnt_reset[12]~53 (
// Equation(s):
// \cnt_reset[12]~53_combout  = (cnt_reset[12] & (!\cnt_reset[11]~52 )) # (!cnt_reset[12] & ((\cnt_reset[11]~52 ) # (GND)))
// \cnt_reset[12]~54  = CARRY((!\cnt_reset[11]~52 ) # (!cnt_reset[12]))

	.dataa(gnd),
	.datab(cnt_reset[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[11]~52 ),
	.combout(\cnt_reset[12]~53_combout ),
	.cout(\cnt_reset[12]~54 ));
// synopsys translate_off
defparam \cnt_reset[12]~53 .lut_mask = 16'h3C3F;
defparam \cnt_reset[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N25
dffeas \cnt_reset[12] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[12]~53_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[12] .is_wysiwyg = "true";
defparam \cnt_reset[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N26
cycloneive_lcell_comb \cnt_reset[13]~55 (
// Equation(s):
// \cnt_reset[13]~55_combout  = (cnt_reset[13] & (\cnt_reset[12]~54  $ (GND))) # (!cnt_reset[13] & (!\cnt_reset[12]~54  & VCC))
// \cnt_reset[13]~56  = CARRY((cnt_reset[13] & !\cnt_reset[12]~54 ))

	.dataa(cnt_reset[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[12]~54 ),
	.combout(\cnt_reset[13]~55_combout ),
	.cout(\cnt_reset[13]~56 ));
// synopsys translate_off
defparam \cnt_reset[13]~55 .lut_mask = 16'hA50A;
defparam \cnt_reset[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N27
dffeas \cnt_reset[13] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[13]~55_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[13] .is_wysiwyg = "true";
defparam \cnt_reset[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N28
cycloneive_lcell_comb \cnt_reset[14]~57 (
// Equation(s):
// \cnt_reset[14]~57_combout  = (cnt_reset[14] & (!\cnt_reset[13]~56 )) # (!cnt_reset[14] & ((\cnt_reset[13]~56 ) # (GND)))
// \cnt_reset[14]~58  = CARRY((!\cnt_reset[13]~56 ) # (!cnt_reset[14]))

	.dataa(gnd),
	.datab(cnt_reset[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[13]~56 ),
	.combout(\cnt_reset[14]~57_combout ),
	.cout(\cnt_reset[14]~58 ));
// synopsys translate_off
defparam \cnt_reset[14]~57 .lut_mask = 16'h3C3F;
defparam \cnt_reset[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N29
dffeas \cnt_reset[14] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[14]~57_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[14] .is_wysiwyg = "true";
defparam \cnt_reset[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N30
cycloneive_lcell_comb \cnt_reset[15]~59 (
// Equation(s):
// \cnt_reset[15]~59_combout  = (cnt_reset[15] & (\cnt_reset[14]~58  $ (GND))) # (!cnt_reset[15] & (!\cnt_reset[14]~58  & VCC))
// \cnt_reset[15]~60  = CARRY((cnt_reset[15] & !\cnt_reset[14]~58 ))

	.dataa(cnt_reset[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[14]~58 ),
	.combout(\cnt_reset[15]~59_combout ),
	.cout(\cnt_reset[15]~60 ));
// synopsys translate_off
defparam \cnt_reset[15]~59 .lut_mask = 16'hA50A;
defparam \cnt_reset[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N31
dffeas \cnt_reset[15] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[15]~59_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[15] .is_wysiwyg = "true";
defparam \cnt_reset[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N0
cycloneive_lcell_comb \cnt_reset[16]~61 (
// Equation(s):
// \cnt_reset[16]~61_combout  = (cnt_reset[16] & (!\cnt_reset[15]~60 )) # (!cnt_reset[16] & ((\cnt_reset[15]~60 ) # (GND)))
// \cnt_reset[16]~62  = CARRY((!\cnt_reset[15]~60 ) # (!cnt_reset[16]))

	.dataa(gnd),
	.datab(cnt_reset[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[15]~60 ),
	.combout(\cnt_reset[16]~61_combout ),
	.cout(\cnt_reset[16]~62 ));
// synopsys translate_off
defparam \cnt_reset[16]~61 .lut_mask = 16'h3C3F;
defparam \cnt_reset[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y36_N1
dffeas \cnt_reset[16] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[16]~61_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[16] .is_wysiwyg = "true";
defparam \cnt_reset[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N2
cycloneive_lcell_comb \cnt_reset[17]~63 (
// Equation(s):
// \cnt_reset[17]~63_combout  = (cnt_reset[17] & (\cnt_reset[16]~62  $ (GND))) # (!cnt_reset[17] & (!\cnt_reset[16]~62  & VCC))
// \cnt_reset[17]~64  = CARRY((cnt_reset[17] & !\cnt_reset[16]~62 ))

	.dataa(gnd),
	.datab(cnt_reset[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[16]~62 ),
	.combout(\cnt_reset[17]~63_combout ),
	.cout(\cnt_reset[17]~64 ));
// synopsys translate_off
defparam \cnt_reset[17]~63 .lut_mask = 16'hC30C;
defparam \cnt_reset[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y36_N3
dffeas \cnt_reset[17] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[17]~63_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[17] .is_wysiwyg = "true";
defparam \cnt_reset[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N4
cycloneive_lcell_comb \cnt_reset[18]~65 (
// Equation(s):
// \cnt_reset[18]~65_combout  = (cnt_reset[18] & (!\cnt_reset[17]~64 )) # (!cnt_reset[18] & ((\cnt_reset[17]~64 ) # (GND)))
// \cnt_reset[18]~66  = CARRY((!\cnt_reset[17]~64 ) # (!cnt_reset[18]))

	.dataa(gnd),
	.datab(cnt_reset[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[17]~64 ),
	.combout(\cnt_reset[18]~65_combout ),
	.cout(\cnt_reset[18]~66 ));
// synopsys translate_off
defparam \cnt_reset[18]~65 .lut_mask = 16'h3C3F;
defparam \cnt_reset[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y36_N5
dffeas \cnt_reset[18] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[18]~65_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[18] .is_wysiwyg = "true";
defparam \cnt_reset[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N6
cycloneive_lcell_comb \cnt_reset[19]~67 (
// Equation(s):
// \cnt_reset[19]~67_combout  = (cnt_reset[19] & (\cnt_reset[18]~66  $ (GND))) # (!cnt_reset[19] & (!\cnt_reset[18]~66  & VCC))
// \cnt_reset[19]~68  = CARRY((cnt_reset[19] & !\cnt_reset[18]~66 ))

	.dataa(cnt_reset[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[18]~66 ),
	.combout(\cnt_reset[19]~67_combout ),
	.cout(\cnt_reset[19]~68 ));
// synopsys translate_off
defparam \cnt_reset[19]~67 .lut_mask = 16'hA50A;
defparam \cnt_reset[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y36_N7
dffeas \cnt_reset[19] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[19]~67_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[19] .is_wysiwyg = "true";
defparam \cnt_reset[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N8
cycloneive_lcell_comb \cnt_reset[20]~69 (
// Equation(s):
// \cnt_reset[20]~69_combout  = (cnt_reset[20] & (!\cnt_reset[19]~68 )) # (!cnt_reset[20] & ((\cnt_reset[19]~68 ) # (GND)))
// \cnt_reset[20]~70  = CARRY((!\cnt_reset[19]~68 ) # (!cnt_reset[20]))

	.dataa(gnd),
	.datab(cnt_reset[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[19]~68 ),
	.combout(\cnt_reset[20]~69_combout ),
	.cout(\cnt_reset[20]~70 ));
// synopsys translate_off
defparam \cnt_reset[20]~69 .lut_mask = 16'h3C3F;
defparam \cnt_reset[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y36_N9
dffeas \cnt_reset[20] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[20]~69_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[20] .is_wysiwyg = "true";
defparam \cnt_reset[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N10
cycloneive_lcell_comb \cnt_reset[21]~71 (
// Equation(s):
// \cnt_reset[21]~71_combout  = (cnt_reset[21] & (\cnt_reset[20]~70  $ (GND))) # (!cnt_reset[21] & (!\cnt_reset[20]~70  & VCC))
// \cnt_reset[21]~72  = CARRY((cnt_reset[21] & !\cnt_reset[20]~70 ))

	.dataa(cnt_reset[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[20]~70 ),
	.combout(\cnt_reset[21]~71_combout ),
	.cout(\cnt_reset[21]~72 ));
// synopsys translate_off
defparam \cnt_reset[21]~71 .lut_mask = 16'hA50A;
defparam \cnt_reset[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y36_N11
dffeas \cnt_reset[21] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[21]~71_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[21] .is_wysiwyg = "true";
defparam \cnt_reset[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N12
cycloneive_lcell_comb \cnt_reset[22]~73 (
// Equation(s):
// \cnt_reset[22]~73_combout  = (cnt_reset[22] & (!\cnt_reset[21]~72 )) # (!cnt_reset[22] & ((\cnt_reset[21]~72 ) # (GND)))
// \cnt_reset[22]~74  = CARRY((!\cnt_reset[21]~72 ) # (!cnt_reset[22]))

	.dataa(cnt_reset[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[21]~72 ),
	.combout(\cnt_reset[22]~73_combout ),
	.cout(\cnt_reset[22]~74 ));
// synopsys translate_off
defparam \cnt_reset[22]~73 .lut_mask = 16'h5A5F;
defparam \cnt_reset[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y36_N13
dffeas \cnt_reset[22] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[22]~73_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[22] .is_wysiwyg = "true";
defparam \cnt_reset[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N14
cycloneive_lcell_comb \cnt_reset[23]~75 (
// Equation(s):
// \cnt_reset[23]~75_combout  = (cnt_reset[23] & (\cnt_reset[22]~74  $ (GND))) # (!cnt_reset[23] & (!\cnt_reset[22]~74  & VCC))
// \cnt_reset[23]~76  = CARRY((cnt_reset[23] & !\cnt_reset[22]~74 ))

	.dataa(gnd),
	.datab(cnt_reset[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[22]~74 ),
	.combout(\cnt_reset[23]~75_combout ),
	.cout(\cnt_reset[23]~76 ));
// synopsys translate_off
defparam \cnt_reset[23]~75 .lut_mask = 16'hC30C;
defparam \cnt_reset[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y36_N15
dffeas \cnt_reset[23] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[23]~75_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[23] .is_wysiwyg = "true";
defparam \cnt_reset[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N16
cycloneive_lcell_comb \cnt_reset[24]~77 (
// Equation(s):
// \cnt_reset[24]~77_combout  = (cnt_reset[24] & (!\cnt_reset[23]~76 )) # (!cnt_reset[24] & ((\cnt_reset[23]~76 ) # (GND)))
// \cnt_reset[24]~78  = CARRY((!\cnt_reset[23]~76 ) # (!cnt_reset[24]))

	.dataa(gnd),
	.datab(cnt_reset[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[23]~76 ),
	.combout(\cnt_reset[24]~77_combout ),
	.cout(\cnt_reset[24]~78 ));
// synopsys translate_off
defparam \cnt_reset[24]~77 .lut_mask = 16'h3C3F;
defparam \cnt_reset[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y36_N17
dffeas \cnt_reset[24] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[24]~77_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[24] .is_wysiwyg = "true";
defparam \cnt_reset[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N18
cycloneive_lcell_comb \cnt_reset[25]~79 (
// Equation(s):
// \cnt_reset[25]~79_combout  = (cnt_reset[25] & (\cnt_reset[24]~78  $ (GND))) # (!cnt_reset[25] & (!\cnt_reset[24]~78  & VCC))
// \cnt_reset[25]~80  = CARRY((cnt_reset[25] & !\cnt_reset[24]~78 ))

	.dataa(gnd),
	.datab(cnt_reset[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[24]~78 ),
	.combout(\cnt_reset[25]~79_combout ),
	.cout(\cnt_reset[25]~80 ));
// synopsys translate_off
defparam \cnt_reset[25]~79 .lut_mask = 16'hC30C;
defparam \cnt_reset[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y36_N19
dffeas \cnt_reset[25] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[25]~79_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[25] .is_wysiwyg = "true";
defparam \cnt_reset[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N20
cycloneive_lcell_comb \cnt_reset[26]~81 (
// Equation(s):
// \cnt_reset[26]~81_combout  = (cnt_reset[26] & (!\cnt_reset[25]~80 )) # (!cnt_reset[26] & ((\cnt_reset[25]~80 ) # (GND)))
// \cnt_reset[26]~82  = CARRY((!\cnt_reset[25]~80 ) # (!cnt_reset[26]))

	.dataa(gnd),
	.datab(cnt_reset[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[25]~80 ),
	.combout(\cnt_reset[26]~81_combout ),
	.cout(\cnt_reset[26]~82 ));
// synopsys translate_off
defparam \cnt_reset[26]~81 .lut_mask = 16'h3C3F;
defparam \cnt_reset[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y36_N21
dffeas \cnt_reset[26] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[26]~81_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[26]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[26] .is_wysiwyg = "true";
defparam \cnt_reset[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N23
dffeas \cnt_reset[27] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[27]~83_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[27]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[27] .is_wysiwyg = "true";
defparam \cnt_reset[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N24
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (!cnt_reset[27] & (!cnt_reset[26] & (!cnt_reset[29] & !cnt_reset[28])))

	.dataa(cnt_reset[27]),
	.datab(cnt_reset[26]),
	.datac(cnt_reset[29]),
	.datad(cnt_reset[28]),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h0001;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N20
cycloneive_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (!cnt_reset[31] & (!cnt_reset[1] & (cnt_reset[3] & !cnt_reset[2])))

	.dataa(cnt_reset[31]),
	.datab(cnt_reset[1]),
	.datac(cnt_reset[3]),
	.datad(cnt_reset[2]),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h0010;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N12
cycloneive_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (!cnt_reset[0] & (!cnt_reset[30] & (!cnt_reset[4] & \Equal0~8_combout )))

	.dataa(cnt_reset[0]),
	.datab(cnt_reset[30]),
	.datac(cnt_reset[4]),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h0100;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N16
cycloneive_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~7_combout  & (\Equal0~6_combout  & (\Equal0~1_combout  & \Equal0~9_combout )))

	.dataa(\Equal0~7_combout ),
	.datab(\Equal0~6_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'h8000;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N16
cycloneive_lcell_comb \cnt_ena[24]~78 (
// Equation(s):
// \cnt_ena[24]~78_combout  = (cnt_ena[24] & (!\cnt_ena[23]~77 )) # (!cnt_ena[24] & ((\cnt_ena[23]~77 ) # (GND)))
// \cnt_ena[24]~79  = CARRY((!\cnt_ena[23]~77 ) # (!cnt_ena[24]))

	.dataa(gnd),
	.datab(cnt_ena[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[23]~77 ),
	.combout(\cnt_ena[24]~78_combout ),
	.cout(\cnt_ena[24]~79 ));
// synopsys translate_off
defparam \cnt_ena[24]~78 .lut_mask = 16'h3C3F;
defparam \cnt_ena[24]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N18
cycloneive_lcell_comb \cnt_ena[25]~80 (
// Equation(s):
// \cnt_ena[25]~80_combout  = (cnt_ena[25] & (\cnt_ena[24]~79  $ (GND))) # (!cnt_ena[25] & (!\cnt_ena[24]~79  & VCC))
// \cnt_ena[25]~81  = CARRY((cnt_ena[25] & !\cnt_ena[24]~79 ))

	.dataa(gnd),
	.datab(cnt_ena[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[24]~79 ),
	.combout(\cnt_ena[25]~80_combout ),
	.cout(\cnt_ena[25]~81 ));
// synopsys translate_off
defparam \cnt_ena[25]~80 .lut_mask = 16'hC30C;
defparam \cnt_ena[25]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N0
cycloneive_lcell_comb \cnt_ena[31]~31 (
// Equation(s):
// \cnt_ena[31]~31_combout  = (\Equal6~1_combout  & (\Equal6~0_combout  & \cnt_ena_period[0]~0_combout ))

	.dataa(\Equal6~1_combout ),
	.datab(gnd),
	.datac(\Equal6~0_combout ),
	.datad(\cnt_ena_period[0]~0_combout ),
	.cin(gnd),
	.combout(\cnt_ena[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_ena[31]~31 .lut_mask = 16'hA000;
defparam \cnt_ena[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N19
dffeas \cnt_ena[25] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[25]~80_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[25] .is_wysiwyg = "true";
defparam \cnt_ena[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N20
cycloneive_lcell_comb \cnt_ena[26]~82 (
// Equation(s):
// \cnt_ena[26]~82_combout  = (cnt_ena[26] & (!\cnt_ena[25]~81 )) # (!cnt_ena[26] & ((\cnt_ena[25]~81 ) # (GND)))
// \cnt_ena[26]~83  = CARRY((!\cnt_ena[25]~81 ) # (!cnt_ena[26]))

	.dataa(gnd),
	.datab(cnt_ena[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[25]~81 ),
	.combout(\cnt_ena[26]~82_combout ),
	.cout(\cnt_ena[26]~83 ));
// synopsys translate_off
defparam \cnt_ena[26]~82 .lut_mask = 16'h3C3F;
defparam \cnt_ena[26]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y38_N21
dffeas \cnt_ena[26] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[26]~82_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[26]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[26] .is_wysiwyg = "true";
defparam \cnt_ena[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N22
cycloneive_lcell_comb \cnt_ena[27]~84 (
// Equation(s):
// \cnt_ena[27]~84_combout  = (cnt_ena[27] & (\cnt_ena[26]~83  $ (GND))) # (!cnt_ena[27] & (!\cnt_ena[26]~83  & VCC))
// \cnt_ena[27]~85  = CARRY((cnt_ena[27] & !\cnt_ena[26]~83 ))

	.dataa(cnt_ena[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[26]~83 ),
	.combout(\cnt_ena[27]~84_combout ),
	.cout(\cnt_ena[27]~85 ));
// synopsys translate_off
defparam \cnt_ena[27]~84 .lut_mask = 16'hA50A;
defparam \cnt_ena[27]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y38_N23
dffeas \cnt_ena[27] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[27]~84_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[27]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[27] .is_wysiwyg = "true";
defparam \cnt_ena[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N24
cycloneive_lcell_comb \cnt_ena[28]~86 (
// Equation(s):
// \cnt_ena[28]~86_combout  = (cnt_ena[28] & (!\cnt_ena[27]~85 )) # (!cnt_ena[28] & ((\cnt_ena[27]~85 ) # (GND)))
// \cnt_ena[28]~87  = CARRY((!\cnt_ena[27]~85 ) # (!cnt_ena[28]))

	.dataa(gnd),
	.datab(cnt_ena[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[27]~85 ),
	.combout(\cnt_ena[28]~86_combout ),
	.cout(\cnt_ena[28]~87 ));
// synopsys translate_off
defparam \cnt_ena[28]~86 .lut_mask = 16'h3C3F;
defparam \cnt_ena[28]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y38_N25
dffeas \cnt_ena[28] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[28]~86_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[28]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[28] .is_wysiwyg = "true";
defparam \cnt_ena[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N26
cycloneive_lcell_comb \cnt_ena[29]~88 (
// Equation(s):
// \cnt_ena[29]~88_combout  = (cnt_ena[29] & (\cnt_ena[28]~87  $ (GND))) # (!cnt_ena[29] & (!\cnt_ena[28]~87  & VCC))
// \cnt_ena[29]~89  = CARRY((cnt_ena[29] & !\cnt_ena[28]~87 ))

	.dataa(cnt_ena[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[28]~87 ),
	.combout(\cnt_ena[29]~88_combout ),
	.cout(\cnt_ena[29]~89 ));
// synopsys translate_off
defparam \cnt_ena[29]~88 .lut_mask = 16'hA50A;
defparam \cnt_ena[29]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y38_N27
dffeas \cnt_ena[29] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[29]~88_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[29]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[29] .is_wysiwyg = "true";
defparam \cnt_ena[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N28
cycloneive_lcell_comb \cnt_ena[30]~90 (
// Equation(s):
// \cnt_ena[30]~90_combout  = (cnt_ena[30] & (!\cnt_ena[29]~89 )) # (!cnt_ena[30] & ((\cnt_ena[29]~89 ) # (GND)))
// \cnt_ena[30]~91  = CARRY((!\cnt_ena[29]~89 ) # (!cnt_ena[30]))

	.dataa(gnd),
	.datab(cnt_ena[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[29]~89 ),
	.combout(\cnt_ena[30]~90_combout ),
	.cout(\cnt_ena[30]~91 ));
// synopsys translate_off
defparam \cnt_ena[30]~90 .lut_mask = 16'h3C3F;
defparam \cnt_ena[30]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y38_N29
dffeas \cnt_ena[30] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[30]~90_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[30]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[30] .is_wysiwyg = "true";
defparam \cnt_ena[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N30
cycloneive_lcell_comb \cnt_ena[31]~92 (
// Equation(s):
// \cnt_ena[31]~92_combout  = cnt_ena[31] $ (!\cnt_ena[30]~91 )

	.dataa(cnt_ena[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cnt_ena[30]~91 ),
	.combout(\cnt_ena[31]~92_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_ena[31]~92 .lut_mask = 16'hA5A5;
defparam \cnt_ena[31]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y38_N31
dffeas \cnt_ena[31] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[31]~92_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[31]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[31] .is_wysiwyg = "true";
defparam \cnt_ena[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N22
cycloneive_lcell_comb \always1~10 (
// Equation(s):
// \always1~10_combout  = (!cnt_ena[31] & (!cnt_ena[30] & (!cnt_ena[28] & !cnt_ena[29])))

	.dataa(cnt_ena[31]),
	.datab(cnt_ena[30]),
	.datac(cnt_ena[28]),
	.datad(cnt_ena[29]),
	.cin(gnd),
	.combout(\always1~10_combout ),
	.cout());
// synopsys translate_off
defparam \always1~10 .lut_mask = 16'h0001;
defparam \always1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N4
cycloneive_lcell_comb \always1~9 (
// Equation(s):
// \always1~9_combout  = (!cnt_ena[21] & (!cnt_ena[20] & (!cnt_ena[23] & !cnt_ena[22])))

	.dataa(cnt_ena[21]),
	.datab(cnt_ena[20]),
	.datac(cnt_ena[23]),
	.datad(cnt_ena[22]),
	.cin(gnd),
	.combout(\always1~9_combout ),
	.cout());
// synopsys translate_off
defparam \always1~9 .lut_mask = 16'h0001;
defparam \always1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N26
cycloneive_lcell_comb \always1~11 (
// Equation(s):
// \always1~11_combout  = (!cnt_received[21] & (!cnt_received[19] & (!cnt_received[18] & !cnt_received[20])))

	.dataa(cnt_received[21]),
	.datab(cnt_received[19]),
	.datac(cnt_received[18]),
	.datad(cnt_received[20]),
	.cin(gnd),
	.combout(\always1~11_combout ),
	.cout());
// synopsys translate_off
defparam \always1~11 .lut_mask = 16'h0001;
defparam \always1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N10
cycloneive_lcell_comb \always1~12 (
// Equation(s):
// \always1~12_combout  = (!cnt_received[24] & (!cnt_received[23] & (!cnt_received[25] & !cnt_received[22])))

	.dataa(cnt_received[24]),
	.datab(cnt_received[23]),
	.datac(cnt_received[25]),
	.datad(cnt_received[22]),
	.cin(gnd),
	.combout(\always1~12_combout ),
	.cout());
// synopsys translate_off
defparam \always1~12 .lut_mask = 16'h0001;
defparam \always1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N10
cycloneive_lcell_comb \always1~22 (
// Equation(s):
// \always1~22_combout  = (\always1~8_combout  & (\always1~11_combout  & \always1~12_combout ))

	.dataa(\always1~8_combout ),
	.datab(\always1~11_combout ),
	.datac(gnd),
	.datad(\always1~12_combout ),
	.cin(gnd),
	.combout(\always1~22_combout ),
	.cout());
// synopsys translate_off
defparam \always1~22 .lut_mask = 16'h8800;
defparam \always1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N22
cycloneive_io_ibuf \adc_ack_sub~input (
	.i(adc_ack_sub),
	.ibar(gnd),
	.o(\adc_ack_sub~input_o ));
// synopsys translate_off
defparam \adc_ack_sub~input .bus_hold = "false";
defparam \adc_ack_sub~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N22
cycloneive_io_ibuf \adc_ack~input (
	.i(adc_ack),
	.ibar(gnd),
	.o(\adc_ack~input_o ));
// synopsys translate_off
defparam \adc_ack~input .bus_hold = "false";
defparam \adc_ack~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N28
cycloneive_lcell_comb ack_unit(
// Equation(s):
// \ack_unit~combout  = (\adc_ack_sub~input_o ) # (\adc_ack~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_ack_sub~input_o ),
	.datad(\adc_ack~input_o ),
	.cin(gnd),
	.combout(\ack_unit~combout ),
	.cout());
// synopsys translate_off
defparam ack_unit.lut_mask = 16'hFFF0;
defparam ack_unit.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N29
dffeas ack_unit_delay(
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\ack_unit~combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ack_unit_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam ack_unit_delay.is_wysiwyg = "true";
defparam ack_unit_delay.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N22
cycloneive_lcell_comb \cnt_received[0]~31 (
// Equation(s):
// \cnt_received[0]~31_combout  = (\always1~22_combout  & (!\ack_unit_delay~q  & (!cnt_received[17] & \ack_unit~combout )))

	.dataa(\always1~22_combout ),
	.datab(\ack_unit_delay~q ),
	.datac(cnt_received[17]),
	.datad(\ack_unit~combout ),
	.cin(gnd),
	.combout(\cnt_received[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_received[0]~31 .lut_mask = 16'h0200;
defparam \cnt_received[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N26
cycloneive_lcell_comb \cnt_received[0]~32 (
// Equation(s):
// \cnt_received[0]~32_combout  = cnt_received[0] $ (((\nrst~input_o  & (\Selector0~0_combout  & \cnt_received[0]~31_combout ))))

	.dataa(\nrst~input_o ),
	.datab(\Selector0~0_combout ),
	.datac(cnt_received[0]),
	.datad(\cnt_received[0]~31_combout ),
	.cin(gnd),
	.combout(\cnt_received[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_received[0]~32 .lut_mask = 16'h78F0;
defparam \cnt_received[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N27
dffeas \cnt_received[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[0]~32_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[0] .is_wysiwyg = "true";
defparam \cnt_received[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N2
cycloneive_lcell_comb \cnt_received[1]~33 (
// Equation(s):
// \cnt_received[1]~33_combout  = (cnt_received[0] & (cnt_received[1] $ (VCC))) # (!cnt_received[0] & (cnt_received[1] & VCC))
// \cnt_received[1]~34  = CARRY((cnt_received[0] & cnt_received[1]))

	.dataa(cnt_received[0]),
	.datab(cnt_received[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cnt_received[1]~33_combout ),
	.cout(\cnt_received[1]~34 ));
// synopsys translate_off
defparam \cnt_received[1]~33 .lut_mask = 16'h6688;
defparam \cnt_received[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N8
cycloneive_lcell_comb \cnt_received[0]~35 (
// Equation(s):
// \cnt_received[0]~35_combout  = (\nrst~input_o  & (\Selector0~0_combout  & \cnt_received[0]~31_combout ))

	.dataa(\nrst~input_o ),
	.datab(\Selector0~0_combout ),
	.datac(\cnt_received[0]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cnt_received[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_received[0]~35 .lut_mask = 16'h8080;
defparam \cnt_received[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N3
dffeas \cnt_received[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[1]~33_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[1] .is_wysiwyg = "true";
defparam \cnt_received[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N4
cycloneive_lcell_comb \cnt_received[2]~36 (
// Equation(s):
// \cnt_received[2]~36_combout  = (cnt_received[2] & (!\cnt_received[1]~34 )) # (!cnt_received[2] & ((\cnt_received[1]~34 ) # (GND)))
// \cnt_received[2]~37  = CARRY((!\cnt_received[1]~34 ) # (!cnt_received[2]))

	.dataa(gnd),
	.datab(cnt_received[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[1]~34 ),
	.combout(\cnt_received[2]~36_combout ),
	.cout(\cnt_received[2]~37 ));
// synopsys translate_off
defparam \cnt_received[2]~36 .lut_mask = 16'h3C3F;
defparam \cnt_received[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y40_N5
dffeas \cnt_received[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[2]~36_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[2] .is_wysiwyg = "true";
defparam \cnt_received[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N6
cycloneive_lcell_comb \cnt_received[3]~38 (
// Equation(s):
// \cnt_received[3]~38_combout  = (cnt_received[3] & (\cnt_received[2]~37  $ (GND))) # (!cnt_received[3] & (!\cnt_received[2]~37  & VCC))
// \cnt_received[3]~39  = CARRY((cnt_received[3] & !\cnt_received[2]~37 ))

	.dataa(cnt_received[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[2]~37 ),
	.combout(\cnt_received[3]~38_combout ),
	.cout(\cnt_received[3]~39 ));
// synopsys translate_off
defparam \cnt_received[3]~38 .lut_mask = 16'hA50A;
defparam \cnt_received[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y40_N7
dffeas \cnt_received[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[3]~38_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[3] .is_wysiwyg = "true";
defparam \cnt_received[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N8
cycloneive_lcell_comb \cnt_received[4]~40 (
// Equation(s):
// \cnt_received[4]~40_combout  = (cnt_received[4] & (!\cnt_received[3]~39 )) # (!cnt_received[4] & ((\cnt_received[3]~39 ) # (GND)))
// \cnt_received[4]~41  = CARRY((!\cnt_received[3]~39 ) # (!cnt_received[4]))

	.dataa(gnd),
	.datab(cnt_received[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[3]~39 ),
	.combout(\cnt_received[4]~40_combout ),
	.cout(\cnt_received[4]~41 ));
// synopsys translate_off
defparam \cnt_received[4]~40 .lut_mask = 16'h3C3F;
defparam \cnt_received[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y40_N9
dffeas \cnt_received[4] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[4]~40_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[4] .is_wysiwyg = "true";
defparam \cnt_received[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N10
cycloneive_lcell_comb \cnt_received[5]~42 (
// Equation(s):
// \cnt_received[5]~42_combout  = (cnt_received[5] & (\cnt_received[4]~41  $ (GND))) # (!cnt_received[5] & (!\cnt_received[4]~41  & VCC))
// \cnt_received[5]~43  = CARRY((cnt_received[5] & !\cnt_received[4]~41 ))

	.dataa(cnt_received[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[4]~41 ),
	.combout(\cnt_received[5]~42_combout ),
	.cout(\cnt_received[5]~43 ));
// synopsys translate_off
defparam \cnt_received[5]~42 .lut_mask = 16'hA50A;
defparam \cnt_received[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y40_N11
dffeas \cnt_received[5] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[5]~42_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[5] .is_wysiwyg = "true";
defparam \cnt_received[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N12
cycloneive_lcell_comb \cnt_received[6]~44 (
// Equation(s):
// \cnt_received[6]~44_combout  = (cnt_received[6] & (!\cnt_received[5]~43 )) # (!cnt_received[6] & ((\cnt_received[5]~43 ) # (GND)))
// \cnt_received[6]~45  = CARRY((!\cnt_received[5]~43 ) # (!cnt_received[6]))

	.dataa(cnt_received[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[5]~43 ),
	.combout(\cnt_received[6]~44_combout ),
	.cout(\cnt_received[6]~45 ));
// synopsys translate_off
defparam \cnt_received[6]~44 .lut_mask = 16'h5A5F;
defparam \cnt_received[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y40_N13
dffeas \cnt_received[6] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[6]~44_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[6] .is_wysiwyg = "true";
defparam \cnt_received[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N14
cycloneive_lcell_comb \cnt_received[7]~46 (
// Equation(s):
// \cnt_received[7]~46_combout  = (cnt_received[7] & (\cnt_received[6]~45  $ (GND))) # (!cnt_received[7] & (!\cnt_received[6]~45  & VCC))
// \cnt_received[7]~47  = CARRY((cnt_received[7] & !\cnt_received[6]~45 ))

	.dataa(gnd),
	.datab(cnt_received[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[6]~45 ),
	.combout(\cnt_received[7]~46_combout ),
	.cout(\cnt_received[7]~47 ));
// synopsys translate_off
defparam \cnt_received[7]~46 .lut_mask = 16'hC30C;
defparam \cnt_received[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y40_N15
dffeas \cnt_received[7] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[7]~46_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[7] .is_wysiwyg = "true";
defparam \cnt_received[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N16
cycloneive_lcell_comb \cnt_received[8]~48 (
// Equation(s):
// \cnt_received[8]~48_combout  = (cnt_received[8] & (!\cnt_received[7]~47 )) # (!cnt_received[8] & ((\cnt_received[7]~47 ) # (GND)))
// \cnt_received[8]~49  = CARRY((!\cnt_received[7]~47 ) # (!cnt_received[8]))

	.dataa(gnd),
	.datab(cnt_received[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[7]~47 ),
	.combout(\cnt_received[8]~48_combout ),
	.cout(\cnt_received[8]~49 ));
// synopsys translate_off
defparam \cnt_received[8]~48 .lut_mask = 16'h3C3F;
defparam \cnt_received[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y40_N17
dffeas \cnt_received[8] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[8]~48_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[8] .is_wysiwyg = "true";
defparam \cnt_received[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N18
cycloneive_lcell_comb \cnt_received[9]~50 (
// Equation(s):
// \cnt_received[9]~50_combout  = (cnt_received[9] & (\cnt_received[8]~49  $ (GND))) # (!cnt_received[9] & (!\cnt_received[8]~49  & VCC))
// \cnt_received[9]~51  = CARRY((cnt_received[9] & !\cnt_received[8]~49 ))

	.dataa(gnd),
	.datab(cnt_received[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[8]~49 ),
	.combout(\cnt_received[9]~50_combout ),
	.cout(\cnt_received[9]~51 ));
// synopsys translate_off
defparam \cnt_received[9]~50 .lut_mask = 16'hC30C;
defparam \cnt_received[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y40_N19
dffeas \cnt_received[9] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[9]~50_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[9] .is_wysiwyg = "true";
defparam \cnt_received[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N20
cycloneive_lcell_comb \cnt_received[10]~52 (
// Equation(s):
// \cnt_received[10]~52_combout  = (cnt_received[10] & (!\cnt_received[9]~51 )) # (!cnt_received[10] & ((\cnt_received[9]~51 ) # (GND)))
// \cnt_received[10]~53  = CARRY((!\cnt_received[9]~51 ) # (!cnt_received[10]))

	.dataa(gnd),
	.datab(cnt_received[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[9]~51 ),
	.combout(\cnt_received[10]~52_combout ),
	.cout(\cnt_received[10]~53 ));
// synopsys translate_off
defparam \cnt_received[10]~52 .lut_mask = 16'h3C3F;
defparam \cnt_received[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y40_N21
dffeas \cnt_received[10] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[10]~52_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[10] .is_wysiwyg = "true";
defparam \cnt_received[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N22
cycloneive_lcell_comb \cnt_received[11]~54 (
// Equation(s):
// \cnt_received[11]~54_combout  = (cnt_received[11] & (\cnt_received[10]~53  $ (GND))) # (!cnt_received[11] & (!\cnt_received[10]~53  & VCC))
// \cnt_received[11]~55  = CARRY((cnt_received[11] & !\cnt_received[10]~53 ))

	.dataa(cnt_received[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[10]~53 ),
	.combout(\cnt_received[11]~54_combout ),
	.cout(\cnt_received[11]~55 ));
// synopsys translate_off
defparam \cnt_received[11]~54 .lut_mask = 16'hA50A;
defparam \cnt_received[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y40_N23
dffeas \cnt_received[11] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[11]~54_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[11] .is_wysiwyg = "true";
defparam \cnt_received[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N24
cycloneive_lcell_comb \cnt_received[12]~56 (
// Equation(s):
// \cnt_received[12]~56_combout  = (cnt_received[12] & (!\cnt_received[11]~55 )) # (!cnt_received[12] & ((\cnt_received[11]~55 ) # (GND)))
// \cnt_received[12]~57  = CARRY((!\cnt_received[11]~55 ) # (!cnt_received[12]))

	.dataa(gnd),
	.datab(cnt_received[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[11]~55 ),
	.combout(\cnt_received[12]~56_combout ),
	.cout(\cnt_received[12]~57 ));
// synopsys translate_off
defparam \cnt_received[12]~56 .lut_mask = 16'h3C3F;
defparam \cnt_received[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y40_N25
dffeas \cnt_received[12] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[12]~56_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[12] .is_wysiwyg = "true";
defparam \cnt_received[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N26
cycloneive_lcell_comb \cnt_received[13]~58 (
// Equation(s):
// \cnt_received[13]~58_combout  = (cnt_received[13] & (\cnt_received[12]~57  $ (GND))) # (!cnt_received[13] & (!\cnt_received[12]~57  & VCC))
// \cnt_received[13]~59  = CARRY((cnt_received[13] & !\cnt_received[12]~57 ))

	.dataa(cnt_received[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[12]~57 ),
	.combout(\cnt_received[13]~58_combout ),
	.cout(\cnt_received[13]~59 ));
// synopsys translate_off
defparam \cnt_received[13]~58 .lut_mask = 16'hA50A;
defparam \cnt_received[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y40_N27
dffeas \cnt_received[13] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[13]~58_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[13] .is_wysiwyg = "true";
defparam \cnt_received[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N28
cycloneive_lcell_comb \cnt_received[14]~60 (
// Equation(s):
// \cnt_received[14]~60_combout  = (cnt_received[14] & (!\cnt_received[13]~59 )) # (!cnt_received[14] & ((\cnt_received[13]~59 ) # (GND)))
// \cnt_received[14]~61  = CARRY((!\cnt_received[13]~59 ) # (!cnt_received[14]))

	.dataa(gnd),
	.datab(cnt_received[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[13]~59 ),
	.combout(\cnt_received[14]~60_combout ),
	.cout(\cnt_received[14]~61 ));
// synopsys translate_off
defparam \cnt_received[14]~60 .lut_mask = 16'h3C3F;
defparam \cnt_received[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y40_N29
dffeas \cnt_received[14] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[14]~60_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[14] .is_wysiwyg = "true";
defparam \cnt_received[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N30
cycloneive_lcell_comb \cnt_received[15]~62 (
// Equation(s):
// \cnt_received[15]~62_combout  = (cnt_received[15] & (\cnt_received[14]~61  $ (GND))) # (!cnt_received[15] & (!\cnt_received[14]~61  & VCC))
// \cnt_received[15]~63  = CARRY((cnt_received[15] & !\cnt_received[14]~61 ))

	.dataa(cnt_received[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[14]~61 ),
	.combout(\cnt_received[15]~62_combout ),
	.cout(\cnt_received[15]~63 ));
// synopsys translate_off
defparam \cnt_received[15]~62 .lut_mask = 16'hA50A;
defparam \cnt_received[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y40_N31
dffeas \cnt_received[15] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[15]~62_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[15] .is_wysiwyg = "true";
defparam \cnt_received[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N0
cycloneive_lcell_comb \cnt_received[16]~64 (
// Equation(s):
// \cnt_received[16]~64_combout  = (cnt_received[16] & (!\cnt_received[15]~63 )) # (!cnt_received[16] & ((\cnt_received[15]~63 ) # (GND)))
// \cnt_received[16]~65  = CARRY((!\cnt_received[15]~63 ) # (!cnt_received[16]))

	.dataa(gnd),
	.datab(cnt_received[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[15]~63 ),
	.combout(\cnt_received[16]~64_combout ),
	.cout(\cnt_received[16]~65 ));
// synopsys translate_off
defparam \cnt_received[16]~64 .lut_mask = 16'h3C3F;
defparam \cnt_received[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y39_N1
dffeas \cnt_received[16] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[16]~64_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[16] .is_wysiwyg = "true";
defparam \cnt_received[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N2
cycloneive_lcell_comb \cnt_received[17]~66 (
// Equation(s):
// \cnt_received[17]~66_combout  = (cnt_received[17] & (\cnt_received[16]~65  $ (GND))) # (!cnt_received[17] & (!\cnt_received[16]~65  & VCC))
// \cnt_received[17]~67  = CARRY((cnt_received[17] & !\cnt_received[16]~65 ))

	.dataa(gnd),
	.datab(cnt_received[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[16]~65 ),
	.combout(\cnt_received[17]~66_combout ),
	.cout(\cnt_received[17]~67 ));
// synopsys translate_off
defparam \cnt_received[17]~66 .lut_mask = 16'hC30C;
defparam \cnt_received[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y39_N3
dffeas \cnt_received[17] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[17]~66_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[17] .is_wysiwyg = "true";
defparam \cnt_received[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N4
cycloneive_lcell_comb \cnt_received[18]~68 (
// Equation(s):
// \cnt_received[18]~68_combout  = (cnt_received[18] & (!\cnt_received[17]~67 )) # (!cnt_received[18] & ((\cnt_received[17]~67 ) # (GND)))
// \cnt_received[18]~69  = CARRY((!\cnt_received[17]~67 ) # (!cnt_received[18]))

	.dataa(gnd),
	.datab(cnt_received[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[17]~67 ),
	.combout(\cnt_received[18]~68_combout ),
	.cout(\cnt_received[18]~69 ));
// synopsys translate_off
defparam \cnt_received[18]~68 .lut_mask = 16'h3C3F;
defparam \cnt_received[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y39_N5
dffeas \cnt_received[18] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[18]~68_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[18] .is_wysiwyg = "true";
defparam \cnt_received[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N6
cycloneive_lcell_comb \cnt_received[19]~70 (
// Equation(s):
// \cnt_received[19]~70_combout  = (cnt_received[19] & (\cnt_received[18]~69  $ (GND))) # (!cnt_received[19] & (!\cnt_received[18]~69  & VCC))
// \cnt_received[19]~71  = CARRY((cnt_received[19] & !\cnt_received[18]~69 ))

	.dataa(cnt_received[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[18]~69 ),
	.combout(\cnt_received[19]~70_combout ),
	.cout(\cnt_received[19]~71 ));
// synopsys translate_off
defparam \cnt_received[19]~70 .lut_mask = 16'hA50A;
defparam \cnt_received[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y39_N7
dffeas \cnt_received[19] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[19]~70_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[19] .is_wysiwyg = "true";
defparam \cnt_received[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N8
cycloneive_lcell_comb \cnt_received[20]~72 (
// Equation(s):
// \cnt_received[20]~72_combout  = (cnt_received[20] & (!\cnt_received[19]~71 )) # (!cnt_received[20] & ((\cnt_received[19]~71 ) # (GND)))
// \cnt_received[20]~73  = CARRY((!\cnt_received[19]~71 ) # (!cnt_received[20]))

	.dataa(gnd),
	.datab(cnt_received[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[19]~71 ),
	.combout(\cnt_received[20]~72_combout ),
	.cout(\cnt_received[20]~73 ));
// synopsys translate_off
defparam \cnt_received[20]~72 .lut_mask = 16'h3C3F;
defparam \cnt_received[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y39_N9
dffeas \cnt_received[20] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[20]~72_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[20] .is_wysiwyg = "true";
defparam \cnt_received[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N10
cycloneive_lcell_comb \cnt_received[21]~74 (
// Equation(s):
// \cnt_received[21]~74_combout  = (cnt_received[21] & (\cnt_received[20]~73  $ (GND))) # (!cnt_received[21] & (!\cnt_received[20]~73  & VCC))
// \cnt_received[21]~75  = CARRY((cnt_received[21] & !\cnt_received[20]~73 ))

	.dataa(cnt_received[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[20]~73 ),
	.combout(\cnt_received[21]~74_combout ),
	.cout(\cnt_received[21]~75 ));
// synopsys translate_off
defparam \cnt_received[21]~74 .lut_mask = 16'hA50A;
defparam \cnt_received[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y39_N11
dffeas \cnt_received[21] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[21]~74_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[21] .is_wysiwyg = "true";
defparam \cnt_received[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N12
cycloneive_lcell_comb \cnt_received[22]~76 (
// Equation(s):
// \cnt_received[22]~76_combout  = (cnt_received[22] & (!\cnt_received[21]~75 )) # (!cnt_received[22] & ((\cnt_received[21]~75 ) # (GND)))
// \cnt_received[22]~77  = CARRY((!\cnt_received[21]~75 ) # (!cnt_received[22]))

	.dataa(cnt_received[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[21]~75 ),
	.combout(\cnt_received[22]~76_combout ),
	.cout(\cnt_received[22]~77 ));
// synopsys translate_off
defparam \cnt_received[22]~76 .lut_mask = 16'h5A5F;
defparam \cnt_received[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y39_N13
dffeas \cnt_received[22] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[22]~76_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[22] .is_wysiwyg = "true";
defparam \cnt_received[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N14
cycloneive_lcell_comb \cnt_received[23]~78 (
// Equation(s):
// \cnt_received[23]~78_combout  = (cnt_received[23] & (\cnt_received[22]~77  $ (GND))) # (!cnt_received[23] & (!\cnt_received[22]~77  & VCC))
// \cnt_received[23]~79  = CARRY((cnt_received[23] & !\cnt_received[22]~77 ))

	.dataa(gnd),
	.datab(cnt_received[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[22]~77 ),
	.combout(\cnt_received[23]~78_combout ),
	.cout(\cnt_received[23]~79 ));
// synopsys translate_off
defparam \cnt_received[23]~78 .lut_mask = 16'hC30C;
defparam \cnt_received[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y39_N15
dffeas \cnt_received[23] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[23]~78_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[23] .is_wysiwyg = "true";
defparam \cnt_received[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N16
cycloneive_lcell_comb \cnt_received[24]~80 (
// Equation(s):
// \cnt_received[24]~80_combout  = (cnt_received[24] & (!\cnt_received[23]~79 )) # (!cnt_received[24] & ((\cnt_received[23]~79 ) # (GND)))
// \cnt_received[24]~81  = CARRY((!\cnt_received[23]~79 ) # (!cnt_received[24]))

	.dataa(gnd),
	.datab(cnt_received[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[23]~79 ),
	.combout(\cnt_received[24]~80_combout ),
	.cout(\cnt_received[24]~81 ));
// synopsys translate_off
defparam \cnt_received[24]~80 .lut_mask = 16'h3C3F;
defparam \cnt_received[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y39_N17
dffeas \cnt_received[24] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[24]~80_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[24] .is_wysiwyg = "true";
defparam \cnt_received[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N18
cycloneive_lcell_comb \cnt_received[25]~82 (
// Equation(s):
// \cnt_received[25]~82_combout  = (cnt_received[25] & (\cnt_received[24]~81  $ (GND))) # (!cnt_received[25] & (!\cnt_received[24]~81  & VCC))
// \cnt_received[25]~83  = CARRY((cnt_received[25] & !\cnt_received[24]~81 ))

	.dataa(gnd),
	.datab(cnt_received[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[24]~81 ),
	.combout(\cnt_received[25]~82_combout ),
	.cout(\cnt_received[25]~83 ));
// synopsys translate_off
defparam \cnt_received[25]~82 .lut_mask = 16'hC30C;
defparam \cnt_received[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y39_N19
dffeas \cnt_received[25] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[25]~82_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[25] .is_wysiwyg = "true";
defparam \cnt_received[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N20
cycloneive_lcell_comb \cnt_received[26]~84 (
// Equation(s):
// \cnt_received[26]~84_combout  = (cnt_received[26] & (!\cnt_received[25]~83 )) # (!cnt_received[26] & ((\cnt_received[25]~83 ) # (GND)))
// \cnt_received[26]~85  = CARRY((!\cnt_received[25]~83 ) # (!cnt_received[26]))

	.dataa(gnd),
	.datab(cnt_received[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[25]~83 ),
	.combout(\cnt_received[26]~84_combout ),
	.cout(\cnt_received[26]~85 ));
// synopsys translate_off
defparam \cnt_received[26]~84 .lut_mask = 16'h3C3F;
defparam \cnt_received[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y39_N21
dffeas \cnt_received[26] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[26]~84_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[26]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[26] .is_wysiwyg = "true";
defparam \cnt_received[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N22
cycloneive_lcell_comb \cnt_received[27]~86 (
// Equation(s):
// \cnt_received[27]~86_combout  = (cnt_received[27] & (\cnt_received[26]~85  $ (GND))) # (!cnt_received[27] & (!\cnt_received[26]~85  & VCC))
// \cnt_received[27]~87  = CARRY((cnt_received[27] & !\cnt_received[26]~85 ))

	.dataa(cnt_received[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[26]~85 ),
	.combout(\cnt_received[27]~86_combout ),
	.cout(\cnt_received[27]~87 ));
// synopsys translate_off
defparam \cnt_received[27]~86 .lut_mask = 16'hA50A;
defparam \cnt_received[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y39_N23
dffeas \cnt_received[27] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[27]~86_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[27]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[27] .is_wysiwyg = "true";
defparam \cnt_received[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N24
cycloneive_lcell_comb \cnt_received[28]~88 (
// Equation(s):
// \cnt_received[28]~88_combout  = (cnt_received[28] & (!\cnt_received[27]~87 )) # (!cnt_received[28] & ((\cnt_received[27]~87 ) # (GND)))
// \cnt_received[28]~89  = CARRY((!\cnt_received[27]~87 ) # (!cnt_received[28]))

	.dataa(gnd),
	.datab(cnt_received[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[27]~87 ),
	.combout(\cnt_received[28]~88_combout ),
	.cout(\cnt_received[28]~89 ));
// synopsys translate_off
defparam \cnt_received[28]~88 .lut_mask = 16'h3C3F;
defparam \cnt_received[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y39_N25
dffeas \cnt_received[28] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[28]~88_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[28]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[28] .is_wysiwyg = "true";
defparam \cnt_received[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N26
cycloneive_lcell_comb \cnt_received[29]~90 (
// Equation(s):
// \cnt_received[29]~90_combout  = (cnt_received[29] & (\cnt_received[28]~89  $ (GND))) # (!cnt_received[29] & (!\cnt_received[28]~89  & VCC))
// \cnt_received[29]~91  = CARRY((cnt_received[29] & !\cnt_received[28]~89 ))

	.dataa(cnt_received[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[28]~89 ),
	.combout(\cnt_received[29]~90_combout ),
	.cout(\cnt_received[29]~91 ));
// synopsys translate_off
defparam \cnt_received[29]~90 .lut_mask = 16'hA50A;
defparam \cnt_received[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y39_N27
dffeas \cnt_received[29] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[29]~90_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[29]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[29] .is_wysiwyg = "true";
defparam \cnt_received[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N28
cycloneive_lcell_comb \cnt_received[30]~92 (
// Equation(s):
// \cnt_received[30]~92_combout  = (cnt_received[30] & (!\cnt_received[29]~91 )) # (!cnt_received[30] & ((\cnt_received[29]~91 ) # (GND)))
// \cnt_received[30]~93  = CARRY((!\cnt_received[29]~91 ) # (!cnt_received[30]))

	.dataa(gnd),
	.datab(cnt_received[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[29]~91 ),
	.combout(\cnt_received[30]~92_combout ),
	.cout(\cnt_received[30]~93 ));
// synopsys translate_off
defparam \cnt_received[30]~92 .lut_mask = 16'h3C3F;
defparam \cnt_received[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y39_N29
dffeas \cnt_received[30] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[30]~92_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[30]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[30] .is_wysiwyg = "true";
defparam \cnt_received[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N30
cycloneive_lcell_comb \cnt_received[31]~94 (
// Equation(s):
// \cnt_received[31]~94_combout  = cnt_received[31] $ (!\cnt_received[30]~93 )

	.dataa(cnt_received[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cnt_received[30]~93 ),
	.combout(\cnt_received[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_received[31]~94 .lut_mask = 16'hA5A5;
defparam \cnt_received[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y39_N31
dffeas \cnt_received[31] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[31]~94_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[31]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[31] .is_wysiwyg = "true";
defparam \cnt_received[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N0
cycloneive_lcell_comb \always1~7 (
// Equation(s):
// \always1~7_combout  = (!cnt_received[27] & (!cnt_received[28] & (!cnt_received[29] & !cnt_received[26])))

	.dataa(cnt_received[27]),
	.datab(cnt_received[28]),
	.datac(cnt_received[29]),
	.datad(cnt_received[26]),
	.cin(gnd),
	.combout(\always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \always1~7 .lut_mask = 16'h0001;
defparam \always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N24
cycloneive_lcell_comb \always1~8 (
// Equation(s):
// \always1~8_combout  = (!cnt_received[31] & (\always1~7_combout  & !cnt_received[30]))

	.dataa(gnd),
	.datab(cnt_received[31]),
	.datac(\always1~7_combout ),
	.datad(cnt_received[30]),
	.cin(gnd),
	.combout(\always1~8_combout ),
	.cout());
// synopsys translate_off
defparam \always1~8 .lut_mask = 16'h0030;
defparam \always1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N24
cycloneive_lcell_comb \always1~14 (
// Equation(s):
// \always1~14_combout  = (!cnt_ena[3] & (!cnt_ena[4] & (!cnt_ena[5] & !cnt_ena[6])))

	.dataa(cnt_ena[3]),
	.datab(cnt_ena[4]),
	.datac(cnt_ena[5]),
	.datad(cnt_ena[6]),
	.cin(gnd),
	.combout(\always1~14_combout ),
	.cout());
// synopsys translate_off
defparam \always1~14 .lut_mask = 16'h0001;
defparam \always1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N20
cycloneive_lcell_comb \always1~16 (
// Equation(s):
// \always1~16_combout  = (!cnt_ena[11] & (!cnt_ena[14] & (!cnt_ena[12] & !cnt_ena[13])))

	.dataa(cnt_ena[11]),
	.datab(cnt_ena[14]),
	.datac(cnt_ena[12]),
	.datad(cnt_ena[13]),
	.cin(gnd),
	.combout(\always1~16_combout ),
	.cout());
// synopsys translate_off
defparam \always1~16 .lut_mask = 16'h0001;
defparam \always1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N2
cycloneive_lcell_comb \always1~15 (
// Equation(s):
// \always1~15_combout  = (!cnt_ena[10] & (!cnt_ena[9] & (!cnt_ena[7] & !cnt_ena[8])))

	.dataa(cnt_ena[10]),
	.datab(cnt_ena[9]),
	.datac(cnt_ena[7]),
	.datad(cnt_ena[8]),
	.cin(gnd),
	.combout(\always1~15_combout ),
	.cout());
// synopsys translate_off
defparam \always1~15 .lut_mask = 16'h0001;
defparam \always1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N2
cycloneive_lcell_comb \cnt_ena[1]~32 (
// Equation(s):
// \cnt_ena[1]~32_combout  = (cnt_ena[0] & (cnt_ena[1] $ (VCC))) # (!cnt_ena[0] & (cnt_ena[1] & VCC))
// \cnt_ena[1]~33  = CARRY((cnt_ena[0] & cnt_ena[1]))

	.dataa(cnt_ena[0]),
	.datab(cnt_ena[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cnt_ena[1]~32_combout ),
	.cout(\cnt_ena[1]~33 ));
// synopsys translate_off
defparam \cnt_ena[1]~32 .lut_mask = 16'h6688;
defparam \cnt_ena[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N3
dffeas \cnt_ena[1] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[1]~32_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[1] .is_wysiwyg = "true";
defparam \cnt_ena[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N14
cycloneive_lcell_comb \always1~13 (
// Equation(s):
// \always1~13_combout  = (!cnt_ena[0] & (!cnt_ena[1] & (cnt_received[17] & !cnt_ena[2])))

	.dataa(cnt_ena[0]),
	.datab(cnt_ena[1]),
	.datac(cnt_received[17]),
	.datad(cnt_ena[2]),
	.cin(gnd),
	.combout(\always1~13_combout ),
	.cout());
// synopsys translate_off
defparam \always1~13 .lut_mask = 16'h0010;
defparam \always1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N30
cycloneive_lcell_comb \always1~17 (
// Equation(s):
// \always1~17_combout  = (\always1~14_combout  & (\always1~16_combout  & (\always1~15_combout  & \always1~13_combout )))

	.dataa(\always1~14_combout ),
	.datab(\always1~16_combout ),
	.datac(\always1~15_combout ),
	.datad(\always1~13_combout ),
	.cin(gnd),
	.combout(\always1~17_combout ),
	.cout());
// synopsys translate_off
defparam \always1~17 .lut_mask = 16'h8000;
defparam \always1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N0
cycloneive_lcell_comb \always1~18 (
// Equation(s):
// \always1~18_combout  = (cnt_ena[15] & (\always1~12_combout  & (\always1~17_combout  & \always1~11_combout )))

	.dataa(cnt_ena[15]),
	.datab(\always1~12_combout ),
	.datac(\always1~17_combout ),
	.datad(\always1~11_combout ),
	.cin(gnd),
	.combout(\always1~18_combout ),
	.cout());
// synopsys translate_off
defparam \always1~18 .lut_mask = 16'h8000;
defparam \always1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N20
cycloneive_lcell_comb \always1~19 (
// Equation(s):
// \always1~19_combout  = (\always1~10_combout  & (\always1~9_combout  & (\always1~8_combout  & \always1~18_combout )))

	.dataa(\always1~10_combout ),
	.datab(\always1~9_combout ),
	.datac(\always1~8_combout ),
	.datad(\always1~18_combout ),
	.cin(gnd),
	.combout(\always1~19_combout ),
	.cout());
// synopsys translate_off
defparam \always1~19 .lut_mask = 16'h8000;
defparam \always1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N0
cycloneive_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (!cnt_received[5] & (!cnt_received[2] & (!cnt_received[4] & !cnt_received[3])))

	.dataa(cnt_received[5]),
	.datab(cnt_received[2]),
	.datac(cnt_received[4]),
	.datad(cnt_received[3]),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'h0001;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~0_combout  = (!cnt_received[16] & !cnt_received[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt_received[16]),
	.datad(cnt_received[15]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~0 .lut_mask = 16'h000F;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N10
cycloneive_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = (\always1~0_combout  & (\my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~0_combout  & (!cnt_received[0] & !cnt_received[1])))

	.dataa(\always1~0_combout ),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~0_combout ),
	.datac(cnt_received[0]),
	.datad(cnt_received[1]),
	.cin(gnd),
	.combout(\always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \always1~1 .lut_mask = 16'h0008;
defparam \always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N20
cycloneive_lcell_comb \always1~2 (
// Equation(s):
// \always1~2_combout  = (!cnt_received[7] & (!cnt_received[6] & (!cnt_received[8] & !cnt_received[9])))

	.dataa(cnt_received[7]),
	.datab(cnt_received[6]),
	.datac(cnt_received[8]),
	.datad(cnt_received[9]),
	.cin(gnd),
	.combout(\always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \always1~2 .lut_mask = 16'h0001;
defparam \always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N30
cycloneive_lcell_comb \always1~3 (
// Equation(s):
// \always1~3_combout  = (!cnt_received[11] & (!cnt_received[12] & (!cnt_received[13] & !cnt_received[10])))

	.dataa(cnt_received[11]),
	.datab(cnt_received[12]),
	.datac(cnt_received[13]),
	.datad(cnt_received[10]),
	.cin(gnd),
	.combout(\always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \always1~3 .lut_mask = 16'h0001;
defparam \always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N0
cycloneive_lcell_comb \always1~4 (
// Equation(s):
// \always1~4_combout  = (\always1~1_combout  & (\always1~2_combout  & (\always1~3_combout  & !cnt_received[14])))

	.dataa(\always1~1_combout ),
	.datab(\always1~2_combout ),
	.datac(\always1~3_combout ),
	.datad(cnt_received[14]),
	.cin(gnd),
	.combout(\always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \always1~4 .lut_mask = 16'h0080;
defparam \always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N10
cycloneive_lcell_comb \always1~5 (
// Equation(s):
// \always1~5_combout  = (!cnt_ena[19] & (!cnt_ena[18] & (!cnt_ena[17] & !cnt_ena[16])))

	.dataa(cnt_ena[19]),
	.datab(cnt_ena[18]),
	.datac(cnt_ena[17]),
	.datad(cnt_ena[16]),
	.cin(gnd),
	.combout(\always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \always1~5 .lut_mask = 16'h0001;
defparam \always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N22
cycloneive_lcell_comb \always1~20 (
// Equation(s):
// \always1~20_combout  = (\always1~6_combout  & (\always1~19_combout  & (\always1~4_combout  & \always1~5_combout )))

	.dataa(\always1~6_combout ),
	.datab(\always1~19_combout ),
	.datac(\always1~4_combout ),
	.datad(\always1~5_combout ),
	.cin(gnd),
	.combout(\always1~20_combout ),
	.cout());
// synopsys translate_off
defparam \always1~20 .lut_mask = 16'h8000;
defparam \always1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N10
cycloneive_lcell_comb \ns.SAMPLE~0 (
// Equation(s):
// \ns.SAMPLE~0_combout  = (\Selector0~0_combout  & \nrst~input_o )

	.dataa(gnd),
	.datab(\Selector0~0_combout ),
	.datac(gnd),
	.datad(\nrst~input_o ),
	.cin(gnd),
	.combout(\ns.SAMPLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \ns.SAMPLE~0 .lut_mask = 16'hCC00;
defparam \ns.SAMPLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N11
dffeas \cs.SAMPLE (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\ns.SAMPLE~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs.SAMPLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cs.SAMPLE .is_wysiwyg = "true";
defparam \cs.SAMPLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N8
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\Equal0~10_combout  & ((\cs.RESET~q ) # ((!\always1~20_combout  & \cs.SAMPLE~q )))) # (!\Equal0~10_combout  & (!\always1~20_combout  & ((\cs.SAMPLE~q ))))

	.dataa(\Equal0~10_combout ),
	.datab(\always1~20_combout ),
	.datac(\cs.RESET~q ),
	.datad(\cs.SAMPLE~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hB3A0;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N4
cycloneive_lcell_comb \cnt_ena_period[0]~0 (
// Equation(s):
// \cnt_ena_period[0]~0_combout  = (\always1~21_combout  & (!cnt_ena[15] & (\Selector0~0_combout  & \nrst~input_o )))

	.dataa(\always1~21_combout ),
	.datab(cnt_ena[15]),
	.datac(\Selector0~0_combout ),
	.datad(\nrst~input_o ),
	.cin(gnd),
	.combout(\cnt_ena_period[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_ena_period[0]~0 .lut_mask = 16'h2000;
defparam \cnt_ena_period[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N19
dffeas \cnt_ena_period[1] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena_period[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena_period[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena_period[1] .is_wysiwyg = "true";
defparam \cnt_ena_period[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N20
cycloneive_lcell_comb \Add4~4 (
// Equation(s):
// \Add4~4_combout  = (cnt_ena_period[2] & (\Add4~3  $ (GND))) # (!cnt_ena_period[2] & (!\Add4~3  & VCC))
// \Add4~5  = CARRY((cnt_ena_period[2] & !\Add4~3 ))

	.dataa(gnd),
	.datab(cnt_ena_period[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~3 ),
	.combout(\Add4~4_combout ),
	.cout(\Add4~5 ));
// synopsys translate_off
defparam \Add4~4 .lut_mask = 16'hC30C;
defparam \Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y39_N21
dffeas \cnt_ena_period[2] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena_period[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena_period[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena_period[2] .is_wysiwyg = "true";
defparam \cnt_ena_period[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N22
cycloneive_lcell_comb \Add4~6 (
// Equation(s):
// \Add4~6_combout  = (cnt_ena_period[3] & (!\Add4~5 )) # (!cnt_ena_period[3] & ((\Add4~5 ) # (GND)))
// \Add4~7  = CARRY((!\Add4~5 ) # (!cnt_ena_period[3]))

	.dataa(gnd),
	.datab(cnt_ena_period[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~5 ),
	.combout(\Add4~6_combout ),
	.cout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~6 .lut_mask = 16'h3C3F;
defparam \Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N2
cycloneive_lcell_comb \cnt_ena_period~2 (
// Equation(s):
// \cnt_ena_period~2_combout  = (\Add4~6_combout  & ((!\Equal6~0_combout ) # (!\Equal6~1_combout )))

	.dataa(\Equal6~1_combout ),
	.datab(\Equal6~0_combout ),
	.datac(\Add4~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cnt_ena_period~2_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_ena_period~2 .lut_mask = 16'h7070;
defparam \cnt_ena_period~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N3
dffeas \cnt_ena_period[3] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena_period~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena_period[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena_period[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena_period[3] .is_wysiwyg = "true";
defparam \cnt_ena_period[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N24
cycloneive_lcell_comb \Add4~8 (
// Equation(s):
// \Add4~8_combout  = (cnt_ena_period[4] & (\Add4~7  $ (GND))) # (!cnt_ena_period[4] & (!\Add4~7  & VCC))
// \Add4~9  = CARRY((cnt_ena_period[4] & !\Add4~7 ))

	.dataa(gnd),
	.datab(cnt_ena_period[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~7 ),
	.combout(\Add4~8_combout ),
	.cout(\Add4~9 ));
// synopsys translate_off
defparam \Add4~8 .lut_mask = 16'hC30C;
defparam \Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N14
cycloneive_lcell_comb \cnt_ena_period~1 (
// Equation(s):
// \cnt_ena_period~1_combout  = (\Add4~8_combout  & ((!\Equal6~0_combout ) # (!\Equal6~1_combout )))

	.dataa(\Equal6~1_combout ),
	.datab(\Add4~8_combout ),
	.datac(\Equal6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cnt_ena_period~1_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_ena_period~1 .lut_mask = 16'h4C4C;
defparam \cnt_ena_period~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N15
dffeas \cnt_ena_period[4] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena_period~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena_period[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena_period[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena_period[4] .is_wysiwyg = "true";
defparam \cnt_ena_period[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N26
cycloneive_lcell_comb \Add4~10 (
// Equation(s):
// \Add4~10_combout  = (cnt_ena_period[5] & (!\Add4~9 )) # (!cnt_ena_period[5] & ((\Add4~9 ) # (GND)))
// \Add4~11  = CARRY((!\Add4~9 ) # (!cnt_ena_period[5]))

	.dataa(cnt_ena_period[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~9 ),
	.combout(\Add4~10_combout ),
	.cout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~10 .lut_mask = 16'h5A5F;
defparam \Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y39_N27
dffeas \cnt_ena_period[5] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~10_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena_period[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena_period[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena_period[5] .is_wysiwyg = "true";
defparam \cnt_ena_period[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N28
cycloneive_lcell_comb \Add4~12 (
// Equation(s):
// \Add4~12_combout  = (cnt_ena_period[6] & (\Add4~11  $ (GND))) # (!cnt_ena_period[6] & (!\Add4~11  & VCC))
// \Add4~13  = CARRY((cnt_ena_period[6] & !\Add4~11 ))

	.dataa(gnd),
	.datab(cnt_ena_period[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~11 ),
	.combout(\Add4~12_combout ),
	.cout(\Add4~13 ));
// synopsys translate_off
defparam \Add4~12 .lut_mask = 16'hC30C;
defparam \Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y39_N29
dffeas \cnt_ena_period[6] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~12_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena_period[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena_period[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena_period[6] .is_wysiwyg = "true";
defparam \cnt_ena_period[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N30
cycloneive_lcell_comb \Add4~14 (
// Equation(s):
// \Add4~14_combout  = cnt_ena_period[7] $ (\Add4~13 )

	.dataa(cnt_ena_period[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add4~13 ),
	.combout(\Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~14 .lut_mask = 16'h5A5A;
defparam \Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y39_N31
dffeas \cnt_ena_period[7] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~14_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena_period[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena_period[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena_period[7] .is_wysiwyg = "true";
defparam \cnt_ena_period[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N8
cycloneive_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = (!cnt_ena_period[5] & (cnt_ena_period[4] & (!cnt_ena_period[7] & !cnt_ena_period[6])))

	.dataa(cnt_ena_period[5]),
	.datab(cnt_ena_period[4]),
	.datac(cnt_ena_period[7]),
	.datad(cnt_ena_period[6]),
	.cin(gnd),
	.combout(\Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~0 .lut_mask = 16'h0004;
defparam \Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N12
cycloneive_lcell_comb \cnt_ena_period~3 (
// Equation(s):
// \cnt_ena_period~3_combout  = (\Add4~0_combout  & ((!\Equal6~0_combout ) # (!\Equal6~1_combout )))

	.dataa(\Equal6~1_combout ),
	.datab(\Add4~0_combout ),
	.datac(\Equal6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cnt_ena_period~3_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_ena_period~3 .lut_mask = 16'h4C4C;
defparam \cnt_ena_period~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N13
dffeas \cnt_ena_period[0] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena_period~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena_period[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena_period[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena_period[0] .is_wysiwyg = "true";
defparam \cnt_ena_period[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N6
cycloneive_lcell_comb \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = (!cnt_ena_period[0] & (!cnt_ena_period[2] & (!cnt_ena_period[1] & cnt_ena_period[3])))

	.dataa(cnt_ena_period[0]),
	.datab(cnt_ena_period[2]),
	.datac(cnt_ena_period[1]),
	.datad(cnt_ena_period[3]),
	.cin(gnd),
	.combout(\Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~1 .lut_mask = 16'h0100;
defparam \Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N10
cycloneive_lcell_comb \cnt_ena[0]~94 (
// Equation(s):
// \cnt_ena[0]~94_combout  = cnt_ena[0] $ (((\Equal6~1_combout  & (\cnt_ena_period[0]~0_combout  & \Equal6~0_combout ))))

	.dataa(\Equal6~1_combout ),
	.datab(\cnt_ena_period[0]~0_combout ),
	.datac(cnt_ena[0]),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\cnt_ena[0]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_ena[0]~94 .lut_mask = 16'h78F0;
defparam \cnt_ena[0]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N11
dffeas \cnt_ena[0] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[0]~94_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[0] .is_wysiwyg = "true";
defparam \cnt_ena[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N4
cycloneive_lcell_comb \cnt_ena[2]~34 (
// Equation(s):
// \cnt_ena[2]~34_combout  = (cnt_ena[2] & (!\cnt_ena[1]~33 )) # (!cnt_ena[2] & ((\cnt_ena[1]~33 ) # (GND)))
// \cnt_ena[2]~35  = CARRY((!\cnt_ena[1]~33 ) # (!cnt_ena[2]))

	.dataa(gnd),
	.datab(cnt_ena[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[1]~33 ),
	.combout(\cnt_ena[2]~34_combout ),
	.cout(\cnt_ena[2]~35 ));
// synopsys translate_off
defparam \cnt_ena[2]~34 .lut_mask = 16'h3C3F;
defparam \cnt_ena[2]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y39_N5
dffeas \cnt_ena[2] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[2]~34_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[2] .is_wysiwyg = "true";
defparam \cnt_ena[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N6
cycloneive_lcell_comb \cnt_ena[3]~36 (
// Equation(s):
// \cnt_ena[3]~36_combout  = (cnt_ena[3] & (\cnt_ena[2]~35  $ (GND))) # (!cnt_ena[3] & (!\cnt_ena[2]~35  & VCC))
// \cnt_ena[3]~37  = CARRY((cnt_ena[3] & !\cnt_ena[2]~35 ))

	.dataa(cnt_ena[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[2]~35 ),
	.combout(\cnt_ena[3]~36_combout ),
	.cout(\cnt_ena[3]~37 ));
// synopsys translate_off
defparam \cnt_ena[3]~36 .lut_mask = 16'hA50A;
defparam \cnt_ena[3]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y39_N7
dffeas \cnt_ena[3] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[3]~36_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[3] .is_wysiwyg = "true";
defparam \cnt_ena[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N8
cycloneive_lcell_comb \cnt_ena[4]~38 (
// Equation(s):
// \cnt_ena[4]~38_combout  = (cnt_ena[4] & (!\cnt_ena[3]~37 )) # (!cnt_ena[4] & ((\cnt_ena[3]~37 ) # (GND)))
// \cnt_ena[4]~39  = CARRY((!\cnt_ena[3]~37 ) # (!cnt_ena[4]))

	.dataa(gnd),
	.datab(cnt_ena[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[3]~37 ),
	.combout(\cnt_ena[4]~38_combout ),
	.cout(\cnt_ena[4]~39 ));
// synopsys translate_off
defparam \cnt_ena[4]~38 .lut_mask = 16'h3C3F;
defparam \cnt_ena[4]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y39_N9
dffeas \cnt_ena[4] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[4]~38_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[4] .is_wysiwyg = "true";
defparam \cnt_ena[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N10
cycloneive_lcell_comb \cnt_ena[5]~40 (
// Equation(s):
// \cnt_ena[5]~40_combout  = (cnt_ena[5] & (\cnt_ena[4]~39  $ (GND))) # (!cnt_ena[5] & (!\cnt_ena[4]~39  & VCC))
// \cnt_ena[5]~41  = CARRY((cnt_ena[5] & !\cnt_ena[4]~39 ))

	.dataa(cnt_ena[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[4]~39 ),
	.combout(\cnt_ena[5]~40_combout ),
	.cout(\cnt_ena[5]~41 ));
// synopsys translate_off
defparam \cnt_ena[5]~40 .lut_mask = 16'hA50A;
defparam \cnt_ena[5]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y39_N11
dffeas \cnt_ena[5] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[5]~40_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[5] .is_wysiwyg = "true";
defparam \cnt_ena[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N12
cycloneive_lcell_comb \cnt_ena[6]~42 (
// Equation(s):
// \cnt_ena[6]~42_combout  = (cnt_ena[6] & (!\cnt_ena[5]~41 )) # (!cnt_ena[6] & ((\cnt_ena[5]~41 ) # (GND)))
// \cnt_ena[6]~43  = CARRY((!\cnt_ena[5]~41 ) # (!cnt_ena[6]))

	.dataa(cnt_ena[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[5]~41 ),
	.combout(\cnt_ena[6]~42_combout ),
	.cout(\cnt_ena[6]~43 ));
// synopsys translate_off
defparam \cnt_ena[6]~42 .lut_mask = 16'h5A5F;
defparam \cnt_ena[6]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y39_N13
dffeas \cnt_ena[6] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[6]~42_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[6] .is_wysiwyg = "true";
defparam \cnt_ena[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N14
cycloneive_lcell_comb \cnt_ena[7]~44 (
// Equation(s):
// \cnt_ena[7]~44_combout  = (cnt_ena[7] & (\cnt_ena[6]~43  $ (GND))) # (!cnt_ena[7] & (!\cnt_ena[6]~43  & VCC))
// \cnt_ena[7]~45  = CARRY((cnt_ena[7] & !\cnt_ena[6]~43 ))

	.dataa(gnd),
	.datab(cnt_ena[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[6]~43 ),
	.combout(\cnt_ena[7]~44_combout ),
	.cout(\cnt_ena[7]~45 ));
// synopsys translate_off
defparam \cnt_ena[7]~44 .lut_mask = 16'hC30C;
defparam \cnt_ena[7]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y39_N15
dffeas \cnt_ena[7] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[7]~44_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[7] .is_wysiwyg = "true";
defparam \cnt_ena[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N16
cycloneive_lcell_comb \cnt_ena[8]~46 (
// Equation(s):
// \cnt_ena[8]~46_combout  = (cnt_ena[8] & (!\cnt_ena[7]~45 )) # (!cnt_ena[8] & ((\cnt_ena[7]~45 ) # (GND)))
// \cnt_ena[8]~47  = CARRY((!\cnt_ena[7]~45 ) # (!cnt_ena[8]))

	.dataa(gnd),
	.datab(cnt_ena[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[7]~45 ),
	.combout(\cnt_ena[8]~46_combout ),
	.cout(\cnt_ena[8]~47 ));
// synopsys translate_off
defparam \cnt_ena[8]~46 .lut_mask = 16'h3C3F;
defparam \cnt_ena[8]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y39_N17
dffeas \cnt_ena[8] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[8]~46_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[8] .is_wysiwyg = "true";
defparam \cnt_ena[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N18
cycloneive_lcell_comb \cnt_ena[9]~48 (
// Equation(s):
// \cnt_ena[9]~48_combout  = (cnt_ena[9] & (\cnt_ena[8]~47  $ (GND))) # (!cnt_ena[9] & (!\cnt_ena[8]~47  & VCC))
// \cnt_ena[9]~49  = CARRY((cnt_ena[9] & !\cnt_ena[8]~47 ))

	.dataa(gnd),
	.datab(cnt_ena[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[8]~47 ),
	.combout(\cnt_ena[9]~48_combout ),
	.cout(\cnt_ena[9]~49 ));
// synopsys translate_off
defparam \cnt_ena[9]~48 .lut_mask = 16'hC30C;
defparam \cnt_ena[9]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y39_N19
dffeas \cnt_ena[9] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[9]~48_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[9] .is_wysiwyg = "true";
defparam \cnt_ena[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N20
cycloneive_lcell_comb \cnt_ena[10]~50 (
// Equation(s):
// \cnt_ena[10]~50_combout  = (cnt_ena[10] & (!\cnt_ena[9]~49 )) # (!cnt_ena[10] & ((\cnt_ena[9]~49 ) # (GND)))
// \cnt_ena[10]~51  = CARRY((!\cnt_ena[9]~49 ) # (!cnt_ena[10]))

	.dataa(gnd),
	.datab(cnt_ena[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[9]~49 ),
	.combout(\cnt_ena[10]~50_combout ),
	.cout(\cnt_ena[10]~51 ));
// synopsys translate_off
defparam \cnt_ena[10]~50 .lut_mask = 16'h3C3F;
defparam \cnt_ena[10]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y39_N21
dffeas \cnt_ena[10] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[10]~50_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[10] .is_wysiwyg = "true";
defparam \cnt_ena[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N22
cycloneive_lcell_comb \cnt_ena[11]~52 (
// Equation(s):
// \cnt_ena[11]~52_combout  = (cnt_ena[11] & (\cnt_ena[10]~51  $ (GND))) # (!cnt_ena[11] & (!\cnt_ena[10]~51  & VCC))
// \cnt_ena[11]~53  = CARRY((cnt_ena[11] & !\cnt_ena[10]~51 ))

	.dataa(cnt_ena[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[10]~51 ),
	.combout(\cnt_ena[11]~52_combout ),
	.cout(\cnt_ena[11]~53 ));
// synopsys translate_off
defparam \cnt_ena[11]~52 .lut_mask = 16'hA50A;
defparam \cnt_ena[11]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y39_N23
dffeas \cnt_ena[11] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[11]~52_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[11] .is_wysiwyg = "true";
defparam \cnt_ena[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N24
cycloneive_lcell_comb \cnt_ena[12]~54 (
// Equation(s):
// \cnt_ena[12]~54_combout  = (cnt_ena[12] & (!\cnt_ena[11]~53 )) # (!cnt_ena[12] & ((\cnt_ena[11]~53 ) # (GND)))
// \cnt_ena[12]~55  = CARRY((!\cnt_ena[11]~53 ) # (!cnt_ena[12]))

	.dataa(gnd),
	.datab(cnt_ena[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[11]~53 ),
	.combout(\cnt_ena[12]~54_combout ),
	.cout(\cnt_ena[12]~55 ));
// synopsys translate_off
defparam \cnt_ena[12]~54 .lut_mask = 16'h3C3F;
defparam \cnt_ena[12]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y39_N25
dffeas \cnt_ena[12] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[12]~54_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[12] .is_wysiwyg = "true";
defparam \cnt_ena[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N26
cycloneive_lcell_comb \cnt_ena[13]~56 (
// Equation(s):
// \cnt_ena[13]~56_combout  = (cnt_ena[13] & (\cnt_ena[12]~55  $ (GND))) # (!cnt_ena[13] & (!\cnt_ena[12]~55  & VCC))
// \cnt_ena[13]~57  = CARRY((cnt_ena[13] & !\cnt_ena[12]~55 ))

	.dataa(cnt_ena[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[12]~55 ),
	.combout(\cnt_ena[13]~56_combout ),
	.cout(\cnt_ena[13]~57 ));
// synopsys translate_off
defparam \cnt_ena[13]~56 .lut_mask = 16'hA50A;
defparam \cnt_ena[13]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y39_N27
dffeas \cnt_ena[13] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[13]~56_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[13] .is_wysiwyg = "true";
defparam \cnt_ena[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N28
cycloneive_lcell_comb \cnt_ena[14]~58 (
// Equation(s):
// \cnt_ena[14]~58_combout  = (cnt_ena[14] & (!\cnt_ena[13]~57 )) # (!cnt_ena[14] & ((\cnt_ena[13]~57 ) # (GND)))
// \cnt_ena[14]~59  = CARRY((!\cnt_ena[13]~57 ) # (!cnt_ena[14]))

	.dataa(gnd),
	.datab(cnt_ena[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[13]~57 ),
	.combout(\cnt_ena[14]~58_combout ),
	.cout(\cnt_ena[14]~59 ));
// synopsys translate_off
defparam \cnt_ena[14]~58 .lut_mask = 16'h3C3F;
defparam \cnt_ena[14]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y39_N29
dffeas \cnt_ena[14] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[14]~58_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[14] .is_wysiwyg = "true";
defparam \cnt_ena[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N30
cycloneive_lcell_comb \cnt_ena[15]~60 (
// Equation(s):
// \cnt_ena[15]~60_combout  = (cnt_ena[15] & (\cnt_ena[14]~59  $ (GND))) # (!cnt_ena[15] & (!\cnt_ena[14]~59  & VCC))
// \cnt_ena[15]~61  = CARRY((cnt_ena[15] & !\cnt_ena[14]~59 ))

	.dataa(cnt_ena[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[14]~59 ),
	.combout(\cnt_ena[15]~60_combout ),
	.cout(\cnt_ena[15]~61 ));
// synopsys translate_off
defparam \cnt_ena[15]~60 .lut_mask = 16'hA50A;
defparam \cnt_ena[15]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y39_N31
dffeas \cnt_ena[15] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[15]~60_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[15] .is_wysiwyg = "true";
defparam \cnt_ena[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N0
cycloneive_lcell_comb \cnt_ena[16]~62 (
// Equation(s):
// \cnt_ena[16]~62_combout  = (cnt_ena[16] & (!\cnt_ena[15]~61 )) # (!cnt_ena[16] & ((\cnt_ena[15]~61 ) # (GND)))
// \cnt_ena[16]~63  = CARRY((!\cnt_ena[15]~61 ) # (!cnt_ena[16]))

	.dataa(gnd),
	.datab(cnt_ena[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[15]~61 ),
	.combout(\cnt_ena[16]~62_combout ),
	.cout(\cnt_ena[16]~63 ));
// synopsys translate_off
defparam \cnt_ena[16]~62 .lut_mask = 16'h3C3F;
defparam \cnt_ena[16]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y38_N1
dffeas \cnt_ena[16] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[16]~62_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[16] .is_wysiwyg = "true";
defparam \cnt_ena[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N2
cycloneive_lcell_comb \cnt_ena[17]~64 (
// Equation(s):
// \cnt_ena[17]~64_combout  = (cnt_ena[17] & (\cnt_ena[16]~63  $ (GND))) # (!cnt_ena[17] & (!\cnt_ena[16]~63  & VCC))
// \cnt_ena[17]~65  = CARRY((cnt_ena[17] & !\cnt_ena[16]~63 ))

	.dataa(gnd),
	.datab(cnt_ena[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[16]~63 ),
	.combout(\cnt_ena[17]~64_combout ),
	.cout(\cnt_ena[17]~65 ));
// synopsys translate_off
defparam \cnt_ena[17]~64 .lut_mask = 16'hC30C;
defparam \cnt_ena[17]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y38_N3
dffeas \cnt_ena[17] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[17]~64_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[17] .is_wysiwyg = "true";
defparam \cnt_ena[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N4
cycloneive_lcell_comb \cnt_ena[18]~66 (
// Equation(s):
// \cnt_ena[18]~66_combout  = (cnt_ena[18] & (!\cnt_ena[17]~65 )) # (!cnt_ena[18] & ((\cnt_ena[17]~65 ) # (GND)))
// \cnt_ena[18]~67  = CARRY((!\cnt_ena[17]~65 ) # (!cnt_ena[18]))

	.dataa(gnd),
	.datab(cnt_ena[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[17]~65 ),
	.combout(\cnt_ena[18]~66_combout ),
	.cout(\cnt_ena[18]~67 ));
// synopsys translate_off
defparam \cnt_ena[18]~66 .lut_mask = 16'h3C3F;
defparam \cnt_ena[18]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y38_N5
dffeas \cnt_ena[18] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[18]~66_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[18] .is_wysiwyg = "true";
defparam \cnt_ena[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N6
cycloneive_lcell_comb \cnt_ena[19]~68 (
// Equation(s):
// \cnt_ena[19]~68_combout  = (cnt_ena[19] & (\cnt_ena[18]~67  $ (GND))) # (!cnt_ena[19] & (!\cnt_ena[18]~67  & VCC))
// \cnt_ena[19]~69  = CARRY((cnt_ena[19] & !\cnt_ena[18]~67 ))

	.dataa(cnt_ena[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[18]~67 ),
	.combout(\cnt_ena[19]~68_combout ),
	.cout(\cnt_ena[19]~69 ));
// synopsys translate_off
defparam \cnt_ena[19]~68 .lut_mask = 16'hA50A;
defparam \cnt_ena[19]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y38_N7
dffeas \cnt_ena[19] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[19]~68_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[19] .is_wysiwyg = "true";
defparam \cnt_ena[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N8
cycloneive_lcell_comb \cnt_ena[20]~70 (
// Equation(s):
// \cnt_ena[20]~70_combout  = (cnt_ena[20] & (!\cnt_ena[19]~69 )) # (!cnt_ena[20] & ((\cnt_ena[19]~69 ) # (GND)))
// \cnt_ena[20]~71  = CARRY((!\cnt_ena[19]~69 ) # (!cnt_ena[20]))

	.dataa(gnd),
	.datab(cnt_ena[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[19]~69 ),
	.combout(\cnt_ena[20]~70_combout ),
	.cout(\cnt_ena[20]~71 ));
// synopsys translate_off
defparam \cnt_ena[20]~70 .lut_mask = 16'h3C3F;
defparam \cnt_ena[20]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y38_N9
dffeas \cnt_ena[20] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[20]~70_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[20] .is_wysiwyg = "true";
defparam \cnt_ena[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N10
cycloneive_lcell_comb \cnt_ena[21]~72 (
// Equation(s):
// \cnt_ena[21]~72_combout  = (cnt_ena[21] & (\cnt_ena[20]~71  $ (GND))) # (!cnt_ena[21] & (!\cnt_ena[20]~71  & VCC))
// \cnt_ena[21]~73  = CARRY((cnt_ena[21] & !\cnt_ena[20]~71 ))

	.dataa(cnt_ena[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[20]~71 ),
	.combout(\cnt_ena[21]~72_combout ),
	.cout(\cnt_ena[21]~73 ));
// synopsys translate_off
defparam \cnt_ena[21]~72 .lut_mask = 16'hA50A;
defparam \cnt_ena[21]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y38_N11
dffeas \cnt_ena[21] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[21]~72_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[21] .is_wysiwyg = "true";
defparam \cnt_ena[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N12
cycloneive_lcell_comb \cnt_ena[22]~74 (
// Equation(s):
// \cnt_ena[22]~74_combout  = (cnt_ena[22] & (!\cnt_ena[21]~73 )) # (!cnt_ena[22] & ((\cnt_ena[21]~73 ) # (GND)))
// \cnt_ena[22]~75  = CARRY((!\cnt_ena[21]~73 ) # (!cnt_ena[22]))

	.dataa(cnt_ena[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[21]~73 ),
	.combout(\cnt_ena[22]~74_combout ),
	.cout(\cnt_ena[22]~75 ));
// synopsys translate_off
defparam \cnt_ena[22]~74 .lut_mask = 16'h5A5F;
defparam \cnt_ena[22]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y38_N13
dffeas \cnt_ena[22] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[22]~74_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[22] .is_wysiwyg = "true";
defparam \cnt_ena[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N14
cycloneive_lcell_comb \cnt_ena[23]~76 (
// Equation(s):
// \cnt_ena[23]~76_combout  = (cnt_ena[23] & (\cnt_ena[22]~75  $ (GND))) # (!cnt_ena[23] & (!\cnt_ena[22]~75  & VCC))
// \cnt_ena[23]~77  = CARRY((cnt_ena[23] & !\cnt_ena[22]~75 ))

	.dataa(gnd),
	.datab(cnt_ena[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[22]~75 ),
	.combout(\cnt_ena[23]~76_combout ),
	.cout(\cnt_ena[23]~77 ));
// synopsys translate_off
defparam \cnt_ena[23]~76 .lut_mask = 16'hC30C;
defparam \cnt_ena[23]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y38_N15
dffeas \cnt_ena[23] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[23]~76_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[23] .is_wysiwyg = "true";
defparam \cnt_ena[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N17
dffeas \cnt_ena[24] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[24]~78_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[24] .is_wysiwyg = "true";
defparam \cnt_ena[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N8
cycloneive_lcell_comb \always1~6 (
// Equation(s):
// \always1~6_combout  = (!cnt_ena[24] & (!cnt_ena[27] & (!cnt_ena[26] & !cnt_ena[25])))

	.dataa(cnt_ena[24]),
	.datab(cnt_ena[27]),
	.datac(cnt_ena[26]),
	.datad(cnt_ena[25]),
	.cin(gnd),
	.combout(\always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \always1~6 .lut_mask = 16'h0001;
defparam \always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N26
cycloneive_lcell_comb \always1~21 (
// Equation(s):
// \always1~21_combout  = (\always1~6_combout  & (\always1~5_combout  & (\always1~9_combout  & \always1~10_combout )))

	.dataa(\always1~6_combout ),
	.datab(\always1~5_combout ),
	.datac(\always1~9_combout ),
	.datad(\always1~10_combout ),
	.cin(gnd),
	.combout(\always1~21_combout ),
	.cout());
// synopsys translate_off
defparam \always1~21 .lut_mask = 16'h8000;
defparam \always1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N0
cycloneive_lcell_comb \leds_ena~0 (
// Equation(s):
// \leds_ena~0_combout  = (\leds_ena~q ) # ((\ns.SAMPLE~0_combout  & ((cnt_ena[15]) # (!\always1~21_combout ))))

	.dataa(\always1~21_combout ),
	.datab(cnt_ena[15]),
	.datac(\leds_ena~q ),
	.datad(\ns.SAMPLE~0_combout ),
	.cin(gnd),
	.combout(\leds_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \leds_ena~0 .lut_mask = 16'hFDF0;
defparam \leds_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N1
dffeas leds_ena(
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\leds_ena~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam leds_ena.is_wysiwyg = "true";
defparam leds_ena.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N16
cycloneive_lcell_comb \leds_received~0 (
// Equation(s):
// \leds_received~0_combout  = (\nrst~input_o  & (\Selector0~0_combout  & ((\leds_received~q ) # (\cnt_received[0]~31_combout ))))

	.dataa(\nrst~input_o ),
	.datab(\Selector0~0_combout ),
	.datac(\leds_received~q ),
	.datad(\cnt_received[0]~31_combout ),
	.cin(gnd),
	.combout(\leds_received~0_combout ),
	.cout());
// synopsys translate_off
defparam \leds_received~0 .lut_mask = 16'h8880;
defparam \leds_received~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N17
dffeas leds_received(
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\leds_received~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds_received~q ),
	.prn(vcc));
// synopsys translate_off
defparam leds_received.is_wysiwyg = "true";
defparam leds_received.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \uart_cnt_send[0]~3 (
// Equation(s):
// \uart_cnt_send[0]~3_combout  = !uart_cnt_send[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(uart_cnt_send[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_cnt_send[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt_send[0]~3 .lut_mask = 16'h0F0F;
defparam \uart_cnt_send[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N0
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = uart_cnt_clk[0] $ (VCC)
// \Add1~1  = CARRY(uart_cnt_clk[0])

	.dataa(gnd),
	.datab(uart_cnt_clk[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h33CC;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N6
cycloneive_lcell_comb \uart_cnt_clk~3 (
// Equation(s):
// \uart_cnt_clk~3_combout  = (!\Equal5~10_combout  & \Add1~0_combout )

	.dataa(gnd),
	.datab(\Equal5~10_combout ),
	.datac(\Add1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_cnt_clk~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt_clk~3 .lut_mask = 16'h3030;
defparam \uart_cnt_clk~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N6
cycloneive_lcell_comb \uart_cnt_clk[31]~0 (
// Equation(s):
// \uart_cnt_clk[31]~0_combout  = (\cs.SAMPLE~q  & (\always1~20_combout  & \nrst~input_o ))

	.dataa(\cs.SAMPLE~q ),
	.datab(gnd),
	.datac(\always1~20_combout ),
	.datad(\nrst~input_o ),
	.cin(gnd),
	.combout(\uart_cnt_clk[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt_clk[31]~0 .lut_mask = 16'hA000;
defparam \uart_cnt_clk[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N28
cycloneive_lcell_comb \uart_cnt_clk[31]~1 (
// Equation(s):
// \uart_cnt_clk[31]~1_combout  = (\Equal3~4_combout  & (!uart_cnt_send[17] & ((\ns.SEND~0_combout ) # (\uart_cnt_clk[31]~0_combout ))))

	.dataa(\Equal3~4_combout ),
	.datab(uart_cnt_send[17]),
	.datac(\ns.SEND~0_combout ),
	.datad(\uart_cnt_clk[31]~0_combout ),
	.cin(gnd),
	.combout(\uart_cnt_clk[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt_clk[31]~1 .lut_mask = 16'h2220;
defparam \uart_cnt_clk[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N7
dffeas \uart_cnt_clk[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_cnt_clk~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[0] .is_wysiwyg = "true";
defparam \uart_cnt_clk[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N2
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (uart_cnt_clk[1] & (!\Add1~1 )) # (!uart_cnt_clk[1] & ((\Add1~1 ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1 ) # (!uart_cnt_clk[1]))

	.dataa(gnd),
	.datab(uart_cnt_clk[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h3C3F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N3
dffeas \uart_cnt_clk[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[1] .is_wysiwyg = "true";
defparam \uart_cnt_clk[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N4
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (uart_cnt_clk[2] & (\Add1~3  $ (GND))) # (!uart_cnt_clk[2] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((uart_cnt_clk[2] & !\Add1~3 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hC30C;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N5
dffeas \uart_cnt_clk[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[2] .is_wysiwyg = "true";
defparam \uart_cnt_clk[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N6
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (uart_cnt_clk[3] & (!\Add1~5 )) # (!uart_cnt_clk[3] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!uart_cnt_clk[3]))

	.dataa(uart_cnt_clk[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h5A5F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N6
cycloneive_lcell_comb \uart_cnt_clk~7 (
// Equation(s):
// \uart_cnt_clk~7_combout  = (\Add1~6_combout  & !\Equal5~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~6_combout ),
	.datad(\Equal5~10_combout ),
	.cin(gnd),
	.combout(\uart_cnt_clk~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt_clk~7 .lut_mask = 16'h00F0;
defparam \uart_cnt_clk~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N7
dffeas \uart_cnt_clk[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_cnt_clk~7_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[3] .is_wysiwyg = "true";
defparam \uart_cnt_clk[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N8
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (uart_cnt_clk[4] & (\Add1~7  $ (GND))) # (!uart_cnt_clk[4] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((uart_cnt_clk[4] & !\Add1~7 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hC30C;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N4
cycloneive_lcell_comb \uart_cnt_clk~6 (
// Equation(s):
// \uart_cnt_clk~6_combout  = (!\Equal5~10_combout  & \Add1~8_combout )

	.dataa(\Equal5~10_combout ),
	.datab(gnd),
	.datac(\Add1~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_cnt_clk~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt_clk~6 .lut_mask = 16'h5050;
defparam \uart_cnt_clk~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N5
dffeas \uart_cnt_clk[4] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_cnt_clk~6_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[4] .is_wysiwyg = "true";
defparam \uart_cnt_clk[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N10
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (uart_cnt_clk[5] & (!\Add1~9 )) # (!uart_cnt_clk[5] & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!uart_cnt_clk[5]))

	.dataa(uart_cnt_clk[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h5A5F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N11
dffeas \uart_cnt_clk[5] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~10_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[5] .is_wysiwyg = "true";
defparam \uart_cnt_clk[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N12
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (uart_cnt_clk[6] & (\Add1~11  $ (GND))) # (!uart_cnt_clk[6] & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((uart_cnt_clk[6] & !\Add1~11 ))

	.dataa(uart_cnt_clk[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hA50A;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N0
cycloneive_lcell_comb \uart_cnt_clk~5 (
// Equation(s):
// \uart_cnt_clk~5_combout  = (!\Equal5~10_combout  & \Add1~12_combout )

	.dataa(\Equal5~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add1~12_combout ),
	.cin(gnd),
	.combout(\uart_cnt_clk~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt_clk~5 .lut_mask = 16'h5500;
defparam \uart_cnt_clk~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N1
dffeas \uart_cnt_clk[6] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_cnt_clk~5_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[6] .is_wysiwyg = "true";
defparam \uart_cnt_clk[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N14
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (uart_cnt_clk[7] & (!\Add1~13 )) # (!uart_cnt_clk[7] & ((\Add1~13 ) # (GND)))
// \Add1~15  = CARRY((!\Add1~13 ) # (!uart_cnt_clk[7]))

	.dataa(gnd),
	.datab(uart_cnt_clk[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h3C3F;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N15
dffeas \uart_cnt_clk[7] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~14_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[7] .is_wysiwyg = "true";
defparam \uart_cnt_clk[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N16
cycloneive_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (uart_cnt_clk[8] & (\Add1~15  $ (GND))) # (!uart_cnt_clk[8] & (!\Add1~15  & VCC))
// \Add1~17  = CARRY((uart_cnt_clk[8] & !\Add1~15 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hC30C;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N17
dffeas \uart_cnt_clk[8] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~16_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[8] .is_wysiwyg = "true";
defparam \uart_cnt_clk[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N18
cycloneive_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (uart_cnt_clk[9] & (!\Add1~17 )) # (!uart_cnt_clk[9] & ((\Add1~17 ) # (GND)))
// \Add1~19  = CARRY((!\Add1~17 ) # (!uart_cnt_clk[9]))

	.dataa(gnd),
	.datab(uart_cnt_clk[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h3C3F;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N19
dffeas \uart_cnt_clk[9] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~18_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[9] .is_wysiwyg = "true";
defparam \uart_cnt_clk[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N20
cycloneive_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (uart_cnt_clk[10] & (\Add1~19  $ (GND))) # (!uart_cnt_clk[10] & (!\Add1~19  & VCC))
// \Add1~21  = CARRY((uart_cnt_clk[10] & !\Add1~19 ))

	.dataa(uart_cnt_clk[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'hA50A;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N30
cycloneive_lcell_comb \uart_cnt_clk~4 (
// Equation(s):
// \uart_cnt_clk~4_combout  = (!\Equal5~10_combout  & \Add1~20_combout )

	.dataa(\Equal5~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add1~20_combout ),
	.cin(gnd),
	.combout(\uart_cnt_clk~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt_clk~4 .lut_mask = 16'h5500;
defparam \uart_cnt_clk~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N31
dffeas \uart_cnt_clk[10] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_cnt_clk~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[10] .is_wysiwyg = "true";
defparam \uart_cnt_clk[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N22
cycloneive_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (uart_cnt_clk[11] & (!\Add1~21 )) # (!uart_cnt_clk[11] & ((\Add1~21 ) # (GND)))
// \Add1~23  = CARRY((!\Add1~21 ) # (!uart_cnt_clk[11]))

	.dataa(uart_cnt_clk[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h5A5F;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N23
dffeas \uart_cnt_clk[11] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~22_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[11] .is_wysiwyg = "true";
defparam \uart_cnt_clk[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N24
cycloneive_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = (uart_cnt_clk[12] & (\Add1~23  $ (GND))) # (!uart_cnt_clk[12] & (!\Add1~23  & VCC))
// \Add1~25  = CARRY((uart_cnt_clk[12] & !\Add1~23 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'hC30C;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N2
cycloneive_lcell_comb \uart_cnt_clk~2 (
// Equation(s):
// \uart_cnt_clk~2_combout  = (\Add1~24_combout  & !\Equal5~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~24_combout ),
	.datad(\Equal5~10_combout ),
	.cin(gnd),
	.combout(\uart_cnt_clk~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt_clk~2 .lut_mask = 16'h00F0;
defparam \uart_cnt_clk~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N3
dffeas \uart_cnt_clk[12] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_cnt_clk~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[12] .is_wysiwyg = "true";
defparam \uart_cnt_clk[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N26
cycloneive_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (uart_cnt_clk[13] & (!\Add1~25 )) # (!uart_cnt_clk[13] & ((\Add1~25 ) # (GND)))
// \Add1~27  = CARRY((!\Add1~25 ) # (!uart_cnt_clk[13]))

	.dataa(uart_cnt_clk[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h5A5F;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N27
dffeas \uart_cnt_clk[13] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~26_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[13] .is_wysiwyg = "true";
defparam \uart_cnt_clk[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N28
cycloneive_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = (uart_cnt_clk[14] & (\Add1~27  $ (GND))) # (!uart_cnt_clk[14] & (!\Add1~27  & VCC))
// \Add1~29  = CARRY((uart_cnt_clk[14] & !\Add1~27 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'hC30C;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N29
dffeas \uart_cnt_clk[14] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~28_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[14] .is_wysiwyg = "true";
defparam \uart_cnt_clk[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N30
cycloneive_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (uart_cnt_clk[15] & (!\Add1~29 )) # (!uart_cnt_clk[15] & ((\Add1~29 ) # (GND)))
// \Add1~31  = CARRY((!\Add1~29 ) # (!uart_cnt_clk[15]))

	.dataa(uart_cnt_clk[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'h5A5F;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N31
dffeas \uart_cnt_clk[15] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~30_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[15] .is_wysiwyg = "true";
defparam \uart_cnt_clk[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N12
cycloneive_lcell_comb \Equal5~5 (
// Equation(s):
// \Equal5~5_combout  = (!uart_cnt_clk[14] & (!uart_cnt_clk[15] & (!uart_cnt_clk[13] & uart_cnt_clk[12])))

	.dataa(uart_cnt_clk[14]),
	.datab(uart_cnt_clk[15]),
	.datac(uart_cnt_clk[13]),
	.datad(uart_cnt_clk[12]),
	.cin(gnd),
	.combout(\Equal5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~5 .lut_mask = 16'h0100;
defparam \Equal5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N8
cycloneive_lcell_comb \Equal5~6 (
// Equation(s):
// \Equal5~6_combout  = (!uart_cnt_clk[11] & (!uart_cnt_clk[8] & !uart_cnt_clk[0]))

	.dataa(gnd),
	.datab(uart_cnt_clk[11]),
	.datac(uart_cnt_clk[8]),
	.datad(uart_cnt_clk[0]),
	.cin(gnd),
	.combout(\Equal5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~6 .lut_mask = 16'h0003;
defparam \Equal5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N0
cycloneive_lcell_comb \Add1~32 (
// Equation(s):
// \Add1~32_combout  = (uart_cnt_clk[16] & (\Add1~31  $ (GND))) # (!uart_cnt_clk[16] & (!\Add1~31  & VCC))
// \Add1~33  = CARRY((uart_cnt_clk[16] & !\Add1~31 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~31 ),
	.combout(\Add1~32_combout ),
	.cout(\Add1~33 ));
// synopsys translate_off
defparam \Add1~32 .lut_mask = 16'hC30C;
defparam \Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y37_N1
dffeas \uart_cnt_clk[16] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~32_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[16]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[16] .is_wysiwyg = "true";
defparam \uart_cnt_clk[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N2
cycloneive_lcell_comb \Add1~34 (
// Equation(s):
// \Add1~34_combout  = (uart_cnt_clk[17] & (!\Add1~33 )) # (!uart_cnt_clk[17] & ((\Add1~33 ) # (GND)))
// \Add1~35  = CARRY((!\Add1~33 ) # (!uart_cnt_clk[17]))

	.dataa(gnd),
	.datab(uart_cnt_clk[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~33 ),
	.combout(\Add1~34_combout ),
	.cout(\Add1~35 ));
// synopsys translate_off
defparam \Add1~34 .lut_mask = 16'h3C3F;
defparam \Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y37_N3
dffeas \uart_cnt_clk[17] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~34_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[17]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[17] .is_wysiwyg = "true";
defparam \uart_cnt_clk[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N4
cycloneive_lcell_comb \Add1~36 (
// Equation(s):
// \Add1~36_combout  = (uart_cnt_clk[18] & (\Add1~35  $ (GND))) # (!uart_cnt_clk[18] & (!\Add1~35  & VCC))
// \Add1~37  = CARRY((uart_cnt_clk[18] & !\Add1~35 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~35 ),
	.combout(\Add1~36_combout ),
	.cout(\Add1~37 ));
// synopsys translate_off
defparam \Add1~36 .lut_mask = 16'hC30C;
defparam \Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y37_N5
dffeas \uart_cnt_clk[18] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~36_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[18]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[18] .is_wysiwyg = "true";
defparam \uart_cnt_clk[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N6
cycloneive_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_combout  = (uart_cnt_clk[19] & (!\Add1~37 )) # (!uart_cnt_clk[19] & ((\Add1~37 ) # (GND)))
// \Add1~39  = CARRY((!\Add1~37 ) # (!uart_cnt_clk[19]))

	.dataa(uart_cnt_clk[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~37 ),
	.combout(\Add1~38_combout ),
	.cout(\Add1~39 ));
// synopsys translate_off
defparam \Add1~38 .lut_mask = 16'h5A5F;
defparam \Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y37_N7
dffeas \uart_cnt_clk[19] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~38_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[19]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[19] .is_wysiwyg = "true";
defparam \uart_cnt_clk[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N8
cycloneive_lcell_comb \Add1~40 (
// Equation(s):
// \Add1~40_combout  = (uart_cnt_clk[20] & (\Add1~39  $ (GND))) # (!uart_cnt_clk[20] & (!\Add1~39  & VCC))
// \Add1~41  = CARRY((uart_cnt_clk[20] & !\Add1~39 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~39 ),
	.combout(\Add1~40_combout ),
	.cout(\Add1~41 ));
// synopsys translate_off
defparam \Add1~40 .lut_mask = 16'hC30C;
defparam \Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y37_N9
dffeas \uart_cnt_clk[20] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~40_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[20]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[20] .is_wysiwyg = "true";
defparam \uart_cnt_clk[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N10
cycloneive_lcell_comb \Add1~42 (
// Equation(s):
// \Add1~42_combout  = (uart_cnt_clk[21] & (!\Add1~41 )) # (!uart_cnt_clk[21] & ((\Add1~41 ) # (GND)))
// \Add1~43  = CARRY((!\Add1~41 ) # (!uart_cnt_clk[21]))

	.dataa(uart_cnt_clk[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~41 ),
	.combout(\Add1~42_combout ),
	.cout(\Add1~43 ));
// synopsys translate_off
defparam \Add1~42 .lut_mask = 16'h5A5F;
defparam \Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y37_N11
dffeas \uart_cnt_clk[21] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~42_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[21]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[21] .is_wysiwyg = "true";
defparam \uart_cnt_clk[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N12
cycloneive_lcell_comb \Add1~44 (
// Equation(s):
// \Add1~44_combout  = (uart_cnt_clk[22] & (\Add1~43  $ (GND))) # (!uart_cnt_clk[22] & (!\Add1~43  & VCC))
// \Add1~45  = CARRY((uart_cnt_clk[22] & !\Add1~43 ))

	.dataa(uart_cnt_clk[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~43 ),
	.combout(\Add1~44_combout ),
	.cout(\Add1~45 ));
// synopsys translate_off
defparam \Add1~44 .lut_mask = 16'hA50A;
defparam \Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y37_N13
dffeas \uart_cnt_clk[22] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~44_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[22]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[22] .is_wysiwyg = "true";
defparam \uart_cnt_clk[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N14
cycloneive_lcell_comb \Add1~46 (
// Equation(s):
// \Add1~46_combout  = (uart_cnt_clk[23] & (!\Add1~45 )) # (!uart_cnt_clk[23] & ((\Add1~45 ) # (GND)))
// \Add1~47  = CARRY((!\Add1~45 ) # (!uart_cnt_clk[23]))

	.dataa(gnd),
	.datab(uart_cnt_clk[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~45 ),
	.combout(\Add1~46_combout ),
	.cout(\Add1~47 ));
// synopsys translate_off
defparam \Add1~46 .lut_mask = 16'h3C3F;
defparam \Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y37_N15
dffeas \uart_cnt_clk[23] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~46_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[23]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[23] .is_wysiwyg = "true";
defparam \uart_cnt_clk[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N16
cycloneive_lcell_comb \Add1~48 (
// Equation(s):
// \Add1~48_combout  = (uart_cnt_clk[24] & (\Add1~47  $ (GND))) # (!uart_cnt_clk[24] & (!\Add1~47  & VCC))
// \Add1~49  = CARRY((uart_cnt_clk[24] & !\Add1~47 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~47 ),
	.combout(\Add1~48_combout ),
	.cout(\Add1~49 ));
// synopsys translate_off
defparam \Add1~48 .lut_mask = 16'hC30C;
defparam \Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y37_N17
dffeas \uart_cnt_clk[24] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~48_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[24]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[24] .is_wysiwyg = "true";
defparam \uart_cnt_clk[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N18
cycloneive_lcell_comb \Add1~50 (
// Equation(s):
// \Add1~50_combout  = (uart_cnt_clk[25] & (!\Add1~49 )) # (!uart_cnt_clk[25] & ((\Add1~49 ) # (GND)))
// \Add1~51  = CARRY((!\Add1~49 ) # (!uart_cnt_clk[25]))

	.dataa(gnd),
	.datab(uart_cnt_clk[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~49 ),
	.combout(\Add1~50_combout ),
	.cout(\Add1~51 ));
// synopsys translate_off
defparam \Add1~50 .lut_mask = 16'h3C3F;
defparam \Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y37_N19
dffeas \uart_cnt_clk[25] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~50_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[25]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[25] .is_wysiwyg = "true";
defparam \uart_cnt_clk[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N20
cycloneive_lcell_comb \Add1~52 (
// Equation(s):
// \Add1~52_combout  = (uart_cnt_clk[26] & (\Add1~51  $ (GND))) # (!uart_cnt_clk[26] & (!\Add1~51  & VCC))
// \Add1~53  = CARRY((uart_cnt_clk[26] & !\Add1~51 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~51 ),
	.combout(\Add1~52_combout ),
	.cout(\Add1~53 ));
// synopsys translate_off
defparam \Add1~52 .lut_mask = 16'hC30C;
defparam \Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y37_N21
dffeas \uart_cnt_clk[26] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~52_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[26]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[26] .is_wysiwyg = "true";
defparam \uart_cnt_clk[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N22
cycloneive_lcell_comb \Add1~54 (
// Equation(s):
// \Add1~54_combout  = (uart_cnt_clk[27] & (!\Add1~53 )) # (!uart_cnt_clk[27] & ((\Add1~53 ) # (GND)))
// \Add1~55  = CARRY((!\Add1~53 ) # (!uart_cnt_clk[27]))

	.dataa(uart_cnt_clk[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~53 ),
	.combout(\Add1~54_combout ),
	.cout(\Add1~55 ));
// synopsys translate_off
defparam \Add1~54 .lut_mask = 16'h5A5F;
defparam \Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y37_N23
dffeas \uart_cnt_clk[27] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~54_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[27]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[27] .is_wysiwyg = "true";
defparam \uart_cnt_clk[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N10
cycloneive_lcell_comb \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = (!uart_cnt_clk[26] & (!uart_cnt_clk[27] & (!uart_cnt_clk[24] & !uart_cnt_clk[25])))

	.dataa(uart_cnt_clk[26]),
	.datab(uart_cnt_clk[27]),
	.datac(uart_cnt_clk[24]),
	.datad(uart_cnt_clk[25]),
	.cin(gnd),
	.combout(\Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~1 .lut_mask = 16'h0001;
defparam \Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N20
cycloneive_lcell_comb \Equal5~2 (
// Equation(s):
// \Equal5~2_combout  = (!uart_cnt_clk[22] & (!uart_cnt_clk[21] & (!uart_cnt_clk[23] & !uart_cnt_clk[20])))

	.dataa(uart_cnt_clk[22]),
	.datab(uart_cnt_clk[21]),
	.datac(uart_cnt_clk[23]),
	.datad(uart_cnt_clk[20]),
	.cin(gnd),
	.combout(\Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~2 .lut_mask = 16'h0001;
defparam \Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N22
cycloneive_lcell_comb \Equal5~3 (
// Equation(s):
// \Equal5~3_combout  = (!uart_cnt_clk[17] & (!uart_cnt_clk[19] & (!uart_cnt_clk[18] & !uart_cnt_clk[16])))

	.dataa(uart_cnt_clk[17]),
	.datab(uart_cnt_clk[19]),
	.datac(uart_cnt_clk[18]),
	.datad(uart_cnt_clk[16]),
	.cin(gnd),
	.combout(\Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~3 .lut_mask = 16'h0001;
defparam \Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N24
cycloneive_lcell_comb \Add1~56 (
// Equation(s):
// \Add1~56_combout  = (uart_cnt_clk[28] & (\Add1~55  $ (GND))) # (!uart_cnt_clk[28] & (!\Add1~55  & VCC))
// \Add1~57  = CARRY((uart_cnt_clk[28] & !\Add1~55 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~55 ),
	.combout(\Add1~56_combout ),
	.cout(\Add1~57 ));
// synopsys translate_off
defparam \Add1~56 .lut_mask = 16'hC30C;
defparam \Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y37_N25
dffeas \uart_cnt_clk[28] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~56_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[28]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[28] .is_wysiwyg = "true";
defparam \uart_cnt_clk[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N26
cycloneive_lcell_comb \Add1~58 (
// Equation(s):
// \Add1~58_combout  = (uart_cnt_clk[29] & (!\Add1~57 )) # (!uart_cnt_clk[29] & ((\Add1~57 ) # (GND)))
// \Add1~59  = CARRY((!\Add1~57 ) # (!uart_cnt_clk[29]))

	.dataa(uart_cnt_clk[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~57 ),
	.combout(\Add1~58_combout ),
	.cout(\Add1~59 ));
// synopsys translate_off
defparam \Add1~58 .lut_mask = 16'h5A5F;
defparam \Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y37_N27
dffeas \uart_cnt_clk[29] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~58_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[29]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[29] .is_wysiwyg = "true";
defparam \uart_cnt_clk[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N28
cycloneive_lcell_comb \Add1~60 (
// Equation(s):
// \Add1~60_combout  = (uart_cnt_clk[30] & (\Add1~59  $ (GND))) # (!uart_cnt_clk[30] & (!\Add1~59  & VCC))
// \Add1~61  = CARRY((uart_cnt_clk[30] & !\Add1~59 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~59 ),
	.combout(\Add1~60_combout ),
	.cout(\Add1~61 ));
// synopsys translate_off
defparam \Add1~60 .lut_mask = 16'hC30C;
defparam \Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y37_N29
dffeas \uart_cnt_clk[30] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~60_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[30]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[30] .is_wysiwyg = "true";
defparam \uart_cnt_clk[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N30
cycloneive_lcell_comb \Add1~62 (
// Equation(s):
// \Add1~62_combout  = uart_cnt_clk[31] $ (\Add1~61 )

	.dataa(uart_cnt_clk[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~61 ),
	.combout(\Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~62 .lut_mask = 16'h5A5A;
defparam \Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y37_N31
dffeas \uart_cnt_clk[31] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~62_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[31]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[31] .is_wysiwyg = "true";
defparam \uart_cnt_clk[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N24
cycloneive_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (!uart_cnt_clk[31] & (!uart_cnt_clk[30] & (!uart_cnt_clk[29] & !uart_cnt_clk[28])))

	.dataa(uart_cnt_clk[31]),
	.datab(uart_cnt_clk[30]),
	.datac(uart_cnt_clk[29]),
	.datad(uart_cnt_clk[28]),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h0001;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N16
cycloneive_lcell_comb \Equal5~4 (
// Equation(s):
// \Equal5~4_combout  = (\Equal5~1_combout  & (\Equal5~2_combout  & (\Equal5~3_combout  & \Equal5~0_combout )))

	.dataa(\Equal5~1_combout ),
	.datab(\Equal5~2_combout ),
	.datac(\Equal5~3_combout ),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Equal5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~4 .lut_mask = 16'h8000;
defparam \Equal5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N26
cycloneive_lcell_comb \Equal5~7 (
// Equation(s):
// \Equal5~7_combout  = (\Equal5~5_combout  & (\Equal5~6_combout  & \Equal5~4_combout ))

	.dataa(\Equal5~5_combout ),
	.datab(gnd),
	.datac(\Equal5~6_combout ),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\Equal5~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~7 .lut_mask = 16'hA000;
defparam \Equal5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N24
cycloneive_lcell_comb \Equal5~9 (
// Equation(s):
// \Equal5~9_combout  = (uart_cnt_clk[3] & (!uart_cnt_clk[5] & (uart_cnt_clk[4] & !uart_cnt_clk[2])))

	.dataa(uart_cnt_clk[3]),
	.datab(uart_cnt_clk[5]),
	.datac(uart_cnt_clk[4]),
	.datad(uart_cnt_clk[2]),
	.cin(gnd),
	.combout(\Equal5~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~9 .lut_mask = 16'h0020;
defparam \Equal5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N18
cycloneive_lcell_comb \Equal5~8 (
// Equation(s):
// \Equal5~8_combout  = (!uart_cnt_clk[7] & (uart_cnt_clk[6] & (uart_cnt_clk[10] & !uart_cnt_clk[9])))

	.dataa(uart_cnt_clk[7]),
	.datab(uart_cnt_clk[6]),
	.datac(uart_cnt_clk[10]),
	.datad(uart_cnt_clk[9]),
	.cin(gnd),
	.combout(\Equal5~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~8 .lut_mask = 16'h0040;
defparam \Equal5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N10
cycloneive_lcell_comb \Equal5~10 (
// Equation(s):
// \Equal5~10_combout  = (\Equal5~7_combout  & (\Equal5~9_combout  & (!uart_cnt_clk[1] & \Equal5~8_combout )))

	.dataa(\Equal5~7_combout ),
	.datab(\Equal5~9_combout ),
	.datac(uart_cnt_clk[1]),
	.datad(\Equal5~8_combout ),
	.cin(gnd),
	.combout(\Equal5~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~10 .lut_mask = 16'h0800;
defparam \Equal5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N20
cycloneive_lcell_comb \uart_cnt_send[0]~2 (
// Equation(s):
// \uart_cnt_send[0]~2_combout  = (\Equal3~4_combout  & (\ns.SEND~1_combout  & (!uart_cnt_send[17] & \Equal5~10_combout )))

	.dataa(\Equal3~4_combout ),
	.datab(\ns.SEND~1_combout ),
	.datac(uart_cnt_send[17]),
	.datad(\Equal5~10_combout ),
	.cin(gnd),
	.combout(\uart_cnt_send[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt_send[0]~2 .lut_mask = 16'h0800;
defparam \uart_cnt_send[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N9
dffeas \uart_cnt_send[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_cnt_send[0]~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[0] .is_wysiwyg = "true";
defparam \uart_cnt_send[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N2
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (uart_cnt_send[1] & (uart_cnt_send[0] $ (VCC))) # (!uart_cnt_send[1] & (uart_cnt_send[0] & VCC))
// \Add0~1  = CARRY((uart_cnt_send[1] & uart_cnt_send[0]))

	.dataa(uart_cnt_send[1]),
	.datab(uart_cnt_send[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N3
dffeas \uart_cnt_send[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[1] .is_wysiwyg = "true";
defparam \uart_cnt_send[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N4
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (uart_cnt_send[2] & (!\Add0~1 )) # (!uart_cnt_send[2] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!uart_cnt_send[2]))

	.dataa(gnd),
	.datab(uart_cnt_send[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N5
dffeas \uart_cnt_send[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[2] .is_wysiwyg = "true";
defparam \uart_cnt_send[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (uart_cnt_send[3] & (\Add0~3  $ (GND))) # (!uart_cnt_send[3] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((uart_cnt_send[3] & !\Add0~3 ))

	.dataa(uart_cnt_send[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hA50A;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N7
dffeas \uart_cnt_send[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[3] .is_wysiwyg = "true";
defparam \uart_cnt_send[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (uart_cnt_send[4] & (!\Add0~5 )) # (!uart_cnt_send[4] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!uart_cnt_send[4]))

	.dataa(gnd),
	.datab(uart_cnt_send[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h3C3F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N9
dffeas \uart_cnt_send[4] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~6_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[4] .is_wysiwyg = "true";
defparam \uart_cnt_send[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (uart_cnt_send[5] & (\Add0~7  $ (GND))) # (!uart_cnt_send[5] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((uart_cnt_send[5] & !\Add0~7 ))

	.dataa(uart_cnt_send[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hA50A;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N11
dffeas \uart_cnt_send[5] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~8_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[5] .is_wysiwyg = "true";
defparam \uart_cnt_send[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (uart_cnt_send[6] & (!\Add0~9 )) # (!uart_cnt_send[6] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!uart_cnt_send[6]))

	.dataa(uart_cnt_send[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N13
dffeas \uart_cnt_send[6] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~10_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[6] .is_wysiwyg = "true";
defparam \uart_cnt_send[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N14
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (uart_cnt_send[7] & (\Add0~11  $ (GND))) # (!uart_cnt_send[7] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((uart_cnt_send[7] & !\Add0~11 ))

	.dataa(gnd),
	.datab(uart_cnt_send[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hC30C;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N15
dffeas \uart_cnt_send[7] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~12_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[7] .is_wysiwyg = "true";
defparam \uart_cnt_send[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (uart_cnt_send[8] & (!\Add0~13 )) # (!uart_cnt_send[8] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!uart_cnt_send[8]))

	.dataa(gnd),
	.datab(uart_cnt_send[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N17
dffeas \uart_cnt_send[8] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~14_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[8] .is_wysiwyg = "true";
defparam \uart_cnt_send[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (uart_cnt_send[9] & (\Add0~15  $ (GND))) # (!uart_cnt_send[9] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((uart_cnt_send[9] & !\Add0~15 ))

	.dataa(gnd),
	.datab(uart_cnt_send[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hC30C;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N19
dffeas \uart_cnt_send[9] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~16_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[9] .is_wysiwyg = "true";
defparam \uart_cnt_send[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (uart_cnt_send[10] & (!\Add0~17 )) # (!uart_cnt_send[10] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!uart_cnt_send[10]))

	.dataa(gnd),
	.datab(uart_cnt_send[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N21
dffeas \uart_cnt_send[10] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~18_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[10] .is_wysiwyg = "true";
defparam \uart_cnt_send[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (uart_cnt_send[11] & (\Add0~19  $ (GND))) # (!uart_cnt_send[11] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((uart_cnt_send[11] & !\Add0~19 ))

	.dataa(uart_cnt_send[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hA50A;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N23
dffeas \uart_cnt_send[11] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~20_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[11] .is_wysiwyg = "true";
defparam \uart_cnt_send[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (uart_cnt_send[12] & (!\Add0~21 )) # (!uart_cnt_send[12] & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!uart_cnt_send[12]))

	.dataa(gnd),
	.datab(uart_cnt_send[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h3C3F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N25
dffeas \uart_cnt_send[12] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~22_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[12] .is_wysiwyg = "true";
defparam \uart_cnt_send[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (uart_cnt_send[13] & (\Add0~23  $ (GND))) # (!uart_cnt_send[13] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((uart_cnt_send[13] & !\Add0~23 ))

	.dataa(uart_cnt_send[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hA50A;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N27
dffeas \uart_cnt_send[13] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~24_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[13] .is_wysiwyg = "true";
defparam \uart_cnt_send[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (uart_cnt_send[14] & (!\Add0~25 )) # (!uart_cnt_send[14] & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!uart_cnt_send[14]))

	.dataa(gnd),
	.datab(uart_cnt_send[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h3C3F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N29
dffeas \uart_cnt_send[14] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~26_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[14] .is_wysiwyg = "true";
defparam \uart_cnt_send[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (uart_cnt_send[15] & (\Add0~27  $ (GND))) # (!uart_cnt_send[15] & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((uart_cnt_send[15] & !\Add0~27 ))

	.dataa(uart_cnt_send[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hA50A;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N31
dffeas \uart_cnt_send[15] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~28_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[15] .is_wysiwyg = "true";
defparam \uart_cnt_send[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (uart_cnt_send[16] & (!\Add0~29 )) # (!uart_cnt_send[16] & ((\Add0~29 ) # (GND)))
// \Add0~31  = CARRY((!\Add0~29 ) # (!uart_cnt_send[16]))

	.dataa(gnd),
	.datab(uart_cnt_send[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h3C3F;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N1
dffeas \uart_cnt_send[16] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~30_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[16]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[16] .is_wysiwyg = "true";
defparam \uart_cnt_send[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (uart_cnt_send[17] & (\Add0~31  $ (GND))) # (!uart_cnt_send[17] & (!\Add0~31  & VCC))
// \Add0~33  = CARRY((uart_cnt_send[17] & !\Add0~31 ))

	.dataa(gnd),
	.datab(uart_cnt_send[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hC30C;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N3
dffeas \uart_cnt_send[17] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~32_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[17]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[17] .is_wysiwyg = "true";
defparam \uart_cnt_send[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (uart_cnt_send[18] & (!\Add0~33 )) # (!uart_cnt_send[18] & ((\Add0~33 ) # (GND)))
// \Add0~35  = CARRY((!\Add0~33 ) # (!uart_cnt_send[18]))

	.dataa(gnd),
	.datab(uart_cnt_send[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h3C3F;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N5
dffeas \uart_cnt_send[18] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~34_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[18]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[18] .is_wysiwyg = "true";
defparam \uart_cnt_send[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (uart_cnt_send[19] & (\Add0~35  $ (GND))) # (!uart_cnt_send[19] & (!\Add0~35  & VCC))
// \Add0~37  = CARRY((uart_cnt_send[19] & !\Add0~35 ))

	.dataa(uart_cnt_send[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hA50A;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N7
dffeas \uart_cnt_send[19] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~36_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[19]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[19] .is_wysiwyg = "true";
defparam \uart_cnt_send[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (uart_cnt_send[20] & (!\Add0~37 )) # (!uart_cnt_send[20] & ((\Add0~37 ) # (GND)))
// \Add0~39  = CARRY((!\Add0~37 ) # (!uart_cnt_send[20]))

	.dataa(gnd),
	.datab(uart_cnt_send[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h3C3F;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N9
dffeas \uart_cnt_send[20] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~38_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[20]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[20] .is_wysiwyg = "true";
defparam \uart_cnt_send[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (uart_cnt_send[21] & (\Add0~39  $ (GND))) # (!uart_cnt_send[21] & (!\Add0~39  & VCC))
// \Add0~41  = CARRY((uart_cnt_send[21] & !\Add0~39 ))

	.dataa(uart_cnt_send[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'hA50A;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N11
dffeas \uart_cnt_send[21] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~40_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[21]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[21] .is_wysiwyg = "true";
defparam \uart_cnt_send[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (uart_cnt_send[22] & (!\Add0~41 )) # (!uart_cnt_send[22] & ((\Add0~41 ) # (GND)))
// \Add0~43  = CARRY((!\Add0~41 ) # (!uart_cnt_send[22]))

	.dataa(uart_cnt_send[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h5A5F;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N13
dffeas \uart_cnt_send[22] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~42_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[22]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[22] .is_wysiwyg = "true";
defparam \uart_cnt_send[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (uart_cnt_send[23] & (\Add0~43  $ (GND))) # (!uart_cnt_send[23] & (!\Add0~43  & VCC))
// \Add0~45  = CARRY((uart_cnt_send[23] & !\Add0~43 ))

	.dataa(gnd),
	.datab(uart_cnt_send[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'hC30C;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N15
dffeas \uart_cnt_send[23] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~44_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[23]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[23] .is_wysiwyg = "true";
defparam \uart_cnt_send[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (uart_cnt_send[24] & (!\Add0~45 )) # (!uart_cnt_send[24] & ((\Add0~45 ) # (GND)))
// \Add0~47  = CARRY((!\Add0~45 ) # (!uart_cnt_send[24]))

	.dataa(gnd),
	.datab(uart_cnt_send[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h3C3F;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N17
dffeas \uart_cnt_send[24] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~46_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[24]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[24] .is_wysiwyg = "true";
defparam \uart_cnt_send[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (uart_cnt_send[25] & (\Add0~47  $ (GND))) # (!uart_cnt_send[25] & (!\Add0~47  & VCC))
// \Add0~49  = CARRY((uart_cnt_send[25] & !\Add0~47 ))

	.dataa(gnd),
	.datab(uart_cnt_send[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'hC30C;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N19
dffeas \uart_cnt_send[25] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~48_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[25]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[25] .is_wysiwyg = "true";
defparam \uart_cnt_send[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneive_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (uart_cnt_send[26] & (!\Add0~49 )) # (!uart_cnt_send[26] & ((\Add0~49 ) # (GND)))
// \Add0~51  = CARRY((!\Add0~49 ) # (!uart_cnt_send[26]))

	.dataa(gnd),
	.datab(uart_cnt_send[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h3C3F;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N21
dffeas \uart_cnt_send[26] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~50_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[26]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[26] .is_wysiwyg = "true";
defparam \uart_cnt_send[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneive_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (uart_cnt_send[27] & (\Add0~51  $ (GND))) # (!uart_cnt_send[27] & (!\Add0~51  & VCC))
// \Add0~53  = CARRY((uart_cnt_send[27] & !\Add0~51 ))

	.dataa(uart_cnt_send[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'hA50A;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N23
dffeas \uart_cnt_send[27] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~52_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[27]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[27] .is_wysiwyg = "true";
defparam \uart_cnt_send[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = (!uart_cnt_send[27] & (!uart_cnt_send[24] & (!uart_cnt_send[26] & !uart_cnt_send[25])))

	.dataa(uart_cnt_send[27]),
	.datab(uart_cnt_send[24]),
	.datac(uart_cnt_send[26]),
	.datad(uart_cnt_send[25]),
	.cin(gnd),
	.combout(\Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~1 .lut_mask = 16'h0001;
defparam \Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (uart_cnt_send[28] & (!\Add0~53 )) # (!uart_cnt_send[28] & ((\Add0~53 ) # (GND)))
// \Add0~55  = CARRY((!\Add0~53 ) # (!uart_cnt_send[28]))

	.dataa(gnd),
	.datab(uart_cnt_send[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h3C3F;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N25
dffeas \uart_cnt_send[28] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~54_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[28]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[28] .is_wysiwyg = "true";
defparam \uart_cnt_send[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneive_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (uart_cnt_send[29] & (\Add0~55  $ (GND))) # (!uart_cnt_send[29] & (!\Add0~55  & VCC))
// \Add0~57  = CARRY((uart_cnt_send[29] & !\Add0~55 ))

	.dataa(uart_cnt_send[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout(\Add0~57 ));
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'hA50A;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N27
dffeas \uart_cnt_send[29] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~56_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[29]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[29] .is_wysiwyg = "true";
defparam \uart_cnt_send[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneive_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (uart_cnt_send[30] & (!\Add0~57 )) # (!uart_cnt_send[30] & ((\Add0~57 ) # (GND)))
// \Add0~59  = CARRY((!\Add0~57 ) # (!uart_cnt_send[30]))

	.dataa(gnd),
	.datab(uart_cnt_send[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~57 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'h3C3F;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N29
dffeas \uart_cnt_send[30] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~58_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[30]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[30] .is_wysiwyg = "true";
defparam \uart_cnt_send[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = uart_cnt_send[31] $ (!\Add0~59 )

	.dataa(uart_cnt_send[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~59 ),
	.combout(\Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'hA5A5;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N31
dffeas \uart_cnt_send[31] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~60_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[31]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[31] .is_wysiwyg = "true";
defparam \uart_cnt_send[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (!uart_cnt_send[29] & (!uart_cnt_send[30] & (!uart_cnt_send[31] & !uart_cnt_send[28])))

	.dataa(uart_cnt_send[29]),
	.datab(uart_cnt_send[30]),
	.datac(uart_cnt_send[31]),
	.datad(uart_cnt_send[28]),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h0001;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \Equal3~3 (
// Equation(s):
// \Equal3~3_combout  = (!uart_cnt_send[18] & !uart_cnt_send[19])

	.dataa(uart_cnt_send[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(uart_cnt_send[19]),
	.cin(gnd),
	.combout(\Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~3 .lut_mask = 16'h0055;
defparam \Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = (!uart_cnt_send[21] & (!uart_cnt_send[20] & (!uart_cnt_send[23] & !uart_cnt_send[22])))

	.dataa(uart_cnt_send[21]),
	.datab(uart_cnt_send[20]),
	.datac(uart_cnt_send[23]),
	.datad(uart_cnt_send[22]),
	.cin(gnd),
	.combout(\Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~2 .lut_mask = 16'h0001;
defparam \Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \Equal3~4 (
// Equation(s):
// \Equal3~4_combout  = (\Equal3~1_combout  & (\Equal3~0_combout  & (\Equal3~3_combout  & \Equal3~2_combout )))

	.dataa(\Equal3~1_combout ),
	.datab(\Equal3~0_combout ),
	.datac(\Equal3~3_combout ),
	.datad(\Equal3~2_combout ),
	.cin(gnd),
	.combout(\Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~4 .lut_mask = 16'h8000;
defparam \Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \Equal3~6 (
// Equation(s):
// \Equal3~6_combout  = (!uart_cnt_send[11] & (!uart_cnt_send[10] & (!uart_cnt_send[12] & !uart_cnt_send[13])))

	.dataa(uart_cnt_send[11]),
	.datab(uart_cnt_send[10]),
	.datac(uart_cnt_send[12]),
	.datad(uart_cnt_send[13]),
	.cin(gnd),
	.combout(\Equal3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~6 .lut_mask = 16'h0001;
defparam \Equal3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N2
cycloneive_lcell_comb \Equal3~5 (
// Equation(s):
// \Equal3~5_combout  = (uart_cnt_send[17] & (!uart_cnt_send[16] & (!uart_cnt_send[15] & !uart_cnt_send[14])))

	.dataa(uart_cnt_send[17]),
	.datab(uart_cnt_send[16]),
	.datac(uart_cnt_send[15]),
	.datad(uart_cnt_send[14]),
	.cin(gnd),
	.combout(\Equal3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~5 .lut_mask = 16'h0002;
defparam \Equal3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \Equal3~8 (
// Equation(s):
// \Equal3~8_combout  = (!uart_cnt_send[2] & (!uart_cnt_send[5] & (!uart_cnt_send[4] & !uart_cnt_send[3])))

	.dataa(uart_cnt_send[2]),
	.datab(uart_cnt_send[5]),
	.datac(uart_cnt_send[4]),
	.datad(uart_cnt_send[3]),
	.cin(gnd),
	.combout(\Equal3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~8 .lut_mask = 16'h0001;
defparam \Equal3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N0
cycloneive_lcell_comb \Equal3~7 (
// Equation(s):
// \Equal3~7_combout  = (!uart_cnt_send[6] & (!uart_cnt_send[8] & (!uart_cnt_send[7] & !uart_cnt_send[9])))

	.dataa(uart_cnt_send[6]),
	.datab(uart_cnt_send[8]),
	.datac(uart_cnt_send[7]),
	.datad(uart_cnt_send[9]),
	.cin(gnd),
	.combout(\Equal3~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~7 .lut_mask = 16'h0001;
defparam \Equal3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \Equal3~9 (
// Equation(s):
// \Equal3~9_combout  = (\Equal3~6_combout  & (\Equal3~5_combout  & (\Equal3~8_combout  & \Equal3~7_combout )))

	.dataa(\Equal3~6_combout ),
	.datab(\Equal3~5_combout ),
	.datac(\Equal3~8_combout ),
	.datad(\Equal3~7_combout ),
	.cin(gnd),
	.combout(\Equal3~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~9 .lut_mask = 16'h8000;
defparam \Equal3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \Equal3~10 (
// Equation(s):
// \Equal3~10_combout  = (\Equal3~4_combout  & (!uart_cnt_send[0] & (\Equal3~9_combout  & !uart_cnt_send[1])))

	.dataa(\Equal3~4_combout ),
	.datab(uart_cnt_send[0]),
	.datac(\Equal3~9_combout ),
	.datad(uart_cnt_send[1]),
	.cin(gnd),
	.combout(\Equal3~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~10 .lut_mask = 16'h0020;
defparam \Equal3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \ns.SEND~0 (
// Equation(s):
// \ns.SEND~0_combout  = (\cs.SEND~q  & (!\Equal3~10_combout  & \nrst~input_o ))

	.dataa(\cs.SEND~q ),
	.datab(gnd),
	.datac(\Equal3~10_combout ),
	.datad(\nrst~input_o ),
	.cin(gnd),
	.combout(\ns.SEND~0_combout ),
	.cout());
// synopsys translate_off
defparam \ns.SEND~0 .lut_mask = 16'h0A00;
defparam \ns.SEND~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N12
cycloneive_lcell_comb \ns.SEND~1 (
// Equation(s):
// \ns.SEND~1_combout  = (\ns.SEND~0_combout ) # ((\cs.SAMPLE~q  & (\always1~20_combout  & \nrst~input_o )))

	.dataa(\cs.SAMPLE~q ),
	.datab(\always1~20_combout ),
	.datac(\ns.SEND~0_combout ),
	.datad(\nrst~input_o ),
	.cin(gnd),
	.combout(\ns.SEND~1_combout ),
	.cout());
// synopsys translate_off
defparam \ns.SEND~1 .lut_mask = 16'hF8F0;
defparam \ns.SEND~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N13
dffeas \cs.SEND (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\ns.SEND~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs.SEND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cs.SEND .is_wysiwyg = "true";
defparam \cs.SEND .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N1
dffeas \cs.HOLD (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\ns.HOLD~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs.HOLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cs.HOLD .is_wysiwyg = "true";
defparam \cs.HOLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \ns.HOLD~0 (
// Equation(s):
// \ns.HOLD~0_combout  = (\nrst~input_o  & ((\cs.HOLD~q ) # ((\cs.SEND~q  & \Equal3~10_combout ))))

	.dataa(\cs.SEND~q ),
	.datab(\Equal3~10_combout ),
	.datac(\cs.HOLD~q ),
	.datad(\nrst~input_o ),
	.cin(gnd),
	.combout(\ns.HOLD~0_combout ),
	.cout());
// synopsys translate_off
defparam \ns.HOLD~0 .lut_mask = 16'hF800;
defparam \ns.HOLD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N2
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (uart_cnt_send[17]) # (!\Equal3~4_combout )

	.dataa(\Equal3~4_combout ),
	.datab(gnd),
	.datac(uart_cnt_send[17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hF5F5;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N8
cycloneive_lcell_comb \leds_uart~2 (
// Equation(s):
// \leds_uart~2_combout  = (\leds_uart~q ) # ((\ns.SEND~1_combout  & ((\LessThan0~0_combout ))) # (!\ns.SEND~1_combout  & (\ns.HOLD~0_combout )))

	.dataa(\ns.HOLD~0_combout ),
	.datab(\LessThan0~0_combout ),
	.datac(\leds_uart~q ),
	.datad(\ns.SEND~1_combout ),
	.cin(gnd),
	.combout(\leds_uart~2_combout ),
	.cout());
// synopsys translate_off
defparam \leds_uart~2 .lut_mask = 16'hFCFA;
defparam \leds_uart~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N9
dffeas leds_uart(
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\leds_uart~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds_uart~q ),
	.prn(vcc));
// synopsys translate_off
defparam leds_uart.is_wysiwyg = "true";
defparam leds_uart.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N16
cycloneive_lcell_comb \leds_reset~feeder (
// Equation(s):
// \leds_reset~feeder_combout  = \leds_reset~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\leds_reset~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\leds_reset~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \leds_reset~feeder .lut_mask = 16'hF0F0;
defparam \leds_reset~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y40_N17
dffeas leds_reset(
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\leds_reset~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam leds_reset.is_wysiwyg = "true";
defparam leds_reset.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N14
cycloneive_lcell_comb \leds_uart~3 (
// Equation(s):
// \leds_uart~3_combout  = (\ns.SEND~1_combout  & (((uart_cnt_send[17])) # (!\Equal3~4_combout ))) # (!\ns.SEND~1_combout  & (((\ns.HOLD~0_combout ))))

	.dataa(\Equal3~4_combout ),
	.datab(\ns.HOLD~0_combout ),
	.datac(uart_cnt_send[17]),
	.datad(\ns.SEND~1_combout ),
	.cin(gnd),
	.combout(\leds_uart~3_combout ),
	.cout());
// synopsys translate_off
defparam \leds_uart~3 .lut_mask = 16'hF5CC;
defparam \leds_uart~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N12
cycloneive_lcell_comb \uart_wreq_reg~0 (
// Equation(s):
// \uart_wreq_reg~0_combout  = (!\leds_uart~3_combout  & ((\ns.SEND~1_combout  & (\Equal5~10_combout )) # (!\ns.SEND~1_combout  & ((\uart_wreq_reg~q )))))

	.dataa(\Equal5~10_combout ),
	.datab(\leds_uart~3_combout ),
	.datac(\uart_wreq_reg~q ),
	.datad(\ns.SEND~1_combout ),
	.cin(gnd),
	.combout(\uart_wreq_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wreq_reg~0 .lut_mask = 16'h2230;
defparam \uart_wreq_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N13
dffeas uart_wreq_reg(
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_wreq_reg~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_wreq_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam uart_wreq_reg.is_wysiwyg = "true";
defparam uart_wreq_reg.power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y37_N19
dffeas \u_uart_tx|cs.IDLE (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_bit[3]~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cs.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cs.IDLE .is_wysiwyg = "true";
defparam \u_uart_tx|cs.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N10
cycloneive_lcell_comb \u_uart_tx|cnt_bit[2]~4 (
// Equation(s):
// \u_uart_tx|cnt_bit[2]~4_combout  = (\u_uart_tx|cnt_bit [2] & ((\uart_wreq_reg~q ) # (\u_uart_tx|cs.IDLE~q )))

	.dataa(\uart_wreq_reg~q ),
	.datab(gnd),
	.datac(\u_uart_tx|cs.IDLE~q ),
	.datad(\u_uart_tx|cnt_bit [2]),
	.cin(gnd),
	.combout(\u_uart_tx|cnt_bit[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|cnt_bit[2]~4 .lut_mask = 16'hFA00;
defparam \u_uart_tx|cnt_bit[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N20
cycloneive_lcell_comb \u_uart_tx|Add1~2 (
// Equation(s):
// \u_uart_tx|Add1~2_combout  = \u_uart_tx|cnt_bit [2] $ (((\u_uart_tx|cnt_bit [0] & \u_uart_tx|cnt_bit [1])))

	.dataa(\u_uart_tx|cnt_bit [2]),
	.datab(gnd),
	.datac(\u_uart_tx|cnt_bit [0]),
	.datad(\u_uart_tx|cnt_bit [1]),
	.cin(gnd),
	.combout(\u_uart_tx|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Add1~2 .lut_mask = 16'h5AAA;
defparam \u_uart_tx|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N0
cycloneive_lcell_comb \u_uart_tx|cnt_clk[0]~32 (
// Equation(s):
// \u_uart_tx|cnt_clk[0]~32_combout  = \u_uart_tx|cnt_clk [0] $ (VCC)
// \u_uart_tx|cnt_clk[0]~33  = CARRY(\u_uart_tx|cnt_clk [0])

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_uart_tx|cnt_clk[0]~32_combout ),
	.cout(\u_uart_tx|cnt_clk[0]~33 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[0]~32 .lut_mask = 16'h33CC;
defparam \u_uart_tx|cnt_clk[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N1
dffeas \u_uart_tx|cnt_clk[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[0]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[0] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N2
cycloneive_lcell_comb \u_uart_tx|cnt_clk[1]~34 (
// Equation(s):
// \u_uart_tx|cnt_clk[1]~34_combout  = (\u_uart_tx|cnt_clk [1] & (!\u_uart_tx|cnt_clk[0]~33 )) # (!\u_uart_tx|cnt_clk [1] & ((\u_uart_tx|cnt_clk[0]~33 ) # (GND)))
// \u_uart_tx|cnt_clk[1]~35  = CARRY((!\u_uart_tx|cnt_clk[0]~33 ) # (!\u_uart_tx|cnt_clk [1]))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[0]~33 ),
	.combout(\u_uart_tx|cnt_clk[1]~34_combout ),
	.cout(\u_uart_tx|cnt_clk[1]~35 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[1]~34 .lut_mask = 16'h3C3F;
defparam \u_uart_tx|cnt_clk[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N3
dffeas \u_uart_tx|cnt_clk[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[1]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[1] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N4
cycloneive_lcell_comb \u_uart_tx|cnt_clk[2]~36 (
// Equation(s):
// \u_uart_tx|cnt_clk[2]~36_combout  = (\u_uart_tx|cnt_clk [2] & (\u_uart_tx|cnt_clk[1]~35  $ (GND))) # (!\u_uart_tx|cnt_clk [2] & (!\u_uart_tx|cnt_clk[1]~35  & VCC))
// \u_uart_tx|cnt_clk[2]~37  = CARRY((\u_uart_tx|cnt_clk [2] & !\u_uart_tx|cnt_clk[1]~35 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[1]~35 ),
	.combout(\u_uart_tx|cnt_clk[2]~36_combout ),
	.cout(\u_uart_tx|cnt_clk[2]~37 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[2]~36 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N5
dffeas \u_uart_tx|cnt_clk[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[2]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[2] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N6
cycloneive_lcell_comb \u_uart_tx|cnt_clk[3]~38 (
// Equation(s):
// \u_uart_tx|cnt_clk[3]~38_combout  = (\u_uart_tx|cnt_clk [3] & (!\u_uart_tx|cnt_clk[2]~37 )) # (!\u_uart_tx|cnt_clk [3] & ((\u_uart_tx|cnt_clk[2]~37 ) # (GND)))
// \u_uart_tx|cnt_clk[3]~39  = CARRY((!\u_uart_tx|cnt_clk[2]~37 ) # (!\u_uart_tx|cnt_clk [3]))

	.dataa(\u_uart_tx|cnt_clk [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[2]~37 ),
	.combout(\u_uart_tx|cnt_clk[3]~38_combout ),
	.cout(\u_uart_tx|cnt_clk[3]~39 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[3]~38 .lut_mask = 16'h5A5F;
defparam \u_uart_tx|cnt_clk[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N7
dffeas \u_uart_tx|cnt_clk[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[3]~38_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[3] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N8
cycloneive_lcell_comb \u_uart_tx|cnt_clk[4]~40 (
// Equation(s):
// \u_uart_tx|cnt_clk[4]~40_combout  = (\u_uart_tx|cnt_clk [4] & (\u_uart_tx|cnt_clk[3]~39  $ (GND))) # (!\u_uart_tx|cnt_clk [4] & (!\u_uart_tx|cnt_clk[3]~39  & VCC))
// \u_uart_tx|cnt_clk[4]~41  = CARRY((\u_uart_tx|cnt_clk [4] & !\u_uart_tx|cnt_clk[3]~39 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[3]~39 ),
	.combout(\u_uart_tx|cnt_clk[4]~40_combout ),
	.cout(\u_uart_tx|cnt_clk[4]~41 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[4]~40 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N9
dffeas \u_uart_tx|cnt_clk[4] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[4]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[4] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N10
cycloneive_lcell_comb \u_uart_tx|cnt_clk[5]~42 (
// Equation(s):
// \u_uart_tx|cnt_clk[5]~42_combout  = (\u_uart_tx|cnt_clk [5] & (!\u_uart_tx|cnt_clk[4]~41 )) # (!\u_uart_tx|cnt_clk [5] & ((\u_uart_tx|cnt_clk[4]~41 ) # (GND)))
// \u_uart_tx|cnt_clk[5]~43  = CARRY((!\u_uart_tx|cnt_clk[4]~41 ) # (!\u_uart_tx|cnt_clk [5]))

	.dataa(\u_uart_tx|cnt_clk [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[4]~41 ),
	.combout(\u_uart_tx|cnt_clk[5]~42_combout ),
	.cout(\u_uart_tx|cnt_clk[5]~43 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[5]~42 .lut_mask = 16'h5A5F;
defparam \u_uart_tx|cnt_clk[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N11
dffeas \u_uart_tx|cnt_clk[5] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[5]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[5] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N12
cycloneive_lcell_comb \u_uart_tx|cnt_clk[6]~44 (
// Equation(s):
// \u_uart_tx|cnt_clk[6]~44_combout  = (\u_uart_tx|cnt_clk [6] & (\u_uart_tx|cnt_clk[5]~43  $ (GND))) # (!\u_uart_tx|cnt_clk [6] & (!\u_uart_tx|cnt_clk[5]~43  & VCC))
// \u_uart_tx|cnt_clk[6]~45  = CARRY((\u_uart_tx|cnt_clk [6] & !\u_uart_tx|cnt_clk[5]~43 ))

	.dataa(\u_uart_tx|cnt_clk [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[5]~43 ),
	.combout(\u_uart_tx|cnt_clk[6]~44_combout ),
	.cout(\u_uart_tx|cnt_clk[6]~45 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[6]~44 .lut_mask = 16'hA50A;
defparam \u_uart_tx|cnt_clk[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N13
dffeas \u_uart_tx|cnt_clk[6] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[6]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[6] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N14
cycloneive_lcell_comb \u_uart_tx|cnt_clk[7]~46 (
// Equation(s):
// \u_uart_tx|cnt_clk[7]~46_combout  = (\u_uart_tx|cnt_clk [7] & (!\u_uart_tx|cnt_clk[6]~45 )) # (!\u_uart_tx|cnt_clk [7] & ((\u_uart_tx|cnt_clk[6]~45 ) # (GND)))
// \u_uart_tx|cnt_clk[7]~47  = CARRY((!\u_uart_tx|cnt_clk[6]~45 ) # (!\u_uart_tx|cnt_clk [7]))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[6]~45 ),
	.combout(\u_uart_tx|cnt_clk[7]~46_combout ),
	.cout(\u_uart_tx|cnt_clk[7]~47 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[7]~46 .lut_mask = 16'h3C3F;
defparam \u_uart_tx|cnt_clk[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N15
dffeas \u_uart_tx|cnt_clk[7] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[7]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[7] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N16
cycloneive_lcell_comb \u_uart_tx|cnt_clk[8]~48 (
// Equation(s):
// \u_uart_tx|cnt_clk[8]~48_combout  = (\u_uart_tx|cnt_clk [8] & (\u_uart_tx|cnt_clk[7]~47  $ (GND))) # (!\u_uart_tx|cnt_clk [8] & (!\u_uart_tx|cnt_clk[7]~47  & VCC))
// \u_uart_tx|cnt_clk[8]~49  = CARRY((\u_uart_tx|cnt_clk [8] & !\u_uart_tx|cnt_clk[7]~47 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[7]~47 ),
	.combout(\u_uart_tx|cnt_clk[8]~48_combout ),
	.cout(\u_uart_tx|cnt_clk[8]~49 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[8]~48 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N17
dffeas \u_uart_tx|cnt_clk[8] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[8]~48_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[8] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N18
cycloneive_lcell_comb \u_uart_tx|cnt_clk[9]~50 (
// Equation(s):
// \u_uart_tx|cnt_clk[9]~50_combout  = (\u_uart_tx|cnt_clk [9] & (!\u_uart_tx|cnt_clk[8]~49 )) # (!\u_uart_tx|cnt_clk [9] & ((\u_uart_tx|cnt_clk[8]~49 ) # (GND)))
// \u_uart_tx|cnt_clk[9]~51  = CARRY((!\u_uart_tx|cnt_clk[8]~49 ) # (!\u_uart_tx|cnt_clk [9]))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[8]~49 ),
	.combout(\u_uart_tx|cnt_clk[9]~50_combout ),
	.cout(\u_uart_tx|cnt_clk[9]~51 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[9]~50 .lut_mask = 16'h3C3F;
defparam \u_uart_tx|cnt_clk[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N19
dffeas \u_uart_tx|cnt_clk[9] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[9]~50_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[9] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N20
cycloneive_lcell_comb \u_uart_tx|cnt_clk[10]~52 (
// Equation(s):
// \u_uart_tx|cnt_clk[10]~52_combout  = (\u_uart_tx|cnt_clk [10] & (\u_uart_tx|cnt_clk[9]~51  $ (GND))) # (!\u_uart_tx|cnt_clk [10] & (!\u_uart_tx|cnt_clk[9]~51  & VCC))
// \u_uart_tx|cnt_clk[10]~53  = CARRY((\u_uart_tx|cnt_clk [10] & !\u_uart_tx|cnt_clk[9]~51 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[9]~51 ),
	.combout(\u_uart_tx|cnt_clk[10]~52_combout ),
	.cout(\u_uart_tx|cnt_clk[10]~53 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[10]~52 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N21
dffeas \u_uart_tx|cnt_clk[10] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[10]~52_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[10] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N22
cycloneive_lcell_comb \u_uart_tx|cnt_clk[11]~54 (
// Equation(s):
// \u_uart_tx|cnt_clk[11]~54_combout  = (\u_uart_tx|cnt_clk [11] & (!\u_uart_tx|cnt_clk[10]~53 )) # (!\u_uart_tx|cnt_clk [11] & ((\u_uart_tx|cnt_clk[10]~53 ) # (GND)))
// \u_uart_tx|cnt_clk[11]~55  = CARRY((!\u_uart_tx|cnt_clk[10]~53 ) # (!\u_uart_tx|cnt_clk [11]))

	.dataa(\u_uart_tx|cnt_clk [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[10]~53 ),
	.combout(\u_uart_tx|cnt_clk[11]~54_combout ),
	.cout(\u_uart_tx|cnt_clk[11]~55 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[11]~54 .lut_mask = 16'h5A5F;
defparam \u_uart_tx|cnt_clk[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N23
dffeas \u_uart_tx|cnt_clk[11] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[11]~54_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[11] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N24
cycloneive_lcell_comb \u_uart_tx|cnt_clk[12]~56 (
// Equation(s):
// \u_uart_tx|cnt_clk[12]~56_combout  = (\u_uart_tx|cnt_clk [12] & (\u_uart_tx|cnt_clk[11]~55  $ (GND))) # (!\u_uart_tx|cnt_clk [12] & (!\u_uart_tx|cnt_clk[11]~55  & VCC))
// \u_uart_tx|cnt_clk[12]~57  = CARRY((\u_uart_tx|cnt_clk [12] & !\u_uart_tx|cnt_clk[11]~55 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[11]~55 ),
	.combout(\u_uart_tx|cnt_clk[12]~56_combout ),
	.cout(\u_uart_tx|cnt_clk[12]~57 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[12]~56 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N25
dffeas \u_uart_tx|cnt_clk[12] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[12]~56_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[12] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N26
cycloneive_lcell_comb \u_uart_tx|cnt_clk[13]~58 (
// Equation(s):
// \u_uart_tx|cnt_clk[13]~58_combout  = (\u_uart_tx|cnt_clk [13] & (!\u_uart_tx|cnt_clk[12]~57 )) # (!\u_uart_tx|cnt_clk [13] & ((\u_uart_tx|cnt_clk[12]~57 ) # (GND)))
// \u_uart_tx|cnt_clk[13]~59  = CARRY((!\u_uart_tx|cnt_clk[12]~57 ) # (!\u_uart_tx|cnt_clk [13]))

	.dataa(\u_uart_tx|cnt_clk [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[12]~57 ),
	.combout(\u_uart_tx|cnt_clk[13]~58_combout ),
	.cout(\u_uart_tx|cnt_clk[13]~59 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[13]~58 .lut_mask = 16'h5A5F;
defparam \u_uart_tx|cnt_clk[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N27
dffeas \u_uart_tx|cnt_clk[13] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[13]~58_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[13] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N28
cycloneive_lcell_comb \u_uart_tx|cnt_clk[14]~60 (
// Equation(s):
// \u_uart_tx|cnt_clk[14]~60_combout  = (\u_uart_tx|cnt_clk [14] & (\u_uart_tx|cnt_clk[13]~59  $ (GND))) # (!\u_uart_tx|cnt_clk [14] & (!\u_uart_tx|cnt_clk[13]~59  & VCC))
// \u_uart_tx|cnt_clk[14]~61  = CARRY((\u_uart_tx|cnt_clk [14] & !\u_uart_tx|cnt_clk[13]~59 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[13]~59 ),
	.combout(\u_uart_tx|cnt_clk[14]~60_combout ),
	.cout(\u_uart_tx|cnt_clk[14]~61 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[14]~60 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N29
dffeas \u_uart_tx|cnt_clk[14] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[14]~60_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[14] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N30
cycloneive_lcell_comb \u_uart_tx|cnt_clk[15]~62 (
// Equation(s):
// \u_uart_tx|cnt_clk[15]~62_combout  = (\u_uart_tx|cnt_clk [15] & (!\u_uart_tx|cnt_clk[14]~61 )) # (!\u_uart_tx|cnt_clk [15] & ((\u_uart_tx|cnt_clk[14]~61 ) # (GND)))
// \u_uart_tx|cnt_clk[15]~63  = CARRY((!\u_uart_tx|cnt_clk[14]~61 ) # (!\u_uart_tx|cnt_clk [15]))

	.dataa(\u_uart_tx|cnt_clk [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[14]~61 ),
	.combout(\u_uart_tx|cnt_clk[15]~62_combout ),
	.cout(\u_uart_tx|cnt_clk[15]~63 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[15]~62 .lut_mask = 16'h5A5F;
defparam \u_uart_tx|cnt_clk[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y36_N31
dffeas \u_uart_tx|cnt_clk[15] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[15]~62_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[15] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N0
cycloneive_lcell_comb \u_uart_tx|cnt_clk[16]~64 (
// Equation(s):
// \u_uart_tx|cnt_clk[16]~64_combout  = (\u_uart_tx|cnt_clk [16] & (\u_uart_tx|cnt_clk[15]~63  $ (GND))) # (!\u_uart_tx|cnt_clk [16] & (!\u_uart_tx|cnt_clk[15]~63  & VCC))
// \u_uart_tx|cnt_clk[16]~65  = CARRY((\u_uart_tx|cnt_clk [16] & !\u_uart_tx|cnt_clk[15]~63 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[15]~63 ),
	.combout(\u_uart_tx|cnt_clk[16]~64_combout ),
	.cout(\u_uart_tx|cnt_clk[16]~65 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[16]~64 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y35_N1
dffeas \u_uart_tx|cnt_clk[16] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[16]~64_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[16] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N2
cycloneive_lcell_comb \u_uart_tx|cnt_clk[17]~66 (
// Equation(s):
// \u_uart_tx|cnt_clk[17]~66_combout  = (\u_uart_tx|cnt_clk [17] & (!\u_uart_tx|cnt_clk[16]~65 )) # (!\u_uart_tx|cnt_clk [17] & ((\u_uart_tx|cnt_clk[16]~65 ) # (GND)))
// \u_uart_tx|cnt_clk[17]~67  = CARRY((!\u_uart_tx|cnt_clk[16]~65 ) # (!\u_uart_tx|cnt_clk [17]))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[16]~65 ),
	.combout(\u_uart_tx|cnt_clk[17]~66_combout ),
	.cout(\u_uart_tx|cnt_clk[17]~67 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[17]~66 .lut_mask = 16'h3C3F;
defparam \u_uart_tx|cnt_clk[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y35_N3
dffeas \u_uart_tx|cnt_clk[17] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[17]~66_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[17] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N4
cycloneive_lcell_comb \u_uart_tx|cnt_clk[18]~68 (
// Equation(s):
// \u_uart_tx|cnt_clk[18]~68_combout  = (\u_uart_tx|cnt_clk [18] & (\u_uart_tx|cnt_clk[17]~67  $ (GND))) # (!\u_uart_tx|cnt_clk [18] & (!\u_uart_tx|cnt_clk[17]~67  & VCC))
// \u_uart_tx|cnt_clk[18]~69  = CARRY((\u_uart_tx|cnt_clk [18] & !\u_uart_tx|cnt_clk[17]~67 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[17]~67 ),
	.combout(\u_uart_tx|cnt_clk[18]~68_combout ),
	.cout(\u_uart_tx|cnt_clk[18]~69 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[18]~68 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y35_N5
dffeas \u_uart_tx|cnt_clk[18] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[18]~68_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[18] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N6
cycloneive_lcell_comb \u_uart_tx|cnt_clk[19]~70 (
// Equation(s):
// \u_uart_tx|cnt_clk[19]~70_combout  = (\u_uart_tx|cnt_clk [19] & (!\u_uart_tx|cnt_clk[18]~69 )) # (!\u_uart_tx|cnt_clk [19] & ((\u_uart_tx|cnt_clk[18]~69 ) # (GND)))
// \u_uart_tx|cnt_clk[19]~71  = CARRY((!\u_uart_tx|cnt_clk[18]~69 ) # (!\u_uart_tx|cnt_clk [19]))

	.dataa(\u_uart_tx|cnt_clk [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[18]~69 ),
	.combout(\u_uart_tx|cnt_clk[19]~70_combout ),
	.cout(\u_uart_tx|cnt_clk[19]~71 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[19]~70 .lut_mask = 16'h5A5F;
defparam \u_uart_tx|cnt_clk[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y35_N7
dffeas \u_uart_tx|cnt_clk[19] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[19]~70_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[19] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N8
cycloneive_lcell_comb \u_uart_tx|cnt_clk[20]~72 (
// Equation(s):
// \u_uart_tx|cnt_clk[20]~72_combout  = (\u_uart_tx|cnt_clk [20] & (\u_uart_tx|cnt_clk[19]~71  $ (GND))) # (!\u_uart_tx|cnt_clk [20] & (!\u_uart_tx|cnt_clk[19]~71  & VCC))
// \u_uart_tx|cnt_clk[20]~73  = CARRY((\u_uart_tx|cnt_clk [20] & !\u_uart_tx|cnt_clk[19]~71 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[19]~71 ),
	.combout(\u_uart_tx|cnt_clk[20]~72_combout ),
	.cout(\u_uart_tx|cnt_clk[20]~73 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[20]~72 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y35_N9
dffeas \u_uart_tx|cnt_clk[20] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[20]~72_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[20] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N10
cycloneive_lcell_comb \u_uart_tx|cnt_clk[21]~74 (
// Equation(s):
// \u_uart_tx|cnt_clk[21]~74_combout  = (\u_uart_tx|cnt_clk [21] & (!\u_uart_tx|cnt_clk[20]~73 )) # (!\u_uart_tx|cnt_clk [21] & ((\u_uart_tx|cnt_clk[20]~73 ) # (GND)))
// \u_uart_tx|cnt_clk[21]~75  = CARRY((!\u_uart_tx|cnt_clk[20]~73 ) # (!\u_uart_tx|cnt_clk [21]))

	.dataa(\u_uart_tx|cnt_clk [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[20]~73 ),
	.combout(\u_uart_tx|cnt_clk[21]~74_combout ),
	.cout(\u_uart_tx|cnt_clk[21]~75 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[21]~74 .lut_mask = 16'h5A5F;
defparam \u_uart_tx|cnt_clk[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y35_N11
dffeas \u_uart_tx|cnt_clk[21] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[21]~74_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[21] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N12
cycloneive_lcell_comb \u_uart_tx|cnt_clk[22]~76 (
// Equation(s):
// \u_uart_tx|cnt_clk[22]~76_combout  = (\u_uart_tx|cnt_clk [22] & (\u_uart_tx|cnt_clk[21]~75  $ (GND))) # (!\u_uart_tx|cnt_clk [22] & (!\u_uart_tx|cnt_clk[21]~75  & VCC))
// \u_uart_tx|cnt_clk[22]~77  = CARRY((\u_uart_tx|cnt_clk [22] & !\u_uart_tx|cnt_clk[21]~75 ))

	.dataa(\u_uart_tx|cnt_clk [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[21]~75 ),
	.combout(\u_uart_tx|cnt_clk[22]~76_combout ),
	.cout(\u_uart_tx|cnt_clk[22]~77 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[22]~76 .lut_mask = 16'hA50A;
defparam \u_uart_tx|cnt_clk[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y35_N13
dffeas \u_uart_tx|cnt_clk[22] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[22]~76_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[22] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N14
cycloneive_lcell_comb \u_uart_tx|cnt_clk[23]~78 (
// Equation(s):
// \u_uart_tx|cnt_clk[23]~78_combout  = (\u_uart_tx|cnt_clk [23] & (!\u_uart_tx|cnt_clk[22]~77 )) # (!\u_uart_tx|cnt_clk [23] & ((\u_uart_tx|cnt_clk[22]~77 ) # (GND)))
// \u_uart_tx|cnt_clk[23]~79  = CARRY((!\u_uart_tx|cnt_clk[22]~77 ) # (!\u_uart_tx|cnt_clk [23]))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[22]~77 ),
	.combout(\u_uart_tx|cnt_clk[23]~78_combout ),
	.cout(\u_uart_tx|cnt_clk[23]~79 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[23]~78 .lut_mask = 16'h3C3F;
defparam \u_uart_tx|cnt_clk[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y35_N15
dffeas \u_uart_tx|cnt_clk[23] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[23]~78_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[23] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N16
cycloneive_lcell_comb \u_uart_tx|cnt_clk[24]~80 (
// Equation(s):
// \u_uart_tx|cnt_clk[24]~80_combout  = (\u_uart_tx|cnt_clk [24] & (\u_uart_tx|cnt_clk[23]~79  $ (GND))) # (!\u_uart_tx|cnt_clk [24] & (!\u_uart_tx|cnt_clk[23]~79  & VCC))
// \u_uart_tx|cnt_clk[24]~81  = CARRY((\u_uart_tx|cnt_clk [24] & !\u_uart_tx|cnt_clk[23]~79 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[23]~79 ),
	.combout(\u_uart_tx|cnt_clk[24]~80_combout ),
	.cout(\u_uart_tx|cnt_clk[24]~81 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[24]~80 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y35_N17
dffeas \u_uart_tx|cnt_clk[24] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[24]~80_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[24] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N18
cycloneive_lcell_comb \u_uart_tx|cnt_clk[25]~82 (
// Equation(s):
// \u_uart_tx|cnt_clk[25]~82_combout  = (\u_uart_tx|cnt_clk [25] & (!\u_uart_tx|cnt_clk[24]~81 )) # (!\u_uart_tx|cnt_clk [25] & ((\u_uart_tx|cnt_clk[24]~81 ) # (GND)))
// \u_uart_tx|cnt_clk[25]~83  = CARRY((!\u_uart_tx|cnt_clk[24]~81 ) # (!\u_uart_tx|cnt_clk [25]))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[24]~81 ),
	.combout(\u_uart_tx|cnt_clk[25]~82_combout ),
	.cout(\u_uart_tx|cnt_clk[25]~83 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[25]~82 .lut_mask = 16'h3C3F;
defparam \u_uart_tx|cnt_clk[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y35_N19
dffeas \u_uart_tx|cnt_clk[25] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[25]~82_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[25] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N20
cycloneive_lcell_comb \u_uart_tx|cnt_clk[26]~84 (
// Equation(s):
// \u_uart_tx|cnt_clk[26]~84_combout  = (\u_uart_tx|cnt_clk [26] & (\u_uart_tx|cnt_clk[25]~83  $ (GND))) # (!\u_uart_tx|cnt_clk [26] & (!\u_uart_tx|cnt_clk[25]~83  & VCC))
// \u_uart_tx|cnt_clk[26]~85  = CARRY((\u_uart_tx|cnt_clk [26] & !\u_uart_tx|cnt_clk[25]~83 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[25]~83 ),
	.combout(\u_uart_tx|cnt_clk[26]~84_combout ),
	.cout(\u_uart_tx|cnt_clk[26]~85 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[26]~84 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y35_N21
dffeas \u_uart_tx|cnt_clk[26] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[26]~84_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[26] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N22
cycloneive_lcell_comb \u_uart_tx|cnt_clk[27]~86 (
// Equation(s):
// \u_uart_tx|cnt_clk[27]~86_combout  = (\u_uart_tx|cnt_clk [27] & (!\u_uart_tx|cnt_clk[26]~85 )) # (!\u_uart_tx|cnt_clk [27] & ((\u_uart_tx|cnt_clk[26]~85 ) # (GND)))
// \u_uart_tx|cnt_clk[27]~87  = CARRY((!\u_uart_tx|cnt_clk[26]~85 ) # (!\u_uart_tx|cnt_clk [27]))

	.dataa(\u_uart_tx|cnt_clk [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[26]~85 ),
	.combout(\u_uart_tx|cnt_clk[27]~86_combout ),
	.cout(\u_uart_tx|cnt_clk[27]~87 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[27]~86 .lut_mask = 16'h5A5F;
defparam \u_uart_tx|cnt_clk[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y35_N23
dffeas \u_uart_tx|cnt_clk[27] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[27]~86_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[27] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N24
cycloneive_lcell_comb \u_uart_tx|cnt_clk[28]~88 (
// Equation(s):
// \u_uart_tx|cnt_clk[28]~88_combout  = (\u_uart_tx|cnt_clk [28] & (\u_uart_tx|cnt_clk[27]~87  $ (GND))) # (!\u_uart_tx|cnt_clk [28] & (!\u_uart_tx|cnt_clk[27]~87  & VCC))
// \u_uart_tx|cnt_clk[28]~89  = CARRY((\u_uart_tx|cnt_clk [28] & !\u_uart_tx|cnt_clk[27]~87 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[27]~87 ),
	.combout(\u_uart_tx|cnt_clk[28]~88_combout ),
	.cout(\u_uart_tx|cnt_clk[28]~89 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[28]~88 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y35_N25
dffeas \u_uart_tx|cnt_clk[28] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[28]~88_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[28] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N18
cycloneive_lcell_comb \u_uart_tx|always3~5 (
// Equation(s):
// \u_uart_tx|always3~5_combout  = (!\u_uart_tx|cnt_clk [26] & (!\u_uart_tx|cnt_clk [27] & (!\u_uart_tx|cnt_clk [28] & !\u_uart_tx|cnt_clk [25])))

	.dataa(\u_uart_tx|cnt_clk [26]),
	.datab(\u_uart_tx|cnt_clk [27]),
	.datac(\u_uart_tx|cnt_clk [28]),
	.datad(\u_uart_tx|cnt_clk [25]),
	.cin(gnd),
	.combout(\u_uart_tx|always3~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~5 .lut_mask = 16'h0001;
defparam \u_uart_tx|always3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N0
cycloneive_lcell_comb \u_uart_tx|always3~1 (
// Equation(s):
// \u_uart_tx|always3~1_combout  = (!\u_uart_tx|cnt_clk [16] & (!\u_uart_tx|cnt_clk [14] & (!\u_uart_tx|cnt_clk [15] & !\u_uart_tx|cnt_clk [13])))

	.dataa(\u_uart_tx|cnt_clk [16]),
	.datab(\u_uart_tx|cnt_clk [14]),
	.datac(\u_uart_tx|cnt_clk [15]),
	.datad(\u_uart_tx|cnt_clk [13]),
	.cin(gnd),
	.combout(\u_uart_tx|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~1 .lut_mask = 16'h0001;
defparam \u_uart_tx|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N24
cycloneive_lcell_comb \u_uart_tx|always3~3 (
// Equation(s):
// \u_uart_tx|always3~3_combout  = (!\u_uart_tx|cnt_clk [23] & (!\u_uart_tx|cnt_clk [24] & (!\u_uart_tx|cnt_clk [21] & !\u_uart_tx|cnt_clk [22])))

	.dataa(\u_uart_tx|cnt_clk [23]),
	.datab(\u_uart_tx|cnt_clk [24]),
	.datac(\u_uart_tx|cnt_clk [21]),
	.datad(\u_uart_tx|cnt_clk [22]),
	.cin(gnd),
	.combout(\u_uart_tx|always3~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~3 .lut_mask = 16'h0001;
defparam \u_uart_tx|always3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N8
cycloneive_lcell_comb \u_uart_tx|always3~2 (
// Equation(s):
// \u_uart_tx|always3~2_combout  = (!\u_uart_tx|cnt_clk [20] & (!\u_uart_tx|cnt_clk [19] & (!\u_uart_tx|cnt_clk [18] & !\u_uart_tx|cnt_clk [17])))

	.dataa(\u_uart_tx|cnt_clk [20]),
	.datab(\u_uart_tx|cnt_clk [19]),
	.datac(\u_uart_tx|cnt_clk [18]),
	.datad(\u_uart_tx|cnt_clk [17]),
	.cin(gnd),
	.combout(\u_uart_tx|always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~2 .lut_mask = 16'h0001;
defparam \u_uart_tx|always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N16
cycloneive_lcell_comb \u_uart_tx|always3~0 (
// Equation(s):
// \u_uart_tx|always3~0_combout  = (!\u_uart_tx|cnt_clk [12] & (!\u_uart_tx|cnt_clk [10] & (!\u_uart_tx|cnt_clk [9] & !\u_uart_tx|cnt_clk [11])))

	.dataa(\u_uart_tx|cnt_clk [12]),
	.datab(\u_uart_tx|cnt_clk [10]),
	.datac(\u_uart_tx|cnt_clk [9]),
	.datad(\u_uart_tx|cnt_clk [11]),
	.cin(gnd),
	.combout(\u_uart_tx|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~0 .lut_mask = 16'h0001;
defparam \u_uart_tx|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N18
cycloneive_lcell_comb \u_uart_tx|always3~4 (
// Equation(s):
// \u_uart_tx|always3~4_combout  = (\u_uart_tx|always3~1_combout  & (\u_uart_tx|always3~3_combout  & (\u_uart_tx|always3~2_combout  & \u_uart_tx|always3~0_combout )))

	.dataa(\u_uart_tx|always3~1_combout ),
	.datab(\u_uart_tx|always3~3_combout ),
	.datac(\u_uart_tx|always3~2_combout ),
	.datad(\u_uart_tx|always3~0_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|always3~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~4 .lut_mask = 16'h8000;
defparam \u_uart_tx|always3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N26
cycloneive_lcell_comb \u_uart_tx|cnt_clk[29]~90 (
// Equation(s):
// \u_uart_tx|cnt_clk[29]~90_combout  = (\u_uart_tx|cnt_clk [29] & (!\u_uart_tx|cnt_clk[28]~89 )) # (!\u_uart_tx|cnt_clk [29] & ((\u_uart_tx|cnt_clk[28]~89 ) # (GND)))
// \u_uart_tx|cnt_clk[29]~91  = CARRY((!\u_uart_tx|cnt_clk[28]~89 ) # (!\u_uart_tx|cnt_clk [29]))

	.dataa(\u_uart_tx|cnt_clk [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[28]~89 ),
	.combout(\u_uart_tx|cnt_clk[29]~90_combout ),
	.cout(\u_uart_tx|cnt_clk[29]~91 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[29]~90 .lut_mask = 16'h5A5F;
defparam \u_uart_tx|cnt_clk[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y35_N27
dffeas \u_uart_tx|cnt_clk[29] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[29]~90_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[29] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N28
cycloneive_lcell_comb \u_uart_tx|cnt_clk[30]~92 (
// Equation(s):
// \u_uart_tx|cnt_clk[30]~92_combout  = (\u_uart_tx|cnt_clk [30] & (\u_uart_tx|cnt_clk[29]~91  $ (GND))) # (!\u_uart_tx|cnt_clk [30] & (!\u_uart_tx|cnt_clk[29]~91  & VCC))
// \u_uart_tx|cnt_clk[30]~93  = CARRY((\u_uart_tx|cnt_clk [30] & !\u_uart_tx|cnt_clk[29]~91 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[29]~91 ),
	.combout(\u_uart_tx|cnt_clk[30]~92_combout ),
	.cout(\u_uart_tx|cnt_clk[30]~93 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[30]~92 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y35_N29
dffeas \u_uart_tx|cnt_clk[30] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[30]~92_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[30] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N30
cycloneive_lcell_comb \u_uart_tx|cnt_clk[31]~94 (
// Equation(s):
// \u_uart_tx|cnt_clk[31]~94_combout  = \u_uart_tx|cnt_clk [31] $ (\u_uart_tx|cnt_clk[30]~93 )

	.dataa(\u_uart_tx|cnt_clk [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_uart_tx|cnt_clk[30]~93 ),
	.combout(\u_uart_tx|cnt_clk[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[31]~94 .lut_mask = 16'h5A5A;
defparam \u_uart_tx|cnt_clk[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y35_N31
dffeas \u_uart_tx|cnt_clk[31] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[31]~94_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[31] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N8
cycloneive_lcell_comb \u_uart_tx|always3~6 (
// Equation(s):
// \u_uart_tx|always3~6_combout  = (!\u_uart_tx|cnt_clk [30] & (!\u_uart_tx|cnt_clk [31] & !\u_uart_tx|cnt_clk [29]))

	.dataa(\u_uart_tx|cnt_clk [30]),
	.datab(\u_uart_tx|cnt_clk [31]),
	.datac(gnd),
	.datad(\u_uart_tx|cnt_clk [29]),
	.cin(gnd),
	.combout(\u_uart_tx|always3~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~6 .lut_mask = 16'h0011;
defparam \u_uart_tx|always3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N4
cycloneive_lcell_comb \u_uart_tx|always3~7 (
// Equation(s):
// \u_uart_tx|always3~7_combout  = (\u_uart_tx|always3~5_combout  & (\u_uart_tx|always3~4_combout  & \u_uart_tx|always3~6_combout ))

	.dataa(\u_uart_tx|always3~5_combout ),
	.datab(\u_uart_tx|always3~4_combout ),
	.datac(\u_uart_tx|always3~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_uart_tx|always3~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~7 .lut_mask = 16'h8080;
defparam \u_uart_tx|always3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N8
cycloneive_lcell_comb \u_uart_tx|always3~8 (
// Equation(s):
// \u_uart_tx|always3~8_combout  = (!\u_uart_tx|cnt_clk [2] & (!\u_uart_tx|cnt_clk [3] & (!\u_uart_tx|cnt_clk [0] & !\u_uart_tx|cnt_clk [1])))

	.dataa(\u_uart_tx|cnt_clk [2]),
	.datab(\u_uart_tx|cnt_clk [3]),
	.datac(\u_uart_tx|cnt_clk [0]),
	.datad(\u_uart_tx|cnt_clk [1]),
	.cin(gnd),
	.combout(\u_uart_tx|always3~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~8 .lut_mask = 16'h0001;
defparam \u_uart_tx|always3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N14
cycloneive_lcell_comb \u_uart_tx|LessThan0~0 (
// Equation(s):
// \u_uart_tx|LessThan0~0_combout  = (!\u_uart_tx|cnt_clk [6] & (((\u_uart_tx|always3~8_combout ) # (!\u_uart_tx|cnt_clk [4])) # (!\u_uart_tx|cnt_clk [5])))

	.dataa(\u_uart_tx|cnt_clk [5]),
	.datab(\u_uart_tx|always3~8_combout ),
	.datac(\u_uart_tx|cnt_clk [6]),
	.datad(\u_uart_tx|cnt_clk [4]),
	.cin(gnd),
	.combout(\u_uart_tx|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|LessThan0~0 .lut_mask = 16'h0D0F;
defparam \u_uart_tx|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N16
cycloneive_lcell_comb \u_uart_tx|LessThan0~1 (
// Equation(s):
// \u_uart_tx|LessThan0~1_combout  = ((\u_uart_tx|cnt_clk [8] & (!\u_uart_tx|LessThan0~0_combout  & \u_uart_tx|cnt_clk [7]))) # (!\u_uart_tx|always3~7_combout )

	.dataa(\u_uart_tx|cnt_clk [8]),
	.datab(\u_uart_tx|always3~7_combout ),
	.datac(\u_uart_tx|LessThan0~0_combout ),
	.datad(\u_uart_tx|cnt_clk [7]),
	.cin(gnd),
	.combout(\u_uart_tx|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|LessThan0~1 .lut_mask = 16'h3B33;
defparam \u_uart_tx|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N12
cycloneive_lcell_comb \u_uart_tx|cnt_bit[2]~5 (
// Equation(s):
// \u_uart_tx|cnt_bit[2]~5_combout  = (\u_uart_tx|LessThan0~1_combout  & (((\u_uart_tx|Add1~2_combout  & \u_uart_tx|cnt_bit[3]~2_combout )))) # (!\u_uart_tx|LessThan0~1_combout  & (\u_uart_tx|cnt_bit[2]~4_combout ))

	.dataa(\u_uart_tx|cnt_bit[2]~4_combout ),
	.datab(\u_uart_tx|Add1~2_combout ),
	.datac(\u_uart_tx|LessThan0~1_combout ),
	.datad(\u_uart_tx|cnt_bit[3]~2_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|cnt_bit[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|cnt_bit[2]~5 .lut_mask = 16'hCA0A;
defparam \u_uart_tx|cnt_bit[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N13
dffeas \u_uart_tx|cnt_bit[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_bit[2]~5_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_bit[2] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N26
cycloneive_lcell_comb \u_uart_tx|Add1~1 (
// Equation(s):
// \u_uart_tx|Add1~1_combout  = \u_uart_tx|cnt_bit [3] $ (((\u_uart_tx|cnt_bit [2] & (\u_uart_tx|cnt_bit [0] & \u_uart_tx|cnt_bit [1]))))

	.dataa(\u_uart_tx|cnt_bit [2]),
	.datab(\u_uart_tx|cnt_bit [3]),
	.datac(\u_uart_tx|cnt_bit [0]),
	.datad(\u_uart_tx|cnt_bit [1]),
	.cin(gnd),
	.combout(\u_uart_tx|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Add1~1 .lut_mask = 16'h6CCC;
defparam \u_uart_tx|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N0
cycloneive_lcell_comb \u_uart_tx|cnt_bit[3]~3 (
// Equation(s):
// \u_uart_tx|cnt_bit[3]~3_combout  = (\u_uart_tx|cnt_bit[3]~2_combout  & ((\u_uart_tx|LessThan0~1_combout  & (\u_uart_tx|Add1~1_combout )) # (!\u_uart_tx|LessThan0~1_combout  & ((\u_uart_tx|cnt_bit [3])))))

	.dataa(\u_uart_tx|Add1~1_combout ),
	.datab(\u_uart_tx|cnt_bit[3]~2_combout ),
	.datac(\u_uart_tx|cnt_bit [3]),
	.datad(\u_uart_tx|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|cnt_bit[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|cnt_bit[3]~3 .lut_mask = 16'h88C0;
defparam \u_uart_tx|cnt_bit[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N1
dffeas \u_uart_tx|cnt_bit[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_bit[3]~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_bit[3] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N8
cycloneive_lcell_comb \u_uart_tx|Selector0~0 (
// Equation(s):
// \u_uart_tx|Selector0~0_combout  = (\u_uart_tx|cnt_bit [1] & (\u_uart_tx|cnt_bit [3] & (!\u_uart_tx|cnt_bit [2] & !\u_uart_tx|cnt_bit [0])))

	.dataa(\u_uart_tx|cnt_bit [1]),
	.datab(\u_uart_tx|cnt_bit [3]),
	.datac(\u_uart_tx|cnt_bit [2]),
	.datad(\u_uart_tx|cnt_bit [0]),
	.cin(gnd),
	.combout(\u_uart_tx|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector0~0 .lut_mask = 16'h0008;
defparam \u_uart_tx|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N24
cycloneive_lcell_comb \u_uart_tx|Selector3~2 (
// Equation(s):
// \u_uart_tx|Selector3~2_combout  = (\u_uart_tx|Selector3~1_combout ) # ((!\u_uart_tx|Selector0~0_combout  & \u_uart_tx|cs.STOP~q ))

	.dataa(\u_uart_tx|Selector0~0_combout ),
	.datab(gnd),
	.datac(\u_uart_tx|cs.STOP~q ),
	.datad(\u_uart_tx|Selector3~1_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector3~2 .lut_mask = 16'hFF50;
defparam \u_uart_tx|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N25
dffeas \u_uart_tx|cs.STOP (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cs.STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cs.STOP .is_wysiwyg = "true";
defparam \u_uart_tx|cs.STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N18
cycloneive_lcell_comb \u_uart_tx|cnt_bit[3]~2 (
// Equation(s):
// \u_uart_tx|cnt_bit[3]~2_combout  = (\u_uart_tx|Selector0~0_combout  & (!\u_uart_tx|cs.STOP~q  & ((\uart_wreq_reg~q ) # (\u_uart_tx|cs.IDLE~q )))) # (!\u_uart_tx|Selector0~0_combout  & ((\uart_wreq_reg~q ) # ((\u_uart_tx|cs.IDLE~q ))))

	.dataa(\u_uart_tx|Selector0~0_combout ),
	.datab(\uart_wreq_reg~q ),
	.datac(\u_uart_tx|cs.IDLE~q ),
	.datad(\u_uart_tx|cs.STOP~q ),
	.cin(gnd),
	.combout(\u_uart_tx|cnt_bit[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|cnt_bit[3]~2 .lut_mask = 16'h54FC;
defparam \u_uart_tx|cnt_bit[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N2
cycloneive_lcell_comb \u_uart_tx|Selector7~0 (
// Equation(s):
// \u_uart_tx|Selector7~0_combout  = (\u_uart_tx|cnt_bit[3]~2_combout  & (\u_uart_tx|cnt_bit [0] $ (\u_uart_tx|LessThan0~1_combout )))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_bit[3]~2_combout ),
	.datac(\u_uart_tx|cnt_bit [0]),
	.datad(\u_uart_tx|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector7~0 .lut_mask = 16'h0CC0;
defparam \u_uart_tx|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N3
dffeas \u_uart_tx|cnt_bit[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_bit[0] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N6
cycloneive_lcell_comb \u_uart_tx|cnt_bit[1]~6 (
// Equation(s):
// \u_uart_tx|cnt_bit[1]~6_combout  = (\u_uart_tx|cnt_bit[3]~2_combout  & (\u_uart_tx|cnt_bit [1] $ (((\u_uart_tx|cnt_bit [0] & \u_uart_tx|LessThan0~1_combout )))))

	.dataa(\u_uart_tx|cnt_bit [0]),
	.datab(\u_uart_tx|LessThan0~1_combout ),
	.datac(\u_uart_tx|cnt_bit [1]),
	.datad(\u_uart_tx|cnt_bit[3]~2_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|cnt_bit[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|cnt_bit[1]~6 .lut_mask = 16'h7800;
defparam \u_uart_tx|cnt_bit[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N7
dffeas \u_uart_tx|cnt_bit[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_bit[1]~6_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_bit[1] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N10
cycloneive_lcell_comb \u_uart_tx|Selector3~0 (
// Equation(s):
// \u_uart_tx|Selector3~0_combout  = (!\u_uart_tx|cnt_bit [1] & (!\u_uart_tx|cnt_bit [2] & \u_uart_tx|cnt_bit [0]))

	.dataa(\u_uart_tx|cnt_bit [1]),
	.datab(gnd),
	.datac(\u_uart_tx|cnt_bit [2]),
	.datad(\u_uart_tx|cnt_bit [0]),
	.cin(gnd),
	.combout(\u_uart_tx|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector3~0 .lut_mask = 16'h0500;
defparam \u_uart_tx|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N2
cycloneive_lcell_comb \u_uart_tx|Selector2~1 (
// Equation(s):
// \u_uart_tx|Selector2~1_combout  = (!\u_uart_tx|cnt_bit [1] & (!\u_uart_tx|cnt_bit [3] & (!\u_uart_tx|cnt_bit [2] & \u_uart_tx|cnt_bit [0])))

	.dataa(\u_uart_tx|cnt_bit [1]),
	.datab(\u_uart_tx|cnt_bit [3]),
	.datac(\u_uart_tx|cnt_bit [2]),
	.datad(\u_uart_tx|cnt_bit [0]),
	.cin(gnd),
	.combout(\u_uart_tx|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector2~1 .lut_mask = 16'h0100;
defparam \u_uart_tx|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N14
cycloneive_lcell_comb \u_uart_tx|Selector1~0 (
// Equation(s):
// \u_uart_tx|Selector1~0_combout  = (\u_uart_tx|cs.IDLE~q  & (((\u_uart_tx|cs.START~q  & !\u_uart_tx|Selector2~1_combout )))) # (!\u_uart_tx|cs.IDLE~q  & ((\uart_wreq_reg~q ) # ((\u_uart_tx|cs.START~q  & !\u_uart_tx|Selector2~1_combout ))))

	.dataa(\u_uart_tx|cs.IDLE~q ),
	.datab(\uart_wreq_reg~q ),
	.datac(\u_uart_tx|cs.START~q ),
	.datad(\u_uart_tx|Selector2~1_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector1~0 .lut_mask = 16'h44F4;
defparam \u_uart_tx|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N15
dffeas \u_uart_tx|cs.START (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cs.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cs.START .is_wysiwyg = "true";
defparam \u_uart_tx|cs.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N28
cycloneive_lcell_comb \u_uart_tx|Selector2~0 (
// Equation(s):
// \u_uart_tx|Selector2~0_combout  = (\u_uart_tx|Selector3~0_combout  & (!\u_uart_tx|cnt_bit [3] & ((\u_uart_tx|cs.DATA~q ) # (\u_uart_tx|cs.START~q )))) # (!\u_uart_tx|Selector3~0_combout  & (((\u_uart_tx|cs.DATA~q ))))

	.dataa(\u_uart_tx|Selector3~0_combout ),
	.datab(\u_uart_tx|cnt_bit [3]),
	.datac(\u_uart_tx|cs.DATA~q ),
	.datad(\u_uart_tx|cs.START~q ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector2~0 .lut_mask = 16'h7270;
defparam \u_uart_tx|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N29
dffeas \u_uart_tx|cs.DATA (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cs.DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cs.DATA .is_wysiwyg = "true";
defparam \u_uart_tx|cs.DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N6
cycloneive_lcell_comb \u_uart_tx|Selector3~1 (
// Equation(s):
// \u_uart_tx|Selector3~1_combout  = (\u_uart_tx|Selector3~0_combout  & (\u_uart_tx|cs.DATA~q  & \u_uart_tx|cnt_bit [3]))

	.dataa(\u_uart_tx|Selector3~0_combout ),
	.datab(\u_uart_tx|cs.DATA~q ),
	.datac(\u_uart_tx|cnt_bit [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_uart_tx|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector3~1 .lut_mask = 16'h8080;
defparam \u_uart_tx|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N12
cycloneive_lcell_comb \u_uart_tx|Selector40~0 (
// Equation(s):
// \u_uart_tx|Selector40~0_combout  = (\u_uart_tx|Selector3~1_combout ) # ((\u_uart_tx|cs.STOP~q ) # ((!\uart_wreq_reg~q  & !\u_uart_tx|cs.IDLE~q )))

	.dataa(\u_uart_tx|Selector3~1_combout ),
	.datab(\u_uart_tx|cs.STOP~q ),
	.datac(\uart_wreq_reg~q ),
	.datad(\u_uart_tx|cs.IDLE~q ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector40~0 .lut_mask = 16'hEEEF;
defparam \u_uart_tx|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|addr_store_b[2]~feeder (
// Equation(s):
// \my_memory_rtl_0|auto_generated|addr_store_b[2]~feeder_combout  = \Add0~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~28_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|addr_store_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|addr_store_b[2]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0|auto_generated|addr_store_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N31
dffeas \my_memory_rtl_0|auto_generated|addr_store_b[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0|auto_generated|addr_store_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory_rtl_0|auto_generated|addr_store_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|addr_store_b[2] .is_wysiwyg = "true";
defparam \my_memory_rtl_0|auto_generated|addr_store_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|address_reg_b[2]~1 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|address_reg_b[2]~1_combout  = (\uart_cnt_send[0]~2_combout  & (\Add0~28_combout )) # (!\uart_cnt_send[0]~2_combout  & ((\my_memory_rtl_0|auto_generated|addr_store_b [2])))

	.dataa(\uart_cnt_send[0]~2_combout ),
	.datab(\Add0~28_combout ),
	.datac(\my_memory_rtl_0|auto_generated|addr_store_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|address_reg_b[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|address_reg_b[2]~1 .lut_mask = 16'hD8D8;
defparam \my_memory_rtl_0|auto_generated|address_reg_b[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N9
dffeas \my_memory_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0|auto_generated|address_reg_b[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \my_memory_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|addr_store_b[3]~feeder (
// Equation(s):
// \my_memory_rtl_0|auto_generated|addr_store_b[3]~feeder_combout  = \Add0~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|addr_store_b[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|addr_store_b[3]~feeder .lut_mask = 16'hF0F0;
defparam \my_memory_rtl_0|auto_generated|addr_store_b[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N17
dffeas \my_memory_rtl_0|auto_generated|addr_store_b[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0|auto_generated|addr_store_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory_rtl_0|auto_generated|addr_store_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|addr_store_b[3] .is_wysiwyg = "true";
defparam \my_memory_rtl_0|auto_generated|addr_store_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|address_reg_b[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|address_reg_b[3]~0_combout  = (\uart_cnt_send[0]~2_combout  & (\Add0~30_combout )) # (!\uart_cnt_send[0]~2_combout  & ((\my_memory_rtl_0|auto_generated|addr_store_b [3])))

	.dataa(\Add0~30_combout ),
	.datab(\my_memory_rtl_0|auto_generated|addr_store_b [3]),
	.datac(\uart_cnt_send[0]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|address_reg_b[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|address_reg_b[3]~0 .lut_mask = 16'hACAC;
defparam \my_memory_rtl_0|auto_generated|address_reg_b[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N7
dffeas \my_memory_rtl_0|auto_generated|address_reg_b[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0|auto_generated|address_reg_b[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \my_memory_rtl_0|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[1]~3 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[1]~3_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [2] & !\my_memory_rtl_0|auto_generated|address_reg_b [3])

	.dataa(gnd),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(gnd),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[1]~3 .lut_mask = 16'h00CC;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|addr_store_b[0]~feeder (
// Equation(s):
// \my_memory_rtl_0|auto_generated|addr_store_b[0]~feeder_combout  = \Add0~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~24_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|addr_store_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|addr_store_b[0]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0|auto_generated|addr_store_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N13
dffeas \my_memory_rtl_0|auto_generated|addr_store_b[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0|auto_generated|addr_store_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory_rtl_0|auto_generated|addr_store_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|addr_store_b[0] .is_wysiwyg = "true";
defparam \my_memory_rtl_0|auto_generated|addr_store_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|address_reg_b[0]~2 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|address_reg_b[0]~2_combout  = (\uart_cnt_send[0]~2_combout  & (\Add0~24_combout )) # (!\uart_cnt_send[0]~2_combout  & ((\my_memory_rtl_0|auto_generated|addr_store_b [0])))

	.dataa(gnd),
	.datab(\Add0~24_combout ),
	.datac(\uart_cnt_send[0]~2_combout ),
	.datad(\my_memory_rtl_0|auto_generated|addr_store_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|address_reg_b[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|address_reg_b[0]~2 .lut_mask = 16'hCFC0;
defparam \my_memory_rtl_0|auto_generated|address_reg_b[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N25
dffeas \my_memory_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0|auto_generated|address_reg_b[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \my_memory_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~0_combout  = (cnt_received[13] & (cnt_received[14] & \cnt_received[0]~35_combout ))

	.dataa(cnt_received[13]),
	.datab(gnd),
	.datac(cnt_received[14]),
	.datad(\cnt_received[0]~35_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~0 .lut_mask = 16'hA000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode1253w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode1253w[3]~0_combout  = (cnt_received[15] & (\my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~0_combout  & cnt_received[16]))

	.dataa(cnt_received[15]),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~0_combout ),
	.datac(cnt_received[16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode1253w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1253w[3]~0 .lut_mask = 16'h8080;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1253w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N15
cycloneive_io_ibuf \dout_adc[4]~input (
	.i(dout_adc[4]),
	.ibar(gnd),
	.o(\dout_adc[4]~input_o ));
// synopsys translate_off
defparam \dout_adc[4]~input .bus_hold = "false";
defparam \dout_adc[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \uart_cnt_send[0]~_wirecell (
// Equation(s):
// \uart_cnt_send[0]~_wirecell_combout  = !uart_cnt_send[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(uart_cnt_send[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_cnt_send[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt_send[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \uart_cnt_send[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1253w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|addr_store_b[1]~feeder (
// Equation(s):
// \my_memory_rtl_0|auto_generated|addr_store_b[1]~feeder_combout  = \Add0~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~26_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|addr_store_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|addr_store_b[1]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0|auto_generated|addr_store_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N11
dffeas \my_memory_rtl_0|auto_generated|addr_store_b[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0|auto_generated|addr_store_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory_rtl_0|auto_generated|addr_store_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|addr_store_b[1] .is_wysiwyg = "true";
defparam \my_memory_rtl_0|auto_generated|addr_store_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|address_reg_b[1]~3 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|address_reg_b[1]~3_combout  = (\uart_cnt_send[0]~2_combout  & ((\Add0~26_combout ))) # (!\uart_cnt_send[0]~2_combout  & (\my_memory_rtl_0|auto_generated|addr_store_b [1]))

	.dataa(\my_memory_rtl_0|auto_generated|addr_store_b [1]),
	.datab(\Add0~26_combout ),
	.datac(gnd),
	.datad(\uart_cnt_send[0]~2_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|address_reg_b[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|address_reg_b[1]~3 .lut_mask = 16'hCCAA;
defparam \my_memory_rtl_0|auto_generated|address_reg_b[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N17
dffeas \my_memory_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0|auto_generated|address_reg_b[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \my_memory_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~0_combout  = (cnt_received[13] & (!cnt_received[14] & \cnt_received[0]~35_combout ))

	.dataa(cnt_received[13]),
	.datab(gnd),
	.datac(cnt_received[14]),
	.datad(\cnt_received[0]~35_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~0 .lut_mask = 16'h0A00;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode1233w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode1233w[3]~0_combout  = (cnt_received[15] & (cnt_received[16] & \my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~0_combout ))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(gnd),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode1233w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1233w[3]~0 .lut_mask = 16'h8800;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1233w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1233w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[4]~43 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[4]~43_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a124~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a108~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a124~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a108~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[4]~43 .lut_mask = 16'h8A80;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~0_combout  = (!cnt_received[13] & (!cnt_received[14] & \cnt_received[0]~35_combout ))

	.dataa(cnt_received[13]),
	.datab(gnd),
	.datac(cnt_received[14]),
	.datad(\cnt_received[0]~35_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~0 .lut_mask = 16'h0500;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode1223w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode1223w[3]~0_combout  = (cnt_received[15] & (\my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~0_combout  & cnt_received[16]))

	.dataa(cnt_received[15]),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~0_combout ),
	.datac(cnt_received[16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode1223w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1223w[3]~0 .lut_mask = 16'h8080;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1223w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1223w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~0_combout  = (!cnt_received[13] & (cnt_received[14] & \cnt_received[0]~35_combout ))

	.dataa(cnt_received[13]),
	.datab(gnd),
	.datac(cnt_received[14]),
	.datad(\cnt_received[0]~35_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~0 .lut_mask = 16'h5000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode1243w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode1243w[3]~0_combout  = (cnt_received[15] & (cnt_received[16] & \my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~0_combout ))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(\my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode1243w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1243w[3]~0 .lut_mask = 16'h8080;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1243w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1243w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[4]~44 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[4]~44_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a116~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a100~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a100~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a116~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[4]~44 .lut_mask = 16'h0E04;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~3 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~3_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [2] & !\my_memory_rtl_0|auto_generated|address_reg_b [3])

	.dataa(gnd),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(gnd),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~3 .lut_mask = 16'h0033;
defparam \my_memory_rtl_0|auto_generated|mux3|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode1113w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode1113w[3]~0_combout  = (\cnt_received[0]~35_combout  & (cnt_received[14] & (!cnt_received[13] & \my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~0_combout )))

	.dataa(\cnt_received[0]~35_combout ),
	.datab(cnt_received[14]),
	.datac(cnt_received[13]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode1113w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1113w[3]~0 .lut_mask = 16'h0800;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1113w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1113w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode1086w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode1086w[3]~0_combout  = (\cnt_received[0]~35_combout  & (!cnt_received[14] & (!cnt_received[13] & \my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~0_combout )))

	.dataa(\cnt_received[0]~35_combout ),
	.datab(cnt_received[14]),
	.datac(cnt_received[13]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode1086w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1086w[3]~0 .lut_mask = 16'h0200;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1086w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1086w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~47 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~47_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a20~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a4~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~47 .lut_mask = 16'h0B08;
defparam \my_memory_rtl_0|auto_generated|mux3|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~0_combout  = (!cnt_received[15] & cnt_received[16])

	.dataa(cnt_received[15]),
	.datab(gnd),
	.datac(cnt_received[16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~0 .lut_mask = 16'h5050;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode1213w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode1213w[3]~0_combout  = (cnt_received[13] & (\my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~0_combout  & (cnt_received[14] & \cnt_received[0]~35_combout )))

	.dataa(cnt_received[13]),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~0_combout ),
	.datac(cnt_received[14]),
	.datad(\cnt_received[0]~35_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode1213w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1213w[3]~0 .lut_mask = 16'h8000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1213w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1213w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~1 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~1_combout  = (\my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~0_combout  & (!cnt_received[14] & (cnt_received[13] & \cnt_received[0]~35_combout )))

	.dataa(\my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~0_combout ),
	.datab(cnt_received[14]),
	.datac(cnt_received[13]),
	.datad(\cnt_received[0]~35_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~1 .lut_mask = 16'h2000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~43 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~43_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a92~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a76~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a92~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~43 .lut_mask = 16'hD080;
defparam \my_memory_rtl_0|auto_generated|mux3|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode1182w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode1182w[3]~0_combout  = (!cnt_received[13] & (\my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~0_combout  & (!cnt_received[14] & \cnt_received[0]~35_combout )))

	.dataa(cnt_received[13]),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~0_combout ),
	.datac(cnt_received[14]),
	.datad(\cnt_received[0]~35_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode1182w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1182w[3]~0 .lut_mask = 16'h0400;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1182w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1182w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode1203w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode1203w[3]~0_combout  = (!cnt_received[13] & (\my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~0_combout  & (cnt_received[14] & \cnt_received[0]~35_combout )))

	.dataa(cnt_received[13]),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~0_combout ),
	.datac(cnt_received[14]),
	.datad(\cnt_received[0]~35_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode1203w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1203w[3]~0 .lut_mask = 16'h4000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1203w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1203w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~44 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~44_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a84~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a68~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a84~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~44 .lut_mask = 16'h0E04;
defparam \my_memory_rtl_0|auto_generated|mux3|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~45 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~45_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|mux3|_~43_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~44_combout ) # 
// (\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~43_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~44_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~45 .lut_mask = 16'hAAA8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode1123w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode1123w[3]~0_combout  = (\cnt_received[0]~35_combout  & (cnt_received[14] & (cnt_received[13] & \my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~0_combout )))

	.dataa(\cnt_received[0]~35_combout ),
	.datab(cnt_received[14]),
	.datac(cnt_received[13]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode1123w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1123w[3]~0 .lut_mask = 16'h8000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1123w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~1 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~1_combout  = (\cnt_received[0]~35_combout  & (!cnt_received[14] & (cnt_received[13] & \my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~0_combout )))

	.dataa(\cnt_received[0]~35_combout ),
	.datab(cnt_received[14]),
	.datac(cnt_received[13]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~1 .lut_mask = 16'h2000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~46 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~46_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a28~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a12~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~46 .lut_mask = 16'hC480;
defparam \my_memory_rtl_0|auto_generated|mux3|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~48 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~48_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~45_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~3_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~47_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~46_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~3_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~47_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~45_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~46_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~48 .lut_mask = 16'hFAF8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[4]~45 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[4]~45_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~48_combout  & (((\my_memory_rtl_0|auto_generated|mux3|result_node[4]~43_combout ) # (\my_memory_rtl_0|auto_generated|mux3|result_node[4]~44_combout 
// )) # (!\my_memory_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[4]~43_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[4]~44_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~48_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[4]~45 .lut_mask = 16'hFD00;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~1 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~1_combout  = (cnt_received[15] & (!cnt_received[16] & \my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~0_combout ))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(gnd),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~1 .lut_mask = 16'h2200;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~1 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~1_combout  = (cnt_received[15] & (\my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~0_combout  & !cnt_received[16]))

	.dataa(cnt_received[15]),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~0_combout ),
	.datac(cnt_received[16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~1 .lut_mask = 16'h0808;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[4]~46 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[4]~46_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a44~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a36~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[4]~46 .lut_mask = 16'h00AC;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~1 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~1_combout  = (cnt_received[15] & (\my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~0_combout  & !cnt_received[16]))

	.dataa(cnt_received[15]),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~0_combout ),
	.datac(cnt_received[16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~1 .lut_mask = 16'h0808;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~1 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~1_combout  = (cnt_received[15] & (!cnt_received[16] & \my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~0_combout ))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(\my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~1 .lut_mask = 16'h2020;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[4]~47 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[4]~47_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a60~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a52~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[4]~47 .lut_mask = 16'hD080;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[4]~48 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[4]~48_combout  = (\my_memory_rtl_0|auto_generated|mux3|result_node[4]~45_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~3_combout  & 
// ((\my_memory_rtl_0|auto_generated|mux3|result_node[4]~46_combout ) # (\my_memory_rtl_0|auto_generated|mux3|result_node[4]~47_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~3_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[4]~45_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[4]~46_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[4]~47_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[4]~48 .lut_mask = 16'hEEEC;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N4
cycloneive_lcell_comb \my_memory~21 (
// Equation(s):
// \my_memory~21_combout  = (\cnt_received[0]~31_combout  & (\Selector0~0_combout  & (\nrst~input_o  & \always1~4_combout )))

	.dataa(\cnt_received[0]~31_combout ),
	.datab(\Selector0~0_combout ),
	.datac(\nrst~input_o ),
	.datad(\always1~4_combout ),
	.cin(gnd),
	.combout(\my_memory~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~21 .lut_mask = 16'h8000;
defparam \my_memory~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N9
dffeas \my_memory~5 (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dout_adc[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_memory~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory~5 .is_wysiwyg = "true";
defparam \my_memory~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \my_memory~0feeder (
// Equation(s):
// \my_memory~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~0feeder .lut_mask = 16'hFFFF;
defparam \my_memory~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N11
dffeas \my_memory~0 (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory~0feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory~0 .is_wysiwyg = "true";
defparam \my_memory~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N12
cycloneive_lcell_comb \uart_wdata_reg[4]~3 (
// Equation(s):
// \uart_wdata_reg[4]~3_combout  = (\my_memory~0_q  & (\my_memory_rtl_0|auto_generated|mux3|result_node[4]~48_combout )) # (!\my_memory~0_q  & ((\my_memory~5_q )))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[4]~48_combout ),
	.datab(\my_memory~5_q ),
	.datac(gnd),
	.datad(\my_memory~0_q ),
	.cin(gnd),
	.combout(\uart_wdata_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[4]~3 .lut_mask = 16'hAACC;
defparam \uart_wdata_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N11
dffeas \my_memory_rtl_0_bypass[39] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dout_adc[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N18
cycloneive_lcell_comb \my_memory_rtl_0_bypass[0]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[0]~feeder_combout  = \cnt_received[0]~35_combout 

	.dataa(gnd),
	.datab(\cnt_received[0]~35_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[0]~feeder .lut_mask = 16'hCCCC;
defparam \my_memory_rtl_0_bypass[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N19
dffeas \my_memory_rtl_0_bypass[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N3
dffeas \my_memory_rtl_0_bypass[33] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(cnt_received[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N13
dffeas \my_memory_rtl_0_bypass[34] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~30_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N12
cycloneive_lcell_comb \my_memory~14 (
// Equation(s):
// \my_memory~14_combout  = (my_memory_rtl_0_bypass[0] & (my_memory_rtl_0_bypass[33] $ (!my_memory_rtl_0_bypass[34])))

	.dataa(my_memory_rtl_0_bypass[0]),
	.datab(my_memory_rtl_0_bypass[33]),
	.datac(my_memory_rtl_0_bypass[34]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~14 .lut_mask = 16'h8282;
defparam \my_memory~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \my_memory_rtl_0_bypass[2]~0 (
// Equation(s):
// \my_memory_rtl_0_bypass[2]~0_combout  = !uart_cnt_send[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(uart_cnt_send[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[2]~0 .lut_mask = 16'h0F0F;
defparam \my_memory_rtl_0_bypass[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N31
dffeas \my_memory_rtl_0_bypass[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[2]~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N19
dffeas \my_memory_rtl_0_bypass[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(cnt_received[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N5
dffeas \my_memory_rtl_0_bypass[4] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~0_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N25
dffeas \my_memory_rtl_0_bypass[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(cnt_received[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \my_memory~9 (
// Equation(s):
// \my_memory~9_combout  = (my_memory_rtl_0_bypass[2] & (my_memory_rtl_0_bypass[1] & (my_memory_rtl_0_bypass[3] $ (!my_memory_rtl_0_bypass[4])))) # (!my_memory_rtl_0_bypass[2] & (!my_memory_rtl_0_bypass[1] & (my_memory_rtl_0_bypass[3] $ 
// (!my_memory_rtl_0_bypass[4]))))

	.dataa(my_memory_rtl_0_bypass[2]),
	.datab(my_memory_rtl_0_bypass[3]),
	.datac(my_memory_rtl_0_bypass[4]),
	.datad(my_memory_rtl_0_bypass[1]),
	.cin(gnd),
	.combout(\my_memory~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~9 .lut_mask = 16'h8241;
defparam \my_memory~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \my_memory_rtl_0_bypass[15]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[15]~feeder_combout  = cnt_received[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_received[7]),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N7
dffeas \my_memory_rtl_0_bypass[15] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \my_memory_rtl_0_bypass[13]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[13]~feeder_combout  = cnt_received[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_received[6]),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[13]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N21
dffeas \my_memory_rtl_0_bypass[13] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N19
dffeas \my_memory_rtl_0_bypass[14] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~10_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N1
dffeas \my_memory_rtl_0_bypass[16] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~12_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \my_memory~12 (
// Equation(s):
// \my_memory~12_combout  = (my_memory_rtl_0_bypass[15] & (my_memory_rtl_0_bypass[16] & (my_memory_rtl_0_bypass[13] $ (!my_memory_rtl_0_bypass[14])))) # (!my_memory_rtl_0_bypass[15] & (!my_memory_rtl_0_bypass[16] & (my_memory_rtl_0_bypass[13] $ 
// (!my_memory_rtl_0_bypass[14]))))

	.dataa(my_memory_rtl_0_bypass[15]),
	.datab(my_memory_rtl_0_bypass[13]),
	.datac(my_memory_rtl_0_bypass[14]),
	.datad(my_memory_rtl_0_bypass[16]),
	.cin(gnd),
	.combout(\my_memory~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~12 .lut_mask = 16'h8241;
defparam \my_memory~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N5
dffeas \my_memory_rtl_0_bypass[9] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(cnt_received[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N15
dffeas \my_memory_rtl_0_bypass[11] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(cnt_received[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N27
dffeas \my_memory_rtl_0_bypass[10] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~6_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N25
dffeas \my_memory_rtl_0_bypass[12] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~8_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \my_memory~11 (
// Equation(s):
// \my_memory~11_combout  = (my_memory_rtl_0_bypass[9] & (my_memory_rtl_0_bypass[10] & (my_memory_rtl_0_bypass[11] $ (!my_memory_rtl_0_bypass[12])))) # (!my_memory_rtl_0_bypass[9] & (!my_memory_rtl_0_bypass[10] & (my_memory_rtl_0_bypass[11] $ 
// (!my_memory_rtl_0_bypass[12]))))

	.dataa(my_memory_rtl_0_bypass[9]),
	.datab(my_memory_rtl_0_bypass[11]),
	.datac(my_memory_rtl_0_bypass[10]),
	.datad(my_memory_rtl_0_bypass[12]),
	.cin(gnd),
	.combout(\my_memory~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~11 .lut_mask = 16'h8421;
defparam \my_memory~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N23
dffeas \my_memory_rtl_0_bypass[7] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(cnt_received[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N17
dffeas \my_memory_rtl_0_bypass[8] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~4_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N3
dffeas \my_memory_rtl_0_bypass[6] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~2_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N13
dffeas \my_memory_rtl_0_bypass[5] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(cnt_received[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \my_memory~10 (
// Equation(s):
// \my_memory~10_combout  = (my_memory_rtl_0_bypass[7] & (my_memory_rtl_0_bypass[8] & (my_memory_rtl_0_bypass[6] $ (!my_memory_rtl_0_bypass[5])))) # (!my_memory_rtl_0_bypass[7] & (!my_memory_rtl_0_bypass[8] & (my_memory_rtl_0_bypass[6] $ 
// (!my_memory_rtl_0_bypass[5]))))

	.dataa(my_memory_rtl_0_bypass[7]),
	.datab(my_memory_rtl_0_bypass[8]),
	.datac(my_memory_rtl_0_bypass[6]),
	.datad(my_memory_rtl_0_bypass[5]),
	.cin(gnd),
	.combout(\my_memory~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~10 .lut_mask = 16'h9009;
defparam \my_memory~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \my_memory~13 (
// Equation(s):
// \my_memory~13_combout  = (\my_memory~9_combout  & (\my_memory~12_combout  & (\my_memory~11_combout  & \my_memory~10_combout )))

	.dataa(\my_memory~9_combout ),
	.datab(\my_memory~12_combout ),
	.datac(\my_memory~11_combout ),
	.datad(\my_memory~10_combout ),
	.cin(gnd),
	.combout(\my_memory~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~13 .lut_mask = 16'h8000;
defparam \my_memory~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N6
cycloneive_lcell_comb \my_memory_rtl_0_bypass[29]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[29]~feeder_combout  = cnt_received[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_received[14]),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[29]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N7
dffeas \my_memory_rtl_0_bypass[29] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N16
cycloneive_lcell_comb \my_memory_rtl_0_bypass[31]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[31]~feeder_combout  = cnt_received[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_received[15]),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[31]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N17
dffeas \my_memory_rtl_0_bypass[31] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N29
dffeas \my_memory_rtl_0_bypass[30] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~26_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N18
cycloneive_lcell_comb \my_memory_rtl_0_bypass[32]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[32]~feeder_combout  = \Add0~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~28_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[32]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N19
dffeas \my_memory_rtl_0_bypass[32] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N28
cycloneive_lcell_comb \my_memory~18 (
// Equation(s):
// \my_memory~18_combout  = (my_memory_rtl_0_bypass[29] & (my_memory_rtl_0_bypass[30] & (my_memory_rtl_0_bypass[31] $ (!my_memory_rtl_0_bypass[32])))) # (!my_memory_rtl_0_bypass[29] & (!my_memory_rtl_0_bypass[30] & (my_memory_rtl_0_bypass[31] $ 
// (!my_memory_rtl_0_bypass[32]))))

	.dataa(my_memory_rtl_0_bypass[29]),
	.datab(my_memory_rtl_0_bypass[31]),
	.datac(my_memory_rtl_0_bypass[30]),
	.datad(my_memory_rtl_0_bypass[32]),
	.cin(gnd),
	.combout(\my_memory~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~18 .lut_mask = 16'h8421;
defparam \my_memory~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N23
dffeas \my_memory_rtl_0_bypass[24] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~20_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N4
cycloneive_lcell_comb \my_memory_rtl_0_bypass[23]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[23]~feeder_combout  = cnt_received[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_received[11]),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[23]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N5
dffeas \my_memory_rtl_0_bypass[23] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N17
dffeas \my_memory_rtl_0_bypass[22] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~18_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N2
cycloneive_lcell_comb \my_memory_rtl_0_bypass[21]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[21]~feeder_combout  = cnt_received[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_received[10]),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[21]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N3
dffeas \my_memory_rtl_0_bypass[21] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N16
cycloneive_lcell_comb \my_memory~16 (
// Equation(s):
// \my_memory~16_combout  = (my_memory_rtl_0_bypass[24] & (my_memory_rtl_0_bypass[23] & (my_memory_rtl_0_bypass[22] $ (!my_memory_rtl_0_bypass[21])))) # (!my_memory_rtl_0_bypass[24] & (!my_memory_rtl_0_bypass[23] & (my_memory_rtl_0_bypass[22] $ 
// (!my_memory_rtl_0_bypass[21]))))

	.dataa(my_memory_rtl_0_bypass[24]),
	.datab(my_memory_rtl_0_bypass[23]),
	.datac(my_memory_rtl_0_bypass[22]),
	.datad(my_memory_rtl_0_bypass[21]),
	.cin(gnd),
	.combout(\my_memory~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~16 .lut_mask = 16'h9009;
defparam \my_memory~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N10
cycloneive_lcell_comb \my_memory_rtl_0_bypass[17]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[17]~feeder_combout  = cnt_received[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_received[8]),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[17]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N11
dffeas \my_memory_rtl_0_bypass[17] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N29
dffeas \my_memory_rtl_0_bypass[19] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(cnt_received[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N9
dffeas \my_memory_rtl_0_bypass[18] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~14_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N6
cycloneive_lcell_comb \my_memory_rtl_0_bypass[20]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[20]~feeder_combout  = \Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~16_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[20]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N7
dffeas \my_memory_rtl_0_bypass[20] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N8
cycloneive_lcell_comb \my_memory~15 (
// Equation(s):
// \my_memory~15_combout  = (my_memory_rtl_0_bypass[17] & (my_memory_rtl_0_bypass[18] & (my_memory_rtl_0_bypass[19] $ (!my_memory_rtl_0_bypass[20])))) # (!my_memory_rtl_0_bypass[17] & (!my_memory_rtl_0_bypass[18] & (my_memory_rtl_0_bypass[19] $ 
// (!my_memory_rtl_0_bypass[20]))))

	.dataa(my_memory_rtl_0_bypass[17]),
	.datab(my_memory_rtl_0_bypass[19]),
	.datac(my_memory_rtl_0_bypass[18]),
	.datad(my_memory_rtl_0_bypass[20]),
	.cin(gnd),
	.combout(\my_memory~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~15 .lut_mask = 16'h8421;
defparam \my_memory~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N30
cycloneive_lcell_comb \my_memory_rtl_0_bypass[28]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[28]~feeder_combout  = \Add0~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~24_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[28]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N31
dffeas \my_memory_rtl_0_bypass[28] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N21
dffeas \my_memory_rtl_0_bypass[27] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(cnt_received[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N1
dffeas \my_memory_rtl_0_bypass[26] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~22_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N26
cycloneive_lcell_comb \my_memory_rtl_0_bypass[25]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[25]~feeder_combout  = cnt_received[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_received[12]),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[25]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N27
dffeas \my_memory_rtl_0_bypass[25] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N0
cycloneive_lcell_comb \my_memory~17 (
// Equation(s):
// \my_memory~17_combout  = (my_memory_rtl_0_bypass[28] & (my_memory_rtl_0_bypass[27] & (my_memory_rtl_0_bypass[26] $ (!my_memory_rtl_0_bypass[25])))) # (!my_memory_rtl_0_bypass[28] & (!my_memory_rtl_0_bypass[27] & (my_memory_rtl_0_bypass[26] $ 
// (!my_memory_rtl_0_bypass[25]))))

	.dataa(my_memory_rtl_0_bypass[28]),
	.datab(my_memory_rtl_0_bypass[27]),
	.datac(my_memory_rtl_0_bypass[26]),
	.datad(my_memory_rtl_0_bypass[25]),
	.cin(gnd),
	.combout(\my_memory~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~17 .lut_mask = 16'h9009;
defparam \my_memory~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N18
cycloneive_lcell_comb \my_memory~19 (
// Equation(s):
// \my_memory~19_combout  = (\my_memory~18_combout  & (\my_memory~16_combout  & (\my_memory~15_combout  & \my_memory~17_combout )))

	.dataa(\my_memory~18_combout ),
	.datab(\my_memory~16_combout ),
	.datac(\my_memory~15_combout ),
	.datad(\my_memory~17_combout ),
	.cin(gnd),
	.combout(\my_memory~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~19 .lut_mask = 16'h8000;
defparam \my_memory~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N22
cycloneive_lcell_comb \my_memory~20 (
// Equation(s):
// \my_memory~20_combout  = (\my_memory~14_combout  & (\my_memory~13_combout  & \my_memory~19_combout ))

	.dataa(\my_memory~14_combout ),
	.datab(\my_memory~13_combout ),
	.datac(gnd),
	.datad(\my_memory~19_combout ),
	.cin(gnd),
	.combout(\my_memory~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~20 .lut_mask = 16'h8800;
defparam \my_memory~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N22
cycloneive_lcell_comb \uart_wdata_reg[7]~8 (
// Equation(s):
// \uart_wdata_reg[7]~8_combout  = (uart_cnt_clk[7] & (!uart_cnt_clk[6] & (!uart_cnt_clk[10] & uart_cnt_clk[9])))

	.dataa(uart_cnt_clk[7]),
	.datab(uart_cnt_clk[6]),
	.datac(uart_cnt_clk[10]),
	.datad(uart_cnt_clk[9]),
	.cin(gnd),
	.combout(\uart_wdata_reg[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[7]~8 .lut_mask = 16'h0200;
defparam \uart_wdata_reg[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N16
cycloneive_lcell_comb \uart_wdata_reg[7]~9 (
// Equation(s):
// \uart_wdata_reg[7]~9_combout  = (!uart_cnt_clk[3] & (!uart_cnt_clk[4] & (\uart_wdata_reg[7]~8_combout  & uart_cnt_clk[2])))

	.dataa(uart_cnt_clk[3]),
	.datab(uart_cnt_clk[4]),
	.datac(\uart_wdata_reg[7]~8_combout ),
	.datad(uart_cnt_clk[2]),
	.cin(gnd),
	.combout(\uart_wdata_reg[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[7]~9 .lut_mask = 16'h1000;
defparam \uart_wdata_reg[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N26
cycloneive_lcell_comb \uart_wdata_reg[7]~10 (
// Equation(s):
// \uart_wdata_reg[7]~10_combout  = (\uart_wdata_reg[7]~9_combout  & (!\LessThan0~0_combout  & (uart_cnt_clk[1] & uart_cnt_clk[5])))

	.dataa(\uart_wdata_reg[7]~9_combout ),
	.datab(\LessThan0~0_combout ),
	.datac(uart_cnt_clk[1]),
	.datad(uart_cnt_clk[5]),
	.cin(gnd),
	.combout(\uart_wdata_reg[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[7]~10 .lut_mask = 16'h2000;
defparam \uart_wdata_reg[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N0
cycloneive_lcell_comb \uart_wdata_reg[7]~11 (
// Equation(s):
// \uart_wdata_reg[7]~11_combout  = (\uart_wdata_reg[7]~10_combout  & (\Equal5~7_combout  & ((\ns.SEND~0_combout ) # (\uart_cnt_clk[31]~0_combout ))))

	.dataa(\ns.SEND~0_combout ),
	.datab(\uart_cnt_clk[31]~0_combout ),
	.datac(\uart_wdata_reg[7]~10_combout ),
	.datad(\Equal5~7_combout ),
	.cin(gnd),
	.combout(\uart_wdata_reg[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[7]~11 .lut_mask = 16'hE000;
defparam \uart_wdata_reg[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N13
dffeas \uart_wdata_reg[4] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_wdata_reg[4]~3_combout ),
	.asdata(my_memory_rtl_0_bypass[39]),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_memory~20_combout ),
	.ena(\uart_wdata_reg[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_wdata_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_wdata_reg[4] .is_wysiwyg = "true";
defparam \uart_wdata_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N22
cycloneive_lcell_comb \u_uart_tx|always3~9 (
// Equation(s):
// \u_uart_tx|always3~9_combout  = (!\u_uart_tx|cnt_bit [2] & (!\u_uart_tx|cnt_bit [3] & (!\u_uart_tx|cnt_bit [0] & !\u_uart_tx|cnt_bit [1])))

	.dataa(\u_uart_tx|cnt_bit [2]),
	.datab(\u_uart_tx|cnt_bit [3]),
	.datac(\u_uart_tx|cnt_bit [0]),
	.datad(\u_uart_tx|cnt_bit [1]),
	.cin(gnd),
	.combout(\u_uart_tx|always3~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~9 .lut_mask = 16'h0001;
defparam \u_uart_tx|always3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N24
cycloneive_lcell_comb \u_uart_tx|always3~10 (
// Equation(s):
// \u_uart_tx|always3~10_combout  = (!\u_uart_tx|cnt_clk [7] & (!\u_uart_tx|cnt_clk [5] & (!\u_uart_tx|cnt_clk [6] & !\u_uart_tx|cnt_clk [4])))

	.dataa(\u_uart_tx|cnt_clk [7]),
	.datab(\u_uart_tx|cnt_clk [5]),
	.datac(\u_uart_tx|cnt_clk [6]),
	.datad(\u_uart_tx|cnt_clk [4]),
	.cin(gnd),
	.combout(\u_uart_tx|always3~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~10 .lut_mask = 16'h0001;
defparam \u_uart_tx|always3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N18
cycloneive_lcell_comb \u_uart_tx|always3~11 (
// Equation(s):
// \u_uart_tx|always3~11_combout  = (\u_uart_tx|always3~9_combout  & (\u_uart_tx|always3~8_combout  & (!\u_uart_tx|cnt_clk [8] & \u_uart_tx|always3~10_combout )))

	.dataa(\u_uart_tx|always3~9_combout ),
	.datab(\u_uart_tx|always3~8_combout ),
	.datac(\u_uart_tx|cnt_clk [8]),
	.datad(\u_uart_tx|always3~10_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|always3~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~11 .lut_mask = 16'h0800;
defparam \u_uart_tx|always3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N28
cycloneive_lcell_comb \u_uart_tx|always3~12 (
// Equation(s):
// \u_uart_tx|always3~12_combout  = (\u_uart_tx|always3~5_combout  & (\u_uart_tx|always3~11_combout  & (\u_uart_tx|always3~6_combout  & \u_uart_tx|always3~4_combout )))

	.dataa(\u_uart_tx|always3~5_combout ),
	.datab(\u_uart_tx|always3~11_combout ),
	.datac(\u_uart_tx|always3~6_combout ),
	.datad(\u_uart_tx|always3~4_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|always3~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~12 .lut_mask = 16'h8000;
defparam \u_uart_tx|always3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N6
cycloneive_lcell_comb \u_uart_tx|Selector44~0 (
// Equation(s):
// \u_uart_tx|Selector44~0_combout  = (\u_uart_tx|Selector1~0_combout  & ((\u_uart_tx|always3~12_combout  & (uart_wdata_reg[4])) # (!\u_uart_tx|always3~12_combout  & ((\u_uart_tx|wdata_reg [4])))))

	.dataa(uart_wdata_reg[4]),
	.datab(\u_uart_tx|wdata_reg [4]),
	.datac(\u_uart_tx|Selector1~0_combout ),
	.datad(\u_uart_tx|always3~12_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector44~0 .lut_mask = 16'hA0C0;
defparam \u_uart_tx|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N16
cycloneive_lcell_comb \u_uart_tx|Selector44~1 (
// Equation(s):
// \u_uart_tx|Selector44~1_combout  = (\u_uart_tx|Selector44~0_combout ) # ((\u_uart_tx|wdata_reg [4] & ((\u_uart_tx|Selector3~2_combout ) # (\u_uart_tx|Selector2~0_combout ))))

	.dataa(\u_uart_tx|Selector3~2_combout ),
	.datab(\u_uart_tx|Selector2~0_combout ),
	.datac(\u_uart_tx|wdata_reg [4]),
	.datad(\u_uart_tx|Selector44~0_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector44~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector44~1 .lut_mask = 16'hFFE0;
defparam \u_uart_tx|Selector44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N17
dffeas \u_uart_tx|wdata_reg[4] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector44~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nrst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|wdata_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|wdata_reg[4] .is_wysiwyg = "true";
defparam \u_uart_tx|wdata_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N2
cycloneive_lcell_comb \u_uart_tx|Add1~0 (
// Equation(s):
// \u_uart_tx|Add1~0_combout  = \u_uart_tx|cnt_bit [0] $ (\u_uart_tx|cnt_bit [1])

	.dataa(\u_uart_tx|cnt_bit [0]),
	.datab(gnd),
	.datac(\u_uart_tx|cnt_bit [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_uart_tx|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Add1~0 .lut_mask = 16'h5A5A;
defparam \u_uart_tx|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1243w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1223w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[6]~38 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[6]~38_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a118~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a102~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a118~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a102~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[6]~38 .lut_mask = 16'h00B8;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1213w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~37 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~37_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a94~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a78~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a94~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a78~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~37 .lut_mask = 16'hB800;
defparam \my_memory_rtl_0|auto_generated|mux3|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1182w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1203w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~38 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~38_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a86~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a70~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a70~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a86~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~38 .lut_mask = 16'h00E2;
defparam \my_memory_rtl_0|auto_generated|mux3|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~39 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~39_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|mux3|_~37_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~38_combout ) # 
// (\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~37_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~38_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~39 .lut_mask = 16'hFE00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y59_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~40 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~40_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a30~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a14~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~40 .lut_mask = 16'hE200;
defparam \my_memory_rtl_0|auto_generated|mux3|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1086w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1113w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~41 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~41_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a22~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a6~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~41 .lut_mask = 16'h00E2;
defparam \my_memory_rtl_0|auto_generated|mux3|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~42 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~42_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~39_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~3_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~40_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~41_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~39_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~40_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~41_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~3_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~42 .lut_mask = 16'hFEAA;
defparam \my_memory_rtl_0|auto_generated|mux3|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1253w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1233w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[6]~37 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[6]~37_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a126~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a110~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a126~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a110~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[6]~37 .lut_mask = 16'hB800;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[6]~39 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[6]~39_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~42_combout  & ((\my_memory_rtl_0|auto_generated|mux3|result_node[6]~38_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[6]~37_combout ) 
// # (!\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[6]~38_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~42_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[6]~37_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[6]~39 .lut_mask = 16'hCC8C;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[6]~40 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[6]~40_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a46~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a38~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[6]~40 .lut_mask = 16'h3202;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[6]~41 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[6]~41_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a62~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a54~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[6]~41 .lut_mask = 16'h8C80;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[6]~42 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[6]~42_combout  = (\my_memory_rtl_0|auto_generated|mux3|result_node[6]~39_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~3_combout  & 
// ((\my_memory_rtl_0|auto_generated|mux3|result_node[6]~40_combout ) # (\my_memory_rtl_0|auto_generated|mux3|result_node[6]~41_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[6]~39_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[6]~40_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~3_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[6]~41_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[6]~42 .lut_mask = 16'hFAEA;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N6
cycloneive_lcell_comb \my_memory~7feeder (
// Equation(s):
// \my_memory~7feeder_combout  = \adc_ack~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adc_ack~input_o ),
	.cin(gnd),
	.combout(\my_memory~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~7feeder .lut_mask = 16'hFF00;
defparam \my_memory~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N7
dffeas \my_memory~7 (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_memory~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory~7 .is_wysiwyg = "true";
defparam \my_memory~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N18
cycloneive_lcell_comb \uart_wdata_reg[6]~1 (
// Equation(s):
// \uart_wdata_reg[6]~1_combout  = (\my_memory~0_q  & (\my_memory_rtl_0|auto_generated|mux3|result_node[6]~42_combout )) # (!\my_memory~0_q  & ((\my_memory~7_q )))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[6]~42_combout ),
	.datab(\my_memory~0_q ),
	.datac(gnd),
	.datad(\my_memory~7_q ),
	.cin(gnd),
	.combout(\uart_wdata_reg[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[6]~1 .lut_mask = 16'hBB88;
defparam \uart_wdata_reg[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N26
cycloneive_lcell_comb \my_memory_rtl_0_bypass[41]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[41]~feeder_combout  = \adc_ack~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_ack~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[41]~feeder .lut_mask = 16'hF0F0;
defparam \my_memory_rtl_0_bypass[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N27
dffeas \my_memory_rtl_0_bypass[41] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N19
dffeas \uart_wdata_reg[6] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_wdata_reg[6]~1_combout ),
	.asdata(my_memory_rtl_0_bypass[41]),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_memory~20_combout ),
	.ena(\uart_wdata_reg[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_wdata_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_wdata_reg[6] .is_wysiwyg = "true";
defparam \uart_wdata_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N20
cycloneive_lcell_comb \u_uart_tx|Selector42~0 (
// Equation(s):
// \u_uart_tx|Selector42~0_combout  = (\u_uart_tx|Selector1~0_combout  & ((\u_uart_tx|always3~12_combout  & (uart_wdata_reg[6])) # (!\u_uart_tx|always3~12_combout  & ((\u_uart_tx|wdata_reg [6])))))

	.dataa(uart_wdata_reg[6]),
	.datab(\u_uart_tx|wdata_reg [6]),
	.datac(\u_uart_tx|Selector1~0_combout ),
	.datad(\u_uart_tx|always3~12_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector42~0 .lut_mask = 16'hA0C0;
defparam \u_uart_tx|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N28
cycloneive_lcell_comb \u_uart_tx|Selector42~1 (
// Equation(s):
// \u_uart_tx|Selector42~1_combout  = (\u_uart_tx|Selector42~0_combout ) # ((\u_uart_tx|wdata_reg [6] & ((\u_uart_tx|Selector3~2_combout ) # (\u_uart_tx|Selector2~0_combout ))))

	.dataa(\u_uart_tx|Selector3~2_combout ),
	.datab(\u_uart_tx|Selector42~0_combout ),
	.datac(\u_uart_tx|wdata_reg [6]),
	.datad(\u_uart_tx|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector42~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector42~1 .lut_mask = 16'hFCEC;
defparam \u_uart_tx|Selector42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N29
dffeas \u_uart_tx|wdata_reg[6] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector42~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nrst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|wdata_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|wdata_reg[6] .is_wysiwyg = "true";
defparam \u_uart_tx|wdata_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N4
cycloneive_lcell_comb \my_memory~8feeder (
// Equation(s):
// \my_memory~8feeder_combout  = \adc_ack~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adc_ack~input_o ),
	.cin(gnd),
	.combout(\my_memory~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~8feeder .lut_mask = 16'hFF00;
defparam \my_memory~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N5
dffeas \my_memory~8 (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_memory~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory~8 .is_wysiwyg = "true";
defparam \my_memory~8 .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[7]~34 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[7]~34_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a47~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a39~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[7]~34 .lut_mask = 16'h2230;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1243w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1223w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[7]~32 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[7]~32_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a119~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a103~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a119~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a103~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[7]~32 .lut_mask = 16'h0B08;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1086w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1113w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~35 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~35_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a23~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a7~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~35 .lut_mask = 16'h00E2;
defparam \my_memory_rtl_0|auto_generated|mux3|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~34 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~34_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a31~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a15~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~34 .lut_mask = 16'hB800;
defparam \my_memory_rtl_0|auto_generated|mux3|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1182w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1203w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~32 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~32_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a87~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a71~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a71~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a87~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~32 .lut_mask = 16'h0E04;
defparam \my_memory_rtl_0|auto_generated|mux3|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1213w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~31 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~31_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a95~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a79~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a79~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a95~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~31 .lut_mask = 16'hE200;
defparam \my_memory_rtl_0|auto_generated|mux3|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~33 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~33_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|mux3|_~32_combout ) # ((\my_memory_rtl_0|auto_generated|address_reg_b [2]) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~31_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~32_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~31_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~33 .lut_mask = 16'hAAA8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~36 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~36_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~33_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~3_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~35_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~34_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~35_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~34_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~33_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~3_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~36 .lut_mask = 16'hFEF0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1233w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1253w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[7]~31 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[7]~31_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a127~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a111~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a111~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a127~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[7]~31 .lut_mask = 16'hE200;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[7]~33 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[7]~33_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~36_combout  & ((\my_memory_rtl_0|auto_generated|mux3|result_node[7]~32_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[7]~31_combout ) 
// # (!\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[7]~32_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~36_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[7]~31_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[7]~33 .lut_mask = 16'hCC8C;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[7]~35 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[7]~35_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a63~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a55~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[7]~35 .lut_mask = 16'hC0A0;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[7]~36 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[7]~36_combout  = (\my_memory_rtl_0|auto_generated|mux3|result_node[7]~33_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~3_combout  & 
// ((\my_memory_rtl_0|auto_generated|mux3|result_node[7]~34_combout ) # (\my_memory_rtl_0|auto_generated|mux3|result_node[7]~35_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~3_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[7]~34_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[7]~33_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[7]~35_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[7]~36 .lut_mask = 16'hFAF8;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N24
cycloneive_lcell_comb \uart_wdata_reg[7]~2 (
// Equation(s):
// \uart_wdata_reg[7]~2_combout  = (\my_memory~0_q  & ((\my_memory_rtl_0|auto_generated|mux3|result_node[7]~36_combout ))) # (!\my_memory~0_q  & (\my_memory~8_q ))

	.dataa(\my_memory~8_q ),
	.datab(\my_memory~0_q ),
	.datac(gnd),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[7]~36_combout ),
	.cin(gnd),
	.combout(\uart_wdata_reg[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[7]~2 .lut_mask = 16'hEE22;
defparam \uart_wdata_reg[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N4
cycloneive_lcell_comb \my_memory_rtl_0_bypass[42]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[42]~feeder_combout  = \adc_ack~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_ack~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[42]~feeder .lut_mask = 16'hF0F0;
defparam \my_memory_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N5
dffeas \my_memory_rtl_0_bypass[42] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N25
dffeas \uart_wdata_reg[7] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_wdata_reg[7]~2_combout ),
	.asdata(my_memory_rtl_0_bypass[42]),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_memory~20_combout ),
	.ena(\uart_wdata_reg[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_wdata_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_wdata_reg[7] .is_wysiwyg = "true";
defparam \uart_wdata_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N10
cycloneive_lcell_comb \u_uart_tx|Selector41~0 (
// Equation(s):
// \u_uart_tx|Selector41~0_combout  = (\u_uart_tx|Selector1~0_combout  & ((\u_uart_tx|always3~12_combout  & ((uart_wdata_reg[7]))) # (!\u_uart_tx|always3~12_combout  & (\u_uart_tx|wdata_reg [7]))))

	.dataa(\u_uart_tx|wdata_reg [7]),
	.datab(\u_uart_tx|Selector1~0_combout ),
	.datac(uart_wdata_reg[7]),
	.datad(\u_uart_tx|always3~12_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector41~0 .lut_mask = 16'hC088;
defparam \u_uart_tx|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N26
cycloneive_lcell_comb \u_uart_tx|Selector41~1 (
// Equation(s):
// \u_uart_tx|Selector41~1_combout  = (\u_uart_tx|Selector41~0_combout ) # ((\u_uart_tx|wdata_reg [7] & ((\u_uart_tx|Selector3~2_combout ) # (\u_uart_tx|Selector2~0_combout ))))

	.dataa(\u_uart_tx|Selector3~2_combout ),
	.datab(\u_uart_tx|Selector2~0_combout ),
	.datac(\u_uart_tx|wdata_reg [7]),
	.datad(\u_uart_tx|Selector41~0_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector41~1 .lut_mask = 16'hFFE0;
defparam \u_uart_tx|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N27
dffeas \u_uart_tx|wdata_reg[7] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector41~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nrst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|wdata_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|wdata_reg[7] .is_wysiwyg = "true";
defparam \u_uart_tx|wdata_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N30
cycloneive_lcell_comb \u_uart_tx|Mux0~2 (
// Equation(s):
// \u_uart_tx|Mux0~2_combout  = (\u_uart_tx|cnt_bit [0] & ((\u_uart_tx|wdata_reg [6]) # ((!\u_uart_tx|cnt_bit [1])))) # (!\u_uart_tx|cnt_bit [0] & (((!\u_uart_tx|cnt_bit [1] & \u_uart_tx|wdata_reg [7]))))

	.dataa(\u_uart_tx|cnt_bit [0]),
	.datab(\u_uart_tx|wdata_reg [6]),
	.datac(\u_uart_tx|cnt_bit [1]),
	.datad(\u_uart_tx|wdata_reg [7]),
	.cin(gnd),
	.combout(\u_uart_tx|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Mux0~2 .lut_mask = 16'h8F8A;
defparam \u_uart_tx|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N8
cycloneive_io_ibuf \dout_adc[5]~input (
	.i(dout_adc[5]),
	.ibar(gnd),
	.o(\dout_adc[5]~input_o ));
// synopsys translate_off
defparam \dout_adc[5]~input .bus_hold = "false";
defparam \dout_adc[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X104_Y39_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[5]~28 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[5]~28_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a45~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a37~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[5]~28 .lut_mask = 16'h3210;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[5]~29 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[5]~29_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a61~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a53~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[5]~29 .lut_mask = 16'h8C80;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~28 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~28_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a29~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a13~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~28 .lut_mask = 16'hA808;
defparam \my_memory_rtl_0|auto_generated|mux3|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1182w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1203w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~26 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~26_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a85~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a69~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a69~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a85~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~26 .lut_mask = 16'h0E02;
defparam \my_memory_rtl_0|auto_generated|mux3|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1213w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~25 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~25_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a93~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a77~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a77~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a93~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~25 .lut_mask = 16'hE020;
defparam \my_memory_rtl_0|auto_generated|mux3|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~27 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~27_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|address_reg_b [2]) # ((\my_memory_rtl_0|auto_generated|mux3|_~26_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~25_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~26_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~25_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~27 .lut_mask = 16'hF0E0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1113w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1086w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~29 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~29_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a21~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a5~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~29 .lut_mask = 16'h0B08;
defparam \my_memory_rtl_0|auto_generated|mux3|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~30 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~30_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~27_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~3_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~28_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~29_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~28_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~27_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~29_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~3_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~30 .lut_mask = 16'hFECC;
defparam \my_memory_rtl_0|auto_generated|mux3|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1253w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1233w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[5]~25 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[5]~25_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a125~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a109~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a125~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a109~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[5]~25 .lut_mask = 16'hB080;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y11_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1243w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y34_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1223w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[5]~26 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[5]~26_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a117~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a101~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a117~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a101~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[5]~26 .lut_mask = 16'h0B08;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[5]~27 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[5]~27_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~30_combout  & ((\my_memory_rtl_0|auto_generated|mux3|result_node[5]~25_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[5]~26_combout ) 
// # (!\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~30_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[5]~25_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[5]~26_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[5]~27 .lut_mask = 16'hA8AA;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[5]~30 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[5]~30_combout  = (\my_memory_rtl_0|auto_generated|mux3|result_node[5]~27_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~3_combout  & 
// ((\my_memory_rtl_0|auto_generated|mux3|result_node[5]~28_combout ) # (\my_memory_rtl_0|auto_generated|mux3|result_node[5]~29_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[5]~28_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[5]~29_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~3_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[5]~27_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[5]~30 .lut_mask = 16'hFFE0;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N27
dffeas \my_memory~6 (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dout_adc[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_memory~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory~6 .is_wysiwyg = "true";
defparam \my_memory~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N20
cycloneive_lcell_comb \uart_wdata_reg[5]~0 (
// Equation(s):
// \uart_wdata_reg[5]~0_combout  = (\my_memory~0_q  & (\my_memory_rtl_0|auto_generated|mux3|result_node[5]~30_combout )) # (!\my_memory~0_q  & ((\my_memory~6_q )))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[5]~30_combout ),
	.datab(\my_memory~0_q ),
	.datac(gnd),
	.datad(\my_memory~6_q ),
	.cin(gnd),
	.combout(\uart_wdata_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[5]~0 .lut_mask = 16'hBB88;
defparam \uart_wdata_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N8
cycloneive_lcell_comb \my_memory_rtl_0_bypass[40]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[40]~feeder_combout  = \dout_adc[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dout_adc[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[40]~feeder .lut_mask = 16'hF0F0;
defparam \my_memory_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N9
dffeas \my_memory_rtl_0_bypass[40] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N21
dffeas \uart_wdata_reg[5] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_wdata_reg[5]~0_combout ),
	.asdata(my_memory_rtl_0_bypass[40]),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_memory~20_combout ),
	.ena(\uart_wdata_reg[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_wdata_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_wdata_reg[5] .is_wysiwyg = "true";
defparam \uart_wdata_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N8
cycloneive_lcell_comb \u_uart_tx|Selector43~0 (
// Equation(s):
// \u_uart_tx|Selector43~0_combout  = (\u_uart_tx|Selector1~0_combout  & ((\u_uart_tx|always3~12_combout  & (uart_wdata_reg[5])) # (!\u_uart_tx|always3~12_combout  & ((\u_uart_tx|wdata_reg [5])))))

	.dataa(uart_wdata_reg[5]),
	.datab(\u_uart_tx|wdata_reg [5]),
	.datac(\u_uart_tx|Selector1~0_combout ),
	.datad(\u_uart_tx|always3~12_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector43~0 .lut_mask = 16'hA0C0;
defparam \u_uart_tx|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N0
cycloneive_lcell_comb \u_uart_tx|Selector43~1 (
// Equation(s):
// \u_uart_tx|Selector43~1_combout  = (\u_uart_tx|Selector43~0_combout ) # ((\u_uart_tx|wdata_reg [5] & ((\u_uart_tx|Selector3~2_combout ) # (\u_uart_tx|Selector2~0_combout ))))

	.dataa(\u_uart_tx|Selector3~2_combout ),
	.datab(\u_uart_tx|Selector43~0_combout ),
	.datac(\u_uart_tx|wdata_reg [5]),
	.datad(\u_uart_tx|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector43~1 .lut_mask = 16'hFCEC;
defparam \u_uart_tx|Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N1
dffeas \u_uart_tx|wdata_reg[5] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector43~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nrst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|wdata_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|wdata_reg[5] .is_wysiwyg = "true";
defparam \u_uart_tx|wdata_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N18
cycloneive_lcell_comb \u_uart_tx|Mux0~3 (
// Equation(s):
// \u_uart_tx|Mux0~3_combout  = (\u_uart_tx|Add1~0_combout  & ((\u_uart_tx|Mux0~2_combout  & (\u_uart_tx|wdata_reg [4])) # (!\u_uart_tx|Mux0~2_combout  & ((\u_uart_tx|wdata_reg [5]))))) # (!\u_uart_tx|Add1~0_combout  & (((\u_uart_tx|Mux0~2_combout ))))

	.dataa(\u_uart_tx|wdata_reg [4]),
	.datab(\u_uart_tx|Add1~0_combout ),
	.datac(\u_uart_tx|Mux0~2_combout ),
	.datad(\u_uart_tx|wdata_reg [5]),
	.cin(gnd),
	.combout(\u_uart_tx|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Mux0~3 .lut_mask = 16'hBCB0;
defparam \u_uart_tx|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N8
cycloneive_lcell_comb \u_uart_tx|Selector40~2 (
// Equation(s):
// \u_uart_tx|Selector40~2_combout  = (\u_uart_tx|Mux0~3_combout  & (\u_uart_tx|cnt_bit [2] $ (((!\u_uart_tx|cnt_bit [0] & !\u_uart_tx|cnt_bit [1])))))

	.dataa(\u_uart_tx|cnt_bit [2]),
	.datab(\u_uart_tx|cnt_bit [0]),
	.datac(\u_uart_tx|Mux0~3_combout ),
	.datad(\u_uart_tx|cnt_bit [1]),
	.cin(gnd),
	.combout(\u_uart_tx|Selector40~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector40~2 .lut_mask = 16'hA090;
defparam \u_uart_tx|Selector40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N1
cycloneive_io_ibuf \dout_adc[0]~input (
	.i(dout_adc[0]),
	.ibar(gnd),
	.o(\dout_adc[0]~input_o ));
// synopsys translate_off
defparam \dout_adc[0]~input .bus_hold = "false";
defparam \dout_adc[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[0]~23 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[0]~23_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a56~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a48~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[0]~23 .lut_mask = 16'hC0A0;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[0]~22 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[0]~22_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a40~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a32~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[0]~22 .lut_mask = 16'h0B08;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1243w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y36_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1223w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[0]~20 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[0]~20_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a112~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a96~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a112~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a96~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[0]~20 .lut_mask = 16'h00B8;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1233w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1253w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[0]~19 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[0]~19_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a120~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a104~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a104~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a120~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[0]~19 .lut_mask = 16'hA808;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1086w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1113w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~23 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~23_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a16~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~23 .lut_mask = 16'h00E2;
defparam \my_memory_rtl_0|auto_generated|mux3|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~22 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~22_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a24~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a8~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~22 .lut_mask = 16'hE200;
defparam \my_memory_rtl_0|auto_generated|mux3|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1213w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~19 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~19_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a88~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a72~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a88~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~19 .lut_mask = 16'hA820;
defparam \my_memory_rtl_0|auto_generated|mux3|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1182w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1203w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~20 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~20_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a80~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a64~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a80~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~20 .lut_mask = 16'h5410;
defparam \my_memory_rtl_0|auto_generated|mux3|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~21 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~21_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|address_reg_b [2]) # ((\my_memory_rtl_0|auto_generated|mux3|_~19_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~20_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~19_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~20_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~21 .lut_mask = 16'hF0E0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~24 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~24_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~21_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~3_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~23_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~22_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~23_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~22_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~3_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~21_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~24 .lut_mask = 16'hFFE0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[0]~21 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[0]~21_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~24_combout  & (((\my_memory_rtl_0|auto_generated|mux3|result_node[0]~20_combout ) # (\my_memory_rtl_0|auto_generated|mux3|result_node[0]~19_combout 
// )) # (!\my_memory_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[0]~20_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[0]~19_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~24_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[0]~21 .lut_mask = 16'hFD00;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[0]~24 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[0]~24_combout  = (\my_memory_rtl_0|auto_generated|mux3|result_node[0]~21_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~3_combout  & 
// ((\my_memory_rtl_0|auto_generated|mux3|result_node[0]~23_combout ) # (\my_memory_rtl_0|auto_generated|mux3|result_node[0]~22_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~3_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[0]~23_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[0]~22_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[0]~21_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[0]~24 .lut_mask = 16'hFFA8;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N16
cycloneive_lcell_comb \my_memory~1feeder (
// Equation(s):
// \my_memory~1feeder_combout  = \dout_adc[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dout_adc[0]~input_o ),
	.cin(gnd),
	.combout(\my_memory~1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~1feeder .lut_mask = 16'hFF00;
defparam \my_memory~1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N17
dffeas \my_memory~1 (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_memory~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory~1 .is_wysiwyg = "true";
defparam \my_memory~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N28
cycloneive_lcell_comb \uart_wdata_reg[0]~7 (
// Equation(s):
// \uart_wdata_reg[0]~7_combout  = (\my_memory~0_q  & (\my_memory_rtl_0|auto_generated|mux3|result_node[0]~24_combout )) # (!\my_memory~0_q  & ((\my_memory~1_q )))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[0]~24_combout ),
	.datab(\my_memory~0_q ),
	.datac(gnd),
	.datad(\my_memory~1_q ),
	.cin(gnd),
	.combout(\uart_wdata_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[0]~7 .lut_mask = 16'hBB88;
defparam \uart_wdata_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N14
cycloneive_lcell_comb \my_memory_rtl_0_bypass[35]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[35]~feeder_combout  = \dout_adc[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dout_adc[0]~input_o ),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[35]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N15
dffeas \my_memory_rtl_0_bypass[35] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N29
dffeas \uart_wdata_reg[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_wdata_reg[0]~7_combout ),
	.asdata(my_memory_rtl_0_bypass[35]),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_memory~20_combout ),
	.ena(\uart_wdata_reg[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_wdata_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_wdata_reg[0] .is_wysiwyg = "true";
defparam \uart_wdata_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N14
cycloneive_lcell_comb \u_uart_tx|Selector48~0 (
// Equation(s):
// \u_uart_tx|Selector48~0_combout  = (\u_uart_tx|Selector1~0_combout  & ((\u_uart_tx|always3~12_combout  & ((uart_wdata_reg[0]))) # (!\u_uart_tx|always3~12_combout  & (\u_uart_tx|wdata_reg [0]))))

	.dataa(\u_uart_tx|wdata_reg [0]),
	.datab(\u_uart_tx|Selector1~0_combout ),
	.datac(uart_wdata_reg[0]),
	.datad(\u_uart_tx|always3~12_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector48~0 .lut_mask = 16'hC088;
defparam \u_uart_tx|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N12
cycloneive_lcell_comb \u_uart_tx|Selector48~1 (
// Equation(s):
// \u_uart_tx|Selector48~1_combout  = (\u_uart_tx|Selector48~0_combout ) # ((\u_uart_tx|wdata_reg [0] & ((\u_uart_tx|Selector3~2_combout ) # (\u_uart_tx|Selector2~0_combout ))))

	.dataa(\u_uart_tx|Selector3~2_combout ),
	.datab(\u_uart_tx|Selector48~0_combout ),
	.datac(\u_uart_tx|wdata_reg [0]),
	.datad(\u_uart_tx|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector48~1 .lut_mask = 16'hFCEC;
defparam \u_uart_tx|Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N13
dffeas \u_uart_tx|wdata_reg[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector48~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nrst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|wdata_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|wdata_reg[0] .is_wysiwyg = "true";
defparam \u_uart_tx|wdata_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N8
cycloneive_io_ibuf \dout_adc[1]~input (
	.i(dout_adc[1]),
	.ibar(gnd),
	.o(\dout_adc[1]~input_o ));
// synopsys translate_off
defparam \dout_adc[1]~input .bus_hold = "false";
defparam \dout_adc[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y38_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[1]~5 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[1]~5_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a49~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a33~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[1]~5 .lut_mask = 16'h0E04;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[1]~4 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[1]~4_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a57~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a41~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[1]~4 .lut_mask = 16'h8A80;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1086w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1113w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~5 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~5_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a17~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~5 .lut_mask = 16'h00CA;
defparam \my_memory_rtl_0|auto_generated|mux3|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~4 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~4_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a25~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a9~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~4 .lut_mask = 16'hB800;
defparam \my_memory_rtl_0|auto_generated|mux3|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1213w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~0_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a89~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a73~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a89~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a73~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~0 .lut_mask = 16'hB800;
defparam \my_memory_rtl_0|auto_generated|mux3|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1182w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1203w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~1 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~1_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a81~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a65~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a65~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a81~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~1 .lut_mask = 16'h3202;
defparam \my_memory_rtl_0|auto_generated|mux3|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~2 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~2_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|address_reg_b [2]) # ((\my_memory_rtl_0|auto_generated|mux3|_~0_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~1_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~0_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~1_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~2 .lut_mask = 16'hCCC8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~6 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~6_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~2_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~3_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~5_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~4_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~5_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~4_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~2_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~3_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~6 .lut_mask = 16'hFEF0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1233w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1253w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[1]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a121~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a105~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a105~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a121~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[1]~0 .lut_mask = 16'hE200;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1243w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y35_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1223w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[1]~1 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[1]~1_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a113~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a97~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a113~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a97~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[1]~1 .lut_mask = 16'h00B8;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[1]~2 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[1]~2_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~6_combout  & (((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ) # (\my_memory_rtl_0|auto_generated|mux3|result_node[1]~1_combout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~6_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~1_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[1]~2 .lut_mask = 16'hCCC4;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[1]~6 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[1]~6_combout  = (\my_memory_rtl_0|auto_generated|mux3|result_node[1]~2_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~3_combout  & 
// ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~5_combout ) # (\my_memory_rtl_0|auto_generated|mux3|result_node[1]~4_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~5_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~3_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~4_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~2_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[1]~6 .lut_mask = 16'hFFC8;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N25
dffeas \my_memory~2 (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dout_adc[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_memory~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory~2 .is_wysiwyg = "true";
defparam \my_memory~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N6
cycloneive_lcell_comb \uart_wdata_reg[1]~4 (
// Equation(s):
// \uart_wdata_reg[1]~4_combout  = (\my_memory~0_q  & (\my_memory_rtl_0|auto_generated|mux3|result_node[1]~6_combout )) # (!\my_memory~0_q  & ((\my_memory~2_q )))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~6_combout ),
	.datab(\my_memory~0_q ),
	.datac(gnd),
	.datad(\my_memory~2_q ),
	.cin(gnd),
	.combout(\uart_wdata_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[1]~4 .lut_mask = 16'hBB88;
defparam \uart_wdata_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N22
cycloneive_lcell_comb \my_memory_rtl_0_bypass[36]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[36]~feeder_combout  = \dout_adc[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dout_adc[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[36]~feeder .lut_mask = 16'hF0F0;
defparam \my_memory_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N23
dffeas \my_memory_rtl_0_bypass[36] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N7
dffeas \uart_wdata_reg[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_wdata_reg[1]~4_combout ),
	.asdata(my_memory_rtl_0_bypass[36]),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_memory~20_combout ),
	.ena(\uart_wdata_reg[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_wdata_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_wdata_reg[1] .is_wysiwyg = "true";
defparam \uart_wdata_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N4
cycloneive_lcell_comb \u_uart_tx|Selector47~0 (
// Equation(s):
// \u_uart_tx|Selector47~0_combout  = (\u_uart_tx|Selector1~0_combout  & ((\u_uart_tx|always3~12_combout  & (uart_wdata_reg[1])) # (!\u_uart_tx|always3~12_combout  & ((\u_uart_tx|wdata_reg [1])))))

	.dataa(uart_wdata_reg[1]),
	.datab(\u_uart_tx|wdata_reg [1]),
	.datac(\u_uart_tx|Selector1~0_combout ),
	.datad(\u_uart_tx|always3~12_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector47~0 .lut_mask = 16'hA0C0;
defparam \u_uart_tx|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N24
cycloneive_lcell_comb \u_uart_tx|Selector47~1 (
// Equation(s):
// \u_uart_tx|Selector47~1_combout  = (\u_uart_tx|Selector47~0_combout ) # ((\u_uart_tx|wdata_reg [1] & ((\u_uart_tx|Selector3~2_combout ) # (\u_uart_tx|Selector2~0_combout ))))

	.dataa(\u_uart_tx|Selector3~2_combout ),
	.datab(\u_uart_tx|Selector47~0_combout ),
	.datac(\u_uart_tx|wdata_reg [1]),
	.datad(\u_uart_tx|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector47~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector47~1 .lut_mask = 16'hFCEC;
defparam \u_uart_tx|Selector47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N25
dffeas \u_uart_tx|wdata_reg[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector47~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nrst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|wdata_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|wdata_reg[1] .is_wysiwyg = "true";
defparam \u_uart_tx|wdata_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N22
cycloneive_io_ibuf \dout_adc[3]~input (
	.i(dout_adc[3]),
	.ibar(gnd),
	.o(\dout_adc[3]~input_o ));
// synopsys translate_off
defparam \dout_adc[3]~input .bus_hold = "false";
defparam \dout_adc[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[3]~11 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[3]~11_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a59~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a51~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[3]~11 .lut_mask = 16'hE040;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[3]~10 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[3]~10_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a43~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a35~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[3]~10 .lut_mask = 16'h0A0C;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1223w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1243w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[3]~8 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[3]~8_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a115~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a99~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a99~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a115~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[3]~8 .lut_mask = 16'h5410;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1086w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1113w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~11 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~11_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a19~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a3~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~11 .lut_mask = 16'h00E2;
defparam \my_memory_rtl_0|auto_generated|mux3|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1213w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~7 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~7_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a91~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a75~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a75~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a91~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~7 .lut_mask = 16'hE200;
defparam \my_memory_rtl_0|auto_generated|mux3|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1203w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1182w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~8 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~8_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a83~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a67~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a83~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a67~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~8 .lut_mask = 16'h00B8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~9 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~9_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|mux3|_~7_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~8_combout ) # 
// (\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~7_combout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~8_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~9 .lut_mask = 16'hCCC8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~10 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~10_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a27~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a11~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~10 .lut_mask = 16'hB800;
defparam \my_memory_rtl_0|auto_generated|mux3|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~12 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~12_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~9_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~3_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~11_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~10_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~3_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~11_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~9_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~10_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~12 .lut_mask = 16'hFAF8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1233w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1253w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[3]~7 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[3]~7_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a123~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a107~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a107~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a123~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[3]~7 .lut_mask = 16'hA820;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[3]~9 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[3]~9_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~12_combout  & (((\my_memory_rtl_0|auto_generated|mux3|result_node[3]~8_combout ) # (\my_memory_rtl_0|auto_generated|mux3|result_node[3]~7_combout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[3]~8_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~12_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[3]~7_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[3]~9 .lut_mask = 16'hF0D0;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[3]~12 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[3]~12_combout  = (\my_memory_rtl_0|auto_generated|mux3|result_node[3]~9_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~3_combout  & 
// ((\my_memory_rtl_0|auto_generated|mux3|result_node[3]~11_combout ) # (\my_memory_rtl_0|auto_generated|mux3|result_node[3]~10_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~3_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[3]~11_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[3]~10_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[3]~9_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[3]~12 .lut_mask = 16'hFFA8;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N19
dffeas \my_memory~4 (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dout_adc[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_memory~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory~4 .is_wysiwyg = "true";
defparam \my_memory~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N10
cycloneive_lcell_comb \uart_wdata_reg[3]~6 (
// Equation(s):
// \uart_wdata_reg[3]~6_combout  = (\my_memory~0_q  & (\my_memory_rtl_0|auto_generated|mux3|result_node[3]~12_combout )) # (!\my_memory~0_q  & ((\my_memory~4_q )))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[3]~12_combout ),
	.datab(\my_memory~0_q ),
	.datac(gnd),
	.datad(\my_memory~4_q ),
	.cin(gnd),
	.combout(\uart_wdata_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[3]~6 .lut_mask = 16'hBB88;
defparam \uart_wdata_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N21
dffeas \my_memory_rtl_0_bypass[38] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dout_adc[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N11
dffeas \uart_wdata_reg[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_wdata_reg[3]~6_combout ),
	.asdata(my_memory_rtl_0_bypass[38]),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_memory~20_combout ),
	.ena(\uart_wdata_reg[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_wdata_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_wdata_reg[3] .is_wysiwyg = "true";
defparam \uart_wdata_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N20
cycloneive_lcell_comb \u_uart_tx|Selector45~0 (
// Equation(s):
// \u_uart_tx|Selector45~0_combout  = (\u_uart_tx|Selector1~0_combout  & ((\u_uart_tx|always3~12_combout  & (uart_wdata_reg[3])) # (!\u_uart_tx|always3~12_combout  & ((\u_uart_tx|wdata_reg [3])))))

	.dataa(uart_wdata_reg[3]),
	.datab(\u_uart_tx|wdata_reg [3]),
	.datac(\u_uart_tx|Selector1~0_combout ),
	.datad(\u_uart_tx|always3~12_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector45~0 .lut_mask = 16'hA0C0;
defparam \u_uart_tx|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N16
cycloneive_lcell_comb \u_uart_tx|Selector45~1 (
// Equation(s):
// \u_uart_tx|Selector45~1_combout  = (\u_uart_tx|Selector45~0_combout ) # ((\u_uart_tx|wdata_reg [3] & ((\u_uart_tx|Selector3~2_combout ) # (\u_uart_tx|Selector2~0_combout ))))

	.dataa(\u_uart_tx|Selector45~0_combout ),
	.datab(\u_uart_tx|Selector3~2_combout ),
	.datac(\u_uart_tx|wdata_reg [3]),
	.datad(\u_uart_tx|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector45~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector45~1 .lut_mask = 16'hFAEA;
defparam \u_uart_tx|Selector45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N17
dffeas \u_uart_tx|wdata_reg[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector45~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nrst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|wdata_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|wdata_reg[3] .is_wysiwyg = "true";
defparam \u_uart_tx|wdata_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N22
cycloneive_io_ibuf \dout_adc[2]~input (
	.i(dout_adc[2]),
	.ibar(gnd),
	.o(\dout_adc[2]~input_o ));
// synopsys translate_off
defparam \dout_adc[2]~input .bus_hold = "false";
defparam \dout_adc[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1153w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1163w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[2]~17 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[2]~17_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a58~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a50~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[2]~17 .lut_mask = 16'hC088;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1133w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1143w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[2]~16 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[2]~16_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a42~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a34~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[2]~16 .lut_mask = 16'h3022;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1233w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1253w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[2]~13 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[2]~13_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a122~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a106~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a106~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a122~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[2]~13 .lut_mask = 16'hCA00;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1243w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1223w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[2]~14 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[2]~14_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a114~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a98~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a114~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a98~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[2]~14 .lut_mask = 16'h00AC;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1113w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1086w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~17 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~17_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a18~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~17 .lut_mask = 16'h00B8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1103w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~16 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~16_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a26~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a10~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~16 .lut_mask = 16'hA280;
defparam \my_memory_rtl_0|auto_generated|mux3|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1213w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1193w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~13 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~13_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a90~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a74~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a90~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a74~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~13 .lut_mask = 16'h8A80;
defparam \my_memory_rtl_0|auto_generated|mux3|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1203w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode1182w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~2_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 131072;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~14 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~14_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a82~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a66~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a82~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~14 .lut_mask = 16'h5140;
defparam \my_memory_rtl_0|auto_generated|mux3|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~15 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~15_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|address_reg_b [2]) # ((\my_memory_rtl_0|auto_generated|mux3|_~13_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~14_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~13_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~14_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~15 .lut_mask = 16'hF0E0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~18 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~18_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~15_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~3_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~17_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~16_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~3_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~17_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~16_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~15_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~18 .lut_mask = 16'hFFA8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[2]~15 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[2]~15_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~18_combout  & (((\my_memory_rtl_0|auto_generated|mux3|result_node[2]~13_combout ) # (\my_memory_rtl_0|auto_generated|mux3|result_node[2]~14_combout 
// )) # (!\my_memory_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[2]~13_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[2]~14_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~18_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[2]~15 .lut_mask = 16'hFD00;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[2]~18 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[2]~18_combout  = (\my_memory_rtl_0|auto_generated|mux3|result_node[2]~15_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~3_combout  & 
// ((\my_memory_rtl_0|auto_generated|mux3|result_node[2]~17_combout ) # (\my_memory_rtl_0|auto_generated|mux3|result_node[2]~16_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~3_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[2]~17_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[2]~16_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[2]~15_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[2]~18 .lut_mask = 16'hFFA8;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N22
cycloneive_lcell_comb \my_memory~3feeder (
// Equation(s):
// \my_memory~3feeder_combout  = \dout_adc[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dout_adc[2]~input_o ),
	.cin(gnd),
	.combout(\my_memory~3feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~3feeder .lut_mask = 16'hFF00;
defparam \my_memory~3feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N23
dffeas \my_memory~3 (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_memory~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory~3 .is_wysiwyg = "true";
defparam \my_memory~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N16
cycloneive_lcell_comb \uart_wdata_reg[2]~5 (
// Equation(s):
// \uart_wdata_reg[2]~5_combout  = (\my_memory~0_q  & (\my_memory_rtl_0|auto_generated|mux3|result_node[2]~18_combout )) # (!\my_memory~0_q  & ((\my_memory~3_q )))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[2]~18_combout ),
	.datab(\my_memory~0_q ),
	.datac(gnd),
	.datad(\my_memory~3_q ),
	.cin(gnd),
	.combout(\uart_wdata_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[2]~5 .lut_mask = 16'hBB88;
defparam \uart_wdata_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N30
cycloneive_lcell_comb \my_memory_rtl_0_bypass[37]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[37]~feeder_combout  = \dout_adc[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dout_adc[2]~input_o ),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[37]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N31
dffeas \my_memory_rtl_0_bypass[37] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N17
dffeas \uart_wdata_reg[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_wdata_reg[2]~5_combout ),
	.asdata(my_memory_rtl_0_bypass[37]),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_memory~20_combout ),
	.ena(\uart_wdata_reg[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_wdata_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_wdata_reg[2] .is_wysiwyg = "true";
defparam \uart_wdata_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N22
cycloneive_lcell_comb \u_uart_tx|Selector46~0 (
// Equation(s):
// \u_uart_tx|Selector46~0_combout  = (\u_uart_tx|Selector1~0_combout  & ((\u_uart_tx|always3~12_combout  & ((uart_wdata_reg[2]))) # (!\u_uart_tx|always3~12_combout  & (\u_uart_tx|wdata_reg [2]))))

	.dataa(\u_uart_tx|wdata_reg [2]),
	.datab(\u_uart_tx|Selector1~0_combout ),
	.datac(uart_wdata_reg[2]),
	.datad(\u_uart_tx|always3~12_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector46~0 .lut_mask = 16'hC088;
defparam \u_uart_tx|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N26
cycloneive_lcell_comb \u_uart_tx|Selector46~1 (
// Equation(s):
// \u_uart_tx|Selector46~1_combout  = (\u_uart_tx|Selector46~0_combout ) # ((\u_uart_tx|wdata_reg [2] & ((\u_uart_tx|Selector3~2_combout ) # (\u_uart_tx|Selector2~0_combout ))))

	.dataa(\u_uart_tx|Selector46~0_combout ),
	.datab(\u_uart_tx|Selector3~2_combout ),
	.datac(\u_uart_tx|wdata_reg [2]),
	.datad(\u_uart_tx|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector46~1 .lut_mask = 16'hFAEA;
defparam \u_uart_tx|Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N27
dffeas \u_uart_tx|wdata_reg[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector46~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nrst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|wdata_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|wdata_reg[2] .is_wysiwyg = "true";
defparam \u_uart_tx|wdata_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N4
cycloneive_lcell_comb \u_uart_tx|Mux0~0 (
// Equation(s):
// \u_uart_tx|Mux0~0_combout  = (\u_uart_tx|cnt_bit [1] & (((\u_uart_tx|wdata_reg [2] & \u_uart_tx|cnt_bit [0])))) # (!\u_uart_tx|cnt_bit [1] & ((\u_uart_tx|wdata_reg [3]) # ((\u_uart_tx|cnt_bit [0]))))

	.dataa(\u_uart_tx|cnt_bit [1]),
	.datab(\u_uart_tx|wdata_reg [3]),
	.datac(\u_uart_tx|wdata_reg [2]),
	.datad(\u_uart_tx|cnt_bit [0]),
	.cin(gnd),
	.combout(\u_uart_tx|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Mux0~0 .lut_mask = 16'hF544;
defparam \u_uart_tx|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N22
cycloneive_lcell_comb \u_uart_tx|Mux0~1 (
// Equation(s):
// \u_uart_tx|Mux0~1_combout  = (\u_uart_tx|Mux0~0_combout  & ((\u_uart_tx|wdata_reg [0]) # ((!\u_uart_tx|Add1~0_combout )))) # (!\u_uart_tx|Mux0~0_combout  & (((\u_uart_tx|wdata_reg [1] & \u_uart_tx|Add1~0_combout ))))

	.dataa(\u_uart_tx|wdata_reg [0]),
	.datab(\u_uart_tx|wdata_reg [1]),
	.datac(\u_uart_tx|Mux0~0_combout ),
	.datad(\u_uart_tx|Add1~0_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Mux0~1 .lut_mask = 16'hACF0;
defparam \u_uart_tx|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N30
cycloneive_lcell_comb \u_uart_tx|Selector40~1 (
// Equation(s):
// \u_uart_tx|Selector40~1_combout  = (\u_uart_tx|Mux0~1_combout  & (\u_uart_tx|cnt_bit [2] $ (((\u_uart_tx|cnt_bit [1]) # (\u_uart_tx|cnt_bit [0])))))

	.dataa(\u_uart_tx|cnt_bit [1]),
	.datab(\u_uart_tx|cnt_bit [2]),
	.datac(\u_uart_tx|Mux0~1_combout ),
	.datad(\u_uart_tx|cnt_bit [0]),
	.cin(gnd),
	.combout(\u_uart_tx|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector40~1 .lut_mask = 16'h3060;
defparam \u_uart_tx|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N0
cycloneive_lcell_comb \u_uart_tx|Selector40~3 (
// Equation(s):
// \u_uart_tx|Selector40~3_combout  = (!\u_uart_tx|Selector40~0_combout  & (((!\u_uart_tx|Selector40~2_combout  & !\u_uart_tx|Selector40~1_combout )) # (!\u_uart_tx|Selector2~0_combout )))

	.dataa(\u_uart_tx|Selector40~0_combout ),
	.datab(\u_uart_tx|Selector2~0_combout ),
	.datac(\u_uart_tx|Selector40~2_combout ),
	.datad(\u_uart_tx|Selector40~1_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector40~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector40~3 .lut_mask = 16'h1115;
defparam \u_uart_tx|Selector40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N1
dffeas \u_uart_tx|tx_reg (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector40~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|tx_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|tx_reg .is_wysiwyg = "true";
defparam \u_uart_tx|tx_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N0
cycloneive_lcell_comb \nrst_reg~feeder (
// Equation(s):
// \nrst_reg~feeder_combout  = \leds_reset~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\leds_reset~1_combout ),
	.cin(gnd),
	.combout(\nrst_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nrst_reg~feeder .lut_mask = 16'hFF00;
defparam \nrst_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N1
dffeas nrst_reg(
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nrst_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nrst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam nrst_reg.is_wysiwyg = "true";
defparam nrst_reg.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \calib_ena_FPGA~input (
	.i(calib_ena_FPGA),
	.ibar(gnd),
	.o(\calib_ena_FPGA~input_o ));
// synopsys translate_off
defparam \calib_ena_FPGA~input .bus_hold = "false";
defparam \calib_ena_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N18
cycloneive_lcell_comb \adc_ena_reg~2 (
// Equation(s):
// \adc_ena_reg~2_combout  = (\cnt_ena[31]~31_combout ) # ((\adc_ena_reg~q  & ((!\nrst~input_o ) # (!\Selector0~0_combout ))))

	.dataa(\Selector0~0_combout ),
	.datab(\nrst~input_o ),
	.datac(\adc_ena_reg~q ),
	.datad(\cnt_ena[31]~31_combout ),
	.cin(gnd),
	.combout(\adc_ena_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \adc_ena_reg~2 .lut_mask = 16'hFF70;
defparam \adc_ena_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N19
dffeas adc_ena_reg(
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\adc_ena_reg~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam adc_ena_reg.is_wysiwyg = "true";
defparam adc_ena_reg.power_up = "low";
// synopsys translate_on

endmodule
