# Memory Disaggregation

## CXL-based Disaggregation

|      Name     |                         Conference                         | Institution                                                   | Links                                                                                                                                                                                                                                                                                            | Remarks                                                                                                    |
| :-----------: | :--------------------------------------------------------: | ------------------------------------------------------------- | ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ | ---------------------------------------------------------------------------------------------------------- |
|    **TPP**    | [ASPLOS 2023](../../reading-notes/conference/asplos-2023/) | [UMich SymbioticLab](https://symbioticlab.org/), NVIDIA, Meta | <ul><li><a href="../../reading-notes/conference/asplos-2023/tpp-transparent-page-placement-for-cxl-enabled-tiered-memory.md">Personal Notes</a></li><li><a href="https://dl.acm.org/doi/10.1145/3582016.3582063">Paper</a></li><li><a href="https://lwn.net/Articles/876993/">Code</a></li></ul> | CXL 1.1; identify and place hot/cold pages to appropriate memory tiers (i.e., local memory or CXL memory). |
|    **Pond**   | [ASPLOS 2023](../../reading-notes/conference/asplos-2023/) | Microsoft Azure                                               | <ul><li><a href="https://dl.acm.org/doi/abs/10.1145/3575693.3578835">Paper</a></li></ul>                                                                                                                                                                                                         |                                                                                                            |
| **DirectCXL** |    [ATC 2022](../../reading-notes/conference/atc-2022/)    | KAIST                                                         | <ul><li><a href="../../reading-notes/conference/atc-2022/direct-access-high-performance-memory-disaggregation-with-directcxl.md">Personal Notes</a></li><li><a href="https://www.usenix.org/conference/atc22/presentation/gouk">Paper</a></li></ul>                                              | CXL 2.0; 6.2x shorter latency & 3x better performance than RDMA-based memory disaggregation.               |

## RDMA-based Disaggregation

|      Name      | Conference                                           | Institution                                                                                       | Links                                                                                                                                                                                   |                                 |
| :------------: | ---------------------------------------------------- | ------------------------------------------------------------------------------------------------- | --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- | ------------------------------- |
|    **Hydra**   | FAST 2022                                            | <ul><li><a href="https://symbioticlab.org/">UMich SymbioticLab</a></li></ul>                      | <ul><li><a href="https://www.usenix.org/conference/fast22/presentation/lee">Paper</a></li><li><a href="https://github.com/SymbioticLab/Hydra">Code</a></li></ul>                        | In-memory erasure coding.       |
|    **Kona**    | ASPLOS 2021                                          | <ul><li>VMWare</li><li>Penn State</li><li>ETH</li><li>EPFL</li><li>UMich</li><li>Google</li></ul> | <ul><li><a href="https://dl.acm.org/doi/10.1145/3445814.3446713">Paper</a></li><li><a href="https://github.com/project-kona/asplos21-ae">Code</a></li></ul>                             | Cache coherence.                |
|    **Leap**    | [ATC 2020](../../reading-notes/conference/atc-2020/) | <ul><li><a href="https://symbioticlab.org/">UMich SymbioticLab</a></li></ul>                      | <ul><li><a href="https://www.usenix.org/conference/atc20/presentation/al-maruf">Paper</a></li><li><a href="https://github.com/SymbioticLab/leap">Code</a></li></ul>                     | Best Paper; memory prefetching. |
| **Infiniswap** | NSDI 2017                                            | <ul><li><a href="https://symbioticlab.org/">UMich SymbioticLab</a></li></ul>                      | <ul><li><a href="https://www.usenix.org/conference/nsdi17/technical-sessions/presentation/gu">Paper</a></li><li><a href="https://github.com/SymbioticLab/Infiniswap">Code</a></li></ul> | Remote memory paging system.    |
