/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [16:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [18:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [42:0] celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = celloutsig_0_11z[1] | ~(celloutsig_0_31z[3]);
  assign celloutsig_0_2z = celloutsig_0_0z | celloutsig_0_1z[2];
  assign celloutsig_0_18z = celloutsig_0_0z ^ celloutsig_0_4z;
  assign celloutsig_0_14z = ~(celloutsig_0_0z ^ celloutsig_0_6z[2]);
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 17'h00000;
    else _00_ <= { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_0_13z = { celloutsig_0_11z[10:5], celloutsig_0_1z, celloutsig_0_7z } === { celloutsig_0_11z[0], celloutsig_0_8z };
  assign celloutsig_1_1z = { in_data[151:149], celloutsig_1_0z } >= in_data[120:117];
  assign celloutsig_0_9z = { celloutsig_0_8z[7:3], celloutsig_0_4z, celloutsig_0_6z[4:1], 1'h1, celloutsig_0_0z } >= { in_data[64:60], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_11z[5], celloutsig_1_3z[3], 1'h1, celloutsig_1_3z[1:0] } > { celloutsig_1_4z[4:3], celloutsig_1_1z, celloutsig_1_4z[1:0] };
  assign celloutsig_0_17z = celloutsig_0_11z[11:8] > in_data[24:21];
  assign celloutsig_0_28z = { celloutsig_0_25z[17:2], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_3z } > { celloutsig_0_25z[18:4], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_10z = 1'h1 && { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_8z = - { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z[4:1], 1'h1 };
  assign celloutsig_0_31z = - { in_data[6:0], celloutsig_0_15z };
  assign celloutsig_0_0z = & in_data[68:59];
  assign celloutsig_1_7z = & { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, in_data[146:143] };
  assign celloutsig_1_9z = & { celloutsig_1_5z, celloutsig_1_3z[3], celloutsig_1_3z[1:0], celloutsig_1_0z };
  assign celloutsig_1_12z = & { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z[1], celloutsig_1_3z[3], celloutsig_1_3z[1:0], celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[100] & in_data[189];
  assign celloutsig_1_14z = celloutsig_1_10z[41] & celloutsig_1_5z;
  assign celloutsig_0_4z = | { celloutsig_0_3z[4:2], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_5z = | in_data[154:146];
  assign celloutsig_0_7z = | in_data[51:27];
  assign celloutsig_0_15z = | celloutsig_0_1z[4:1];
  assign celloutsig_0_22z = | in_data[89:87];
  assign celloutsig_0_39z = ~^ { celloutsig_0_11z[14:12], celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_28z };
  assign celloutsig_1_6z = ~^ { celloutsig_1_4z[4:3], celloutsig_1_1z, celloutsig_1_4z[1:0], celloutsig_1_2z, celloutsig_1_4z[4:3], celloutsig_1_1z, celloutsig_1_4z[1:0], celloutsig_1_0z, celloutsig_1_4z[4:3], celloutsig_1_1z, celloutsig_1_4z[1:0] };
  assign celloutsig_0_21z = ~^ { celloutsig_0_8z[6:1], celloutsig_0_6z[4:1], 1'h1 };
  assign celloutsig_1_11z = in_data[190:177] << { celloutsig_1_10z[41:32], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_1_10z = { in_data[161:152], celloutsig_1_4z[4:3], celloutsig_1_1z, celloutsig_1_4z[1:0], celloutsig_1_2z, celloutsig_1_4z[4:3], celloutsig_1_1z, celloutsig_1_4z[1:0], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_4z[4:3], celloutsig_1_1z, celloutsig_1_4z[1:0], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_3z[3], 1'h1, celloutsig_1_3z[1:0], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_4z[4:3], celloutsig_1_1z, celloutsig_1_4z[1:0] } >> { celloutsig_1_4z[4:3], celloutsig_1_1z, celloutsig_1_4z[1:0], celloutsig_1_0z, celloutsig_1_3z[3], 1'h1, celloutsig_1_3z[1:0], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z[4:3], celloutsig_1_1z, celloutsig_1_4z[1:0], celloutsig_1_3z[3], 1'h1, celloutsig_1_3z[1:0], celloutsig_1_3z[3], 1'h1, celloutsig_1_3z[1:0], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z[4:3], celloutsig_1_1z, celloutsig_1_4z[1:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_25z = { celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_11z } >> { _00_[12:0], celloutsig_0_2z, celloutsig_0_6z[4:1], 1'h1 };
  assign celloutsig_0_3z = in_data[88:84] >>> celloutsig_0_1z;
  assign celloutsig_0_5z = celloutsig_0_1z[4:1] ~^ { in_data[45:43], celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_6z } ~^ { in_data[142], celloutsig_1_9z, celloutsig_1_14z };
  assign celloutsig_0_1z = in_data[89:85] ^ in_data[94:90];
  assign celloutsig_1_2z = ~((celloutsig_1_0z & in_data[128]) | celloutsig_1_0z);
  assign celloutsig_1_8z = ~((celloutsig_1_4z[4] & celloutsig_1_3z[1]) | (celloutsig_1_5z & celloutsig_1_3z[1]));
  assign celloutsig_0_11z[0] = ~ celloutsig_0_7z;
  assign celloutsig_0_6z[4:1] = celloutsig_0_3z[4:1] ~^ celloutsig_0_1z[3:0];
  assign { celloutsig_1_3z[3], celloutsig_1_3z[1:0] } = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } ~^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign { celloutsig_0_11z[1], celloutsig_0_11z[14:2] } = { celloutsig_0_9z, in_data[56:44] } ^ { celloutsig_0_6z[1], celloutsig_0_8z[10:2], celloutsig_0_10z, celloutsig_0_6z[4:2] };
  assign { celloutsig_1_4z[1:0], celloutsig_1_4z[4:3] } = { celloutsig_1_0z, celloutsig_1_0z, in_data[124:123] } ~^ { celloutsig_1_3z[1:0], celloutsig_1_1z, celloutsig_1_3z[3] };
  assign celloutsig_0_6z[0] = 1'h1;
  assign celloutsig_1_3z[2] = 1'h1;
  assign celloutsig_1_4z[2] = celloutsig_1_1z;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
