# v0.0.2: Added the Target Description (Tablegen as .td) and AsmInfo
In this version, we added and regsitered the **MCAsmInfo**, which is required by MCTarget. 
And then we using Tablegen language to describe the **MCRegisterInfo**, which is also required by MCTarget.

## MCAsmInfo

MCAsmInfo includes some basic information about the assembler, 
for exmaple, the pinter size, the comment string starters etc. 
In out example, we use all the defaul values 
(Checkout the default values in the source code for llvm::MCAsmInfo 
or at the [doxygen](http://llvm.org/doxygen/classllvm_1_1MCAsmInfo.html)

*  **MCTargetDesc/TBDMCAsmInfo.h**

```c++
namespace llvm {

class Triple;

/// Specifies the format of TBD assembly files.
class TBDMCAsmInfo : public MCAsmInfo {
public:
  explicit TBDMCAsmInfo(const Triple &TT);
};
```
* **MCTargetDesc/TBDMCAsmInfo.cpp**

```c++
namespace llvm {

TBDMCAsmInfo::TBDMCAsmInfo(const Triple &TT) {
}

} // end of namespace llvm
```
## Target Description
Next We start to add the target description with Tablegen files.

### MCTaretDesc/TBD.td
```text
include "llvm/Target/Target.td"

// Register File, Calling Conv, 
//===----------------------------------------------------------------------===//
include "TBDRegisterInfo.td"
...
//===----------------------------------------------------------------------===//
// Declare the target which we are implementing
//===----------------------------------------------------------------------===//
def TBD : Target {
}
```

### MCTargetDesc/TBDRegisterInfo.td
1. First we declared the TBDReg class, which inherit form the *Register* class, with 5 bits index.
2. Then we delclared 32 registers that named *x0-x31*, and both are derived from the TBDReg class. The *DwarfRegNum* is used for debug.
3. At last, we declared a registes class (which is a group of registers) named *GPR*, derived from the build-in *RegisterClass*. *\[i32\]* indicates it accessed in 32 bits granularity, the *32* parameter indicates the register value is 32 bits. and the last sequence list are the registers that belong to this class.

```text
class TBDReg<bits<5> num, string n > : Register<n> {
  let Namespace = "TBDReg";
}

//Define 32 register x0-x31
foreach i = 0-31 in {
  def x#i   : TBDReg<i, "x"#i >, DwarfRegNum< [i] >;
}

//define the register class
// 
// class RegisterClass<string namespace, list<ValueType> regTypes, int alignment,
//                     dag regList, RegAltNameIndex idx = NoRegAltName>
//   : DAGOperand {
def GPR : RegisterClass<"TBDReg", [i32], 32, (add (sequence "x%u", 0, 31) )>;
```
#### Tell Tablgen to generate the MCRegsiterInfo
In *MCTargetDesc/CMakelist.text* we add following lines to tell Tablegen to generate the MCRegistrInfo class for us:
```text
set(LLVM_TARGET_DEFINITIONS TBD.td)

tablegen(LLVM TBDGenRegisterInfo.inc -gen-register-info)

add_public_tablegen_target(TBDCommonTableGen)
```
The generated file will be called *TBDGenRegisterInfo.inc* 

#### Regsiter the MCRegisterInfo
In *MCTargetDesc/TBDMCTargetDesc.h* we add following lines to include the generated C++ files:

```c++
//include the RegisterInfo
#define GET_REGINFO_ENUM
#include "TBDGenRegisterInfo.inc"
```
In *MCTargetDesc/TBDMCTargetDesc.cpp* we add following lines to regsiter the *MCRegisterInfo* 

```c++
static MCRegisterInfo *
createTBDMCRegisterInfo(const Triple &TT) {
  MCRegisterInfo *X = new MCRegisterInfo();
  return X;
}

extern "C" void LLVMInitializeTBDTargetMC() {
  // Register the MC asm info, using the default settings.
  RegisterMCAsmInfo<TBDMCAsmInfo> X( getTheTBDTarget() );
...
}
```
#### Check out the generated C++ files.
After build, the *TBDGenRegisterInfo.inc* located at *TBD/build_llvm/lib/Target/TBD/*. we can see numerous class and enums are inluded in this file with macro swithes.
