{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "5a614f87",
   "metadata": {},
   "source": [
    "# Interrupt Generator Demo\n",
    "\n",
    "## Overview\n",
    "This notebook demonstrates how to use the interrupt generator hardware block on the Xilinx KR260 FPGA. The interrupt generator provides two independent interrupt outputs that can be configured for either periodic (timer-based) or software-triggered operation.\n",
    "\n",
    "## Functionality\n",
    "\n",
    "This notebook provides a complete demonstration of the interrupt generator's capabilities:\n",
    "\n",
    "### 1. **Hardware Setup**\n",
    "   - Loads the FPGA bitstream overlay\n",
    "   - Configures the clock frequency\n",
    "   - Initializes interrupt instances for both interrupt outputs\n",
    "\n",
    "### 2. **Interrupt Configuration**\n",
    "   - **Interrupt1**: Configured for software-triggered interrupts (period1 = 0 disables periodic mode)\n",
    "   - **Interrupt2**: Configured for periodic interrupts with a configurable period counter\n",
    "   - Both interrupts are enabled via the Interrupt Enable Register (IER)\n",
    "\n",
    "### 3. **Periodic Interrupts (Interrupt2)**\n",
    "   - Demonstrates timer-based interrupts that fire automatically at regular intervals\n",
    "   - Uses a period counter that counts clock cycles and generates an interrupt when it expires\n",
    "   - Shows how to wait for and handle periodic interrupts asynchronously\n",
    "\n",
    "### 4. **Software-Triggered Interrupts (Interrupt1)**\n",
    "   - Demonstrates on-demand interrupt generation by writing to the trigger register\n",
    "   - Shows how to manually trigger interrupts from software\n",
    "   - Includes examples of single and multiple trigger scenarios\n",
    "\n",
    "### 5. **Interrupt Handling**\n",
    "   - Implements an async interrupt handler that waits for interrupts\n",
    "   - Automatically clears interrupt status after handling\n",
    "   - Demonstrates proper interrupt status register (ISR) management\n",
    "\n",
    "## Register Map\n",
    "\n",
    "The interrupt generator uses the following memory-mapped registers (byte addresses):\n",
    "\n",
    "- **`period1 = 0`**: Period value for interrupt1 (32-bit). Set to 0 to disable periodic interrupts\n",
    "- **`period2 = 4`**: Period value for interrupt2 (32-bit). Number of clock cycles between interrupts\n",
    "- **`isr = 8`**: Interrupt Status Register (8-bit). Read to check status, write 1 to clear bits\n",
    "  - Bit 0: Interrupt1 status\n",
    "  - Bit 1: Interrupt2 status\n",
    "- **`ier = 12`**: Interrupt Enable Register (8-bit). Controls which interrupts are enabled\n",
    "  - Bit 0: Enable interrupt1 output\n",
    "  - Bit 1: Enable interrupt2 output\n",
    "- **`trigger = 16`**: Trigger Register (8-bit, write-only). Write 1 to trigger interrupts\n",
    "  - Bit 0: Trigger interrupt1\n",
    "  - Bit 1: Trigger interrupt2\n",
    "\n",
    "## Usage Examples\n",
    "\n",
    "### Software Trigger Usage:\n",
    "1. Enable interrupt: `intr.write(ier, 3)` - enables both interrupts (0b11)\n",
    "2. Trigger interrupt1: `intr.write(trigger, 1)` - writes 1 to bit 0\n",
    "3. Wait for interrupt: `await interrupt_handler(intr_inst1, 1)`\n",
    "4. Clear interrupt: `intr.write(isr, 1)` - writes 1 to bit 0 to clear\n",
    "\n",
    "### Periodic Interrupt Usage:\n",
    "1. Set period: `intr.write(period2, 100000000)` - sets period to 100M clock cycles\n",
    "2. Enable interrupt: `intr.write(ier, 2)` - enables interrupt2 (bit 1)\n",
    "3. Wait for interrupts: `await interrupt_handler(intr_inst2, 2)`"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "d77416a6-b5ed-40f4-a258-62e391078d09",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "from pynq import overlay, ps, PL, Interrupt\n",
    "PL.reset()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "4aea5996-301d-4149-bf5c-9c5583672aed",
   "metadata": {},
   "outputs": [],
   "source": [
    "ps.Clocks.fclk0_mhz = 100\n",
    "ov = overlay.Overlay(\"/lib/firmware/interrupt_demo.bit\")\n",
    "ov?"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "80049396-4713-41eb-b963-7ee258c4365c",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "intr = ov.interrupt_generator_0\n",
    "intr?"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "fa2763b0-c7d3-43ea-bcc2-37ae2394fb8c",
   "metadata": {},
   "outputs": [],
   "source": [
    "intr._interrupts"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "9c7af480-5c66-4fbb-8a24-7bae086c65a5",
   "metadata": {},
   "outputs": [],
   "source": [
    "intr_inst2 = Interrupt('interrupt_generator_0/interrupt2_out')\n",
    "intr_inst1 = Interrupt('interrupt_generator_0/interrupt1_out') "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "75d47708-a5a9-4c13-b245-36bcd7c49730",
   "metadata": {},
   "outputs": [],
   "source": [
    "period1 = 0\n",
    "period2 = 4\n",
    "isr = 8\n",
    "ier = 12\n",
    "trigger = 16\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "fa051aba-89eb-42d1-82c1-5c544cc21ba8",
   "metadata": {},
   "outputs": [],
   "source": [
    "async def interrupt_handler(interrupt_object, interrupt_bit):\n",
    "    print(\"Handler task started. Waiting for interrupt...\")\n",
    "\n",
    "    # Wait for interrupt\n",
    "    await interrupt_object.wait() \n",
    "    \n",
    "    print(\"Interrupt received!\")\n",
    "    \n",
    "    # Clear the interrupt (write 1 to the bit to clear it)\n",
    "    intr.write(isr, interrupt_bit)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "eeffbf5b-cb2e-4235-adac-e8743ad84267",
   "metadata": {},
   "outputs": [],
   "source": [
    "intr.read(period2)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "eecb6ca5-de2b-46f3-beea-ebbbd9f1bbf9",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Configure interrupt1: Disable periodic interrupts (set period1 to 0)\n",
    "# This allows us to use software triggering only\n",
    "intr.write(period1, 0)\n",
    "print(\"Period1 set to 0 (periodic interrupts disabled for interrupt1)\")\n",
    "\n",
    "# Configure interrupt2 for periodic interrupts\n",
    "intr.write(period2, 100000000)\n",
    "\n",
    "# Enable both interrupt1 (bit 0) and interrupt2 (bit 1) in IER\n",
    "# Value 3 = 0b11 sets both bits\n",
    "intr.write(ier, 3)  # Enable both interrupt1 and interrupt2\n",
    "print(\"Interrupt1 and interrupt2 enabled\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "6fc55c6c-32f3-42ef-844a-2d392ea753bf",
   "metadata": {},
   "outputs": [],
   "source": [
    "intr.read(isr)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "964e49f0-d779-4522-9057-2c4aec1e4f36",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Test interrupt2 (periodic)\n",
    "count = 0\n",
    "\n",
    "while count < 10:\n",
    "    #loop.run_until_complete(handler_task)\n",
    "    await interrupt_handler(intr_inst2, 2)  # Bit 1 (value 2) for interrupt2\n",
    "    count += 1\n",
    "    \n",
    "\n",
    "print(\"Interrupt2 test finished.\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "62872fcc",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Software trigger for interrupt1\n",
    "# Check current ISR status\n",
    "print(f\"ISR before trigger: {intr.read(isr)}\")\n",
    "\n",
    "# Trigger interrupt1 by writing 1 to bit 0 of trigger register\n",
    "intr.write(trigger, 1)\n",
    "print(\"Triggered interrupt1 via software\")\n",
    "\n",
    "# Wait a moment for the interrupt to be processed\n",
    "import asyncio\n",
    "await asyncio.sleep(0.1)\n",
    "\n",
    "# Check ISR status after trigger\n",
    "print(f\"ISR after trigger: {intr.read(isr)}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "fed33988",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Test interrupt1 with software trigger\n",
    "print(\"Testing interrupt1 with software trigger...\")\n",
    "\n",
    "# Clear any pending interrupts first\n",
    "intr.write(isr, 1)  # Clear interrupt1 if set\n",
    "\n",
    "# Trigger interrupt1\n",
    "intr.write(trigger, 1)\n",
    "print(\"Triggered interrupt1\")\n",
    "\n",
    "# Wait for the interrupt\n",
    "await interrupt_handler(intr_inst1, 1)  # Bit 0 (value 1) for interrupt1\n",
    "\n",
    "print(\"Interrupt1 test completed.\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "45498786",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Example: Trigger interrupt1 multiple times\n",
    "print(\"Triggering interrupt1 multiple times...\")\n",
    "\n",
    "for i in range(5):\n",
    "    # Clear previous interrupt\n",
    "    intr.write(isr, 1)\n",
    "    \n",
    "    # Trigger interrupt1\n",
    "    intr.write(trigger, 1)\n",
    "    print(f\"Trigger {i+1}: Triggered interrupt1\")\n",
    "    \n",
    "    # Wait for interrupt\n",
    "    await interrupt_handler(intr_inst1, 1)\n",
    "    \n",
    "    # Small delay between triggers\n",
    "    await asyncio.sleep(0.1)\n",
    "\n",
    "print(\"Multiple trigger test completed.\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.11"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
