
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -180.20

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.31

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.31

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3473.59    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.74    0.61    1.05 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.05   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.11    1.11   library removal time
                                  1.11   data required time
-----------------------------------------------------------------------------
                                  1.11   data required time
                                 -1.05   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.17    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.04    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    4.81    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3473.59    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.74    0.61    1.05 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.05   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.12    2.08   library recovery time
                                  2.08   data required time
-----------------------------------------------------------------------------
                                  2.08   data required time
                                 -1.05   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.09    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[733]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.69    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.07    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.13    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   57.79    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   44.33    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   32.70    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.22 ^ _16520_/A (BUF_X8)
    10   32.78    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   53.43    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   23.54    0.05    0.08    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.05    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   29.78    0.07    0.10    0.48 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.49 ^ _18354_/S (MUX2_X1)
     1    1.00    0.01    0.06    0.55 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.55 v _18355_/B (MUX2_X1)
     1    1.54    0.01    0.06    0.61 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.61 v _18356_/B (MUX2_X1)
     1    1.20    0.01    0.06    0.67 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.67 v _18357_/B (MUX2_X1)
     1    2.47    0.01    0.06    0.73 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.73 v _18358_/B1 (AOI21_X1)
     8   26.56    0.13    0.15    0.87 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.13    0.01    0.88 ^ _20581_/A1 (AND2_X1)
     1    2.13    0.01    0.05    0.94 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.94 ^ _20582_/A (AOI21_X1)
     2    6.21    0.03    0.02    0.96 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.96 v _20583_/A (BUF_X1)
    10   21.02    0.02    0.06    1.02 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.02 v _20725_/A2 (NOR2_X1)
     1    3.61    0.02    0.04    1.06 ^ _20725_/ZN (NOR2_X1)
                                         _15300_ (net)
                  0.02    0.00    1.06 ^ _30277_/B (FA_X1)
     1    1.64    0.01    0.10    1.16 v _30277_/S (FA_X1)
                                         _15303_ (net)
                  0.01    0.00    1.16 v _21190_/A (INV_X1)
     1    3.88    0.01    0.02    1.18 ^ _21190_/ZN (INV_X1)
                                         _15304_ (net)
                  0.01    0.00    1.18 ^ _30278_/A (FA_X1)
     1    4.11    0.02    0.09    1.27 v _30278_/S (FA_X1)
                                         _15306_ (net)
                  0.02    0.00    1.27 v _30281_/A (FA_X1)
     1    3.64    0.02    0.11    1.38 v _30281_/S (FA_X1)
                                         _15316_ (net)
                  0.02    0.00    1.38 v _30285_/B (FA_X1)
     1    5.14    0.02    0.13    1.51 ^ _30285_/S (FA_X1)
                                         _15329_ (net)
                  0.02    0.00    1.51 ^ _30289_/B (FA_X1)
     1    4.14    0.02    0.10    1.61 v _30289_/S (FA_X1)
                                         _15344_ (net)
                  0.02    0.00    1.61 v _30290_/A (FA_X1)
     1    2.21    0.01    0.12    1.72 ^ _30290_/S (FA_X1)
                                         _15347_ (net)
                  0.01    0.00    1.72 ^ _21516_/A (INV_X1)
     1    3.13    0.01    0.01    1.73 v _21516_/ZN (INV_X1)
                                         _16168_ (net)
                  0.01    0.00    1.73 v _30548_/A (HA_X1)
     4    6.46    0.02    0.06    1.79 v _30548_/S (HA_X1)
                                         _16171_ (net)
                  0.02    0.00    1.79 v _23764_/B2 (AOI21_X1)
     1    1.75    0.02    0.03    1.82 ^ _23764_/ZN (AOI21_X1)
                                         _06266_ (net)
                  0.02    0.00    1.82 ^ _23766_/B1 (OAI21_X1)
     3    5.08    0.01    0.03    1.85 v _23766_/ZN (OAI21_X1)
                                         _06268_ (net)
                  0.01    0.00    1.85 v _23841_/B1 (AOI21_X1)
     1    1.92    0.02    0.03    1.88 ^ _23841_/ZN (AOI21_X1)
                                         _06340_ (net)
                  0.02    0.00    1.88 ^ _23842_/B1 (OAI21_X1)
     1    2.68    0.01    0.02    1.90 v _23842_/ZN (OAI21_X1)
                                         _06341_ (net)
                  0.01    0.00    1.90 v _23843_/B1 (AOI21_X1)
     1    2.23    0.02    0.03    1.93 ^ _23843_/ZN (AOI21_X1)
                                         _06342_ (net)
                  0.02    0.00    1.93 ^ _23844_/A (INV_X1)
     3    4.98    0.01    0.02    1.95 v _23844_/ZN (INV_X1)
                                         _06343_ (net)
                  0.01    0.00    1.95 v _23909_/A3 (NAND3_X1)
     1    1.76    0.01    0.02    1.97 ^ _23909_/ZN (NAND3_X1)
                                         _06406_ (net)
                  0.01    0.00    1.97 ^ _23911_/A (OAI21_X1)
     2    3.67    0.01    0.02    1.99 v _23911_/ZN (OAI21_X1)
                                         _06408_ (net)
                  0.01    0.00    1.99 v _23912_/A3 (NOR3_X1)
     1    2.49    0.03    0.06    2.05 ^ _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.03    0.00    2.05 ^ _23913_/B (XOR2_X1)
     1    4.22    0.03    0.06    2.11 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.11 ^ _23914_/B (MUX2_X1)
     2    5.45    0.02    0.05    2.16 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.16 ^ _23915_/A2 (NAND2_X1)
     1    5.32    0.02    0.02    2.19 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.19 v _23924_/B2 (AOI221_X1)
     1    6.68    0.08    0.12    2.31 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.08    0.00    2.31 ^ _23925_/B1 (AOI21_X1)
     4    7.48    0.03    0.04    2.35 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.35 v _24593_/A (BUF_X1)
    10   13.97    0.02    0.05    2.41 v _24593_/Z (BUF_X1)
                                         _06806_ (net)
                  0.02    0.00    2.41 v _25223_/A (MUX2_X1)
     1    1.32    0.01    0.06    2.47 v _25223_/Z (MUX2_X1)
                                         _01983_ (net)
                  0.01    0.00    2.47 v gen_regfile_ff.register_file_i.rf_reg_q[733]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.47   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[733]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.47   data arrival time
-----------------------------------------------------------------------------
                                 -0.31   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3473.59    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.74    0.61    1.05 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.05   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.12    2.08   library recovery time
                                  2.08   data required time
-----------------------------------------------------------------------------
                                  2.08   data required time
                                 -1.05   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.09    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[733]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.69    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.07    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.13    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   57.79    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   44.33    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   32.70    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.22 ^ _16520_/A (BUF_X8)
    10   32.78    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   53.43    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   23.54    0.05    0.08    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.05    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   29.78    0.07    0.10    0.48 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.49 ^ _18354_/S (MUX2_X1)
     1    1.00    0.01    0.06    0.55 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.55 v _18355_/B (MUX2_X1)
     1    1.54    0.01    0.06    0.61 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.61 v _18356_/B (MUX2_X1)
     1    1.20    0.01    0.06    0.67 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.67 v _18357_/B (MUX2_X1)
     1    2.47    0.01    0.06    0.73 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.73 v _18358_/B1 (AOI21_X1)
     8   26.56    0.13    0.15    0.87 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.13    0.01    0.88 ^ _20581_/A1 (AND2_X1)
     1    2.13    0.01    0.05    0.94 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.94 ^ _20582_/A (AOI21_X1)
     2    6.21    0.03    0.02    0.96 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.96 v _20583_/A (BUF_X1)
    10   21.02    0.02    0.06    1.02 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.02 v _20725_/A2 (NOR2_X1)
     1    3.61    0.02    0.04    1.06 ^ _20725_/ZN (NOR2_X1)
                                         _15300_ (net)
                  0.02    0.00    1.06 ^ _30277_/B (FA_X1)
     1    1.64    0.01    0.10    1.16 v _30277_/S (FA_X1)
                                         _15303_ (net)
                  0.01    0.00    1.16 v _21190_/A (INV_X1)
     1    3.88    0.01    0.02    1.18 ^ _21190_/ZN (INV_X1)
                                         _15304_ (net)
                  0.01    0.00    1.18 ^ _30278_/A (FA_X1)
     1    4.11    0.02    0.09    1.27 v _30278_/S (FA_X1)
                                         _15306_ (net)
                  0.02    0.00    1.27 v _30281_/A (FA_X1)
     1    3.64    0.02    0.11    1.38 v _30281_/S (FA_X1)
                                         _15316_ (net)
                  0.02    0.00    1.38 v _30285_/B (FA_X1)
     1    5.14    0.02    0.13    1.51 ^ _30285_/S (FA_X1)
                                         _15329_ (net)
                  0.02    0.00    1.51 ^ _30289_/B (FA_X1)
     1    4.14    0.02    0.10    1.61 v _30289_/S (FA_X1)
                                         _15344_ (net)
                  0.02    0.00    1.61 v _30290_/A (FA_X1)
     1    2.21    0.01    0.12    1.72 ^ _30290_/S (FA_X1)
                                         _15347_ (net)
                  0.01    0.00    1.72 ^ _21516_/A (INV_X1)
     1    3.13    0.01    0.01    1.73 v _21516_/ZN (INV_X1)
                                         _16168_ (net)
                  0.01    0.00    1.73 v _30548_/A (HA_X1)
     4    6.46    0.02    0.06    1.79 v _30548_/S (HA_X1)
                                         _16171_ (net)
                  0.02    0.00    1.79 v _23764_/B2 (AOI21_X1)
     1    1.75    0.02    0.03    1.82 ^ _23764_/ZN (AOI21_X1)
                                         _06266_ (net)
                  0.02    0.00    1.82 ^ _23766_/B1 (OAI21_X1)
     3    5.08    0.01    0.03    1.85 v _23766_/ZN (OAI21_X1)
                                         _06268_ (net)
                  0.01    0.00    1.85 v _23841_/B1 (AOI21_X1)
     1    1.92    0.02    0.03    1.88 ^ _23841_/ZN (AOI21_X1)
                                         _06340_ (net)
                  0.02    0.00    1.88 ^ _23842_/B1 (OAI21_X1)
     1    2.68    0.01    0.02    1.90 v _23842_/ZN (OAI21_X1)
                                         _06341_ (net)
                  0.01    0.00    1.90 v _23843_/B1 (AOI21_X1)
     1    2.23    0.02    0.03    1.93 ^ _23843_/ZN (AOI21_X1)
                                         _06342_ (net)
                  0.02    0.00    1.93 ^ _23844_/A (INV_X1)
     3    4.98    0.01    0.02    1.95 v _23844_/ZN (INV_X1)
                                         _06343_ (net)
                  0.01    0.00    1.95 v _23909_/A3 (NAND3_X1)
     1    1.76    0.01    0.02    1.97 ^ _23909_/ZN (NAND3_X1)
                                         _06406_ (net)
                  0.01    0.00    1.97 ^ _23911_/A (OAI21_X1)
     2    3.67    0.01    0.02    1.99 v _23911_/ZN (OAI21_X1)
                                         _06408_ (net)
                  0.01    0.00    1.99 v _23912_/A3 (NOR3_X1)
     1    2.49    0.03    0.06    2.05 ^ _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.03    0.00    2.05 ^ _23913_/B (XOR2_X1)
     1    4.22    0.03    0.06    2.11 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.11 ^ _23914_/B (MUX2_X1)
     2    5.45    0.02    0.05    2.16 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.16 ^ _23915_/A2 (NAND2_X1)
     1    5.32    0.02    0.02    2.19 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.19 v _23924_/B2 (AOI221_X1)
     1    6.68    0.08    0.12    2.31 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.08    0.00    2.31 ^ _23925_/B1 (AOI21_X1)
     4    7.48    0.03    0.04    2.35 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.35 v _24593_/A (BUF_X1)
    10   13.97    0.02    0.05    2.41 v _24593_/Z (BUF_X1)
                                         _06806_ (net)
                  0.02    0.00    2.41 v _25223_/A (MUX2_X1)
     1    1.32    0.01    0.06    2.47 v _25223_/Z (MUX2_X1)
                                         _01983_ (net)
                  0.01    0.00    2.47 v gen_regfile_ff.register_file_i.rf_reg_q[733]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.47   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[733]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.47   data arrival time
-----------------------------------------------------------------------------
                                 -0.31   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.24   -0.04 (VIOLATED)
_17048_/Z                               0.20    0.23   -0.04 (VIOLATED)
_27512_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_24776_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   49.16  -23.83 (VIOLATED)
_27512_/ZN                             23.23   40.09  -16.86 (VIOLATED)
_22176_/ZN                             23.23   38.52  -15.29 (VIOLATED)
_22284_/ZN                             23.23   38.31  -15.08 (VIOLATED)
_20440_/ZN                             10.47   23.89  -13.42 (VIOLATED)
_19553_/ZN                             26.02   38.34  -12.32 (VIOLATED)
_19183_/ZN                             26.70   38.77  -12.07 (VIOLATED)
_22344_/ZN                             23.23   34.87  -11.64 (VIOLATED)
_24776_/ZN                             16.02   27.22  -11.19 (VIOLATED)
_22217_/ZN                             23.23   34.07  -10.83 (VIOLATED)
_19731_/ZN                             26.02   36.58  -10.57 (VIOLATED)
_22133_/ZN                             23.23   33.73  -10.50 (VIOLATED)
_18417_/ZN                             26.02   36.48  -10.47 (VIOLATED)
_20328_/ZN                             16.02   26.34  -10.32 (VIOLATED)
_19924_/ZN                             25.33   35.58  -10.25 (VIOLATED)
_22089_/ZN                             23.23   33.37  -10.14 (VIOLATED)
_27504_/ZN                             23.23   33.36  -10.13 (VIOLATED)
_22073_/ZN                             23.23   33.05   -9.82 (VIOLATED)
_27522_/ZN                             23.23   32.71   -9.48 (VIOLATED)
_18615_/ZN                             28.99   37.95   -8.96 (VIOLATED)
_18215_/ZN                             26.02   34.82   -8.80 (VIOLATED)
_19370_/ZN                             26.02   34.66   -8.65 (VIOLATED)
_18429_/ZN                             26.02   34.63   -8.62 (VIOLATED)
_18977_/ZN                             26.02   34.07   -8.06 (VIOLATED)
_18225_/ZN                             26.02   33.93   -7.92 (VIOLATED)
_18055_/ZN                             28.99   36.81   -7.82 (VIOLATED)
_25831_/ZN                             10.47   17.67   -7.20 (VIOLATED)
_22052_/ZN                             23.23   30.03   -6.80 (VIOLATED)
_20319_/Z                              25.33   31.99   -6.67 (VIOLATED)
_20147_/ZN                             10.47   17.07   -6.60 (VIOLATED)
_22911_/ZN                             10.47   17.06   -6.58 (VIOLATED)
_20318_/Z                              25.33   31.25   -5.92 (VIOLATED)
_17534_/ZN                             13.81   19.50   -5.70 (VIOLATED)
_20890_/ZN                             16.02   21.46   -5.44 (VIOLATED)
_18028_/ZN                             26.02   31.32   -5.30 (VIOLATED)
_23322_/ZN                             10.47   14.38   -3.90 (VIOLATED)
_22868_/ZN                             10.47   14.30   -3.82 (VIOLATED)
_23147_/ZN                             25.33   28.92   -3.59 (VIOLATED)
_22301_/ZN                             10.47   13.83   -3.35 (VIOLATED)
_20352_/ZN                             16.02   19.35   -3.32 (VIOLATED)
_20148_/ZN                             10.47   13.69   -3.22 (VIOLATED)
_18603_/ZN                             26.02   29.10   -3.08 (VIOLATED)
_22363_/ZN                             26.05   29.11   -3.06 (VIOLATED)
_23367_/ZN                             16.02   18.65   -2.63 (VIOLATED)
_27740_/ZN                             10.47   12.96   -2.49 (VIOLATED)
_22831_/ZN                             10.47   12.46   -1.99 (VIOLATED)
_28321_/ZN                             16.02   17.91   -1.89 (VIOLATED)
_22360_/ZN                             10.47   12.26   -1.79 (VIOLATED)
_18303_/ZN                             25.33   26.58   -1.25 (VIOLATED)
_18358_/ZN                             25.33   26.56   -1.23 (VIOLATED)
_19384_/ZN                             26.70   27.66   -0.96 (VIOLATED)
_18471_/ZN                             25.33   26.15   -0.82 (VIOLATED)
_17229_/ZN                             16.02   16.74   -0.72 (VIOLATED)
_27336_/ZN                             25.33   25.86   -0.53 (VIOLATED)
_23513_/ZN                             13.81   14.05   -0.24 (VIOLATED)
_21836_/ZN                             10.47   10.63   -0.16 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.0445961058139801

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2246

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-23.832857131958008

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.9409

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 4

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 56

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1138

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 913

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[733]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.02    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.03    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.05    0.30 ^ _16566_/Z (BUF_X4)
   0.09    0.39 ^ _18246_/Z (BUF_X1)
   0.10    0.48 ^ _18247_/Z (BUF_X1)
   0.07    0.55 v _18354_/Z (MUX2_X1)
   0.06    0.61 v _18355_/Z (MUX2_X1)
   0.06    0.67 v _18356_/Z (MUX2_X1)
   0.06    0.73 v _18357_/Z (MUX2_X1)
   0.15    0.87 ^ _18358_/ZN (AOI21_X1)
   0.06    0.94 ^ _20581_/ZN (AND2_X1)
   0.02    0.96 v _20582_/ZN (AOI21_X1)
   0.06    1.02 v _20583_/Z (BUF_X1)
   0.04    1.06 ^ _20725_/ZN (NOR2_X1)
   0.10    1.16 v _30277_/S (FA_X1)
   0.02    1.18 ^ _21190_/ZN (INV_X1)
   0.09    1.27 v _30278_/S (FA_X1)
   0.11    1.38 v _30281_/S (FA_X1)
   0.13    1.51 ^ _30285_/S (FA_X1)
   0.10    1.61 v _30289_/S (FA_X1)
   0.12    1.72 ^ _30290_/S (FA_X1)
   0.01    1.73 v _21516_/ZN (INV_X1)
   0.06    1.79 v _30548_/S (HA_X1)
   0.03    1.82 ^ _23764_/ZN (AOI21_X1)
   0.03    1.85 v _23766_/ZN (OAI21_X1)
   0.03    1.88 ^ _23841_/ZN (AOI21_X1)
   0.02    1.90 v _23842_/ZN (OAI21_X1)
   0.03    1.93 ^ _23843_/ZN (AOI21_X1)
   0.02    1.95 v _23844_/ZN (INV_X1)
   0.02    1.97 ^ _23909_/ZN (NAND3_X1)
   0.02    1.99 v _23911_/ZN (OAI21_X1)
   0.06    2.05 ^ _23912_/ZN (NOR3_X1)
   0.06    2.11 ^ _23913_/Z (XOR2_X1)
   0.05    2.16 ^ _23914_/Z (MUX2_X1)
   0.02    2.19 v _23915_/ZN (NAND2_X1)
   0.12    2.31 ^ _23924_/ZN (AOI221_X1)
   0.04    2.35 v _23925_/ZN (AOI21_X1)
   0.06    2.41 v _24593_/Z (BUF_X1)
   0.06    2.47 v _25223_/Z (MUX2_X1)
   0.00    2.47 v gen_regfile_ff.register_file_i.rf_reg_q[733]$_DFFE_PN0P_/D (DFFR_X1)
           2.47   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[733]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.47   data arrival time
---------------------------------------------------------
          -0.31   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4679

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3093

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-12.532923

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.11e-02   1.48e-03   1.56e-04   1.28e-02  16.4%
Combinational          2.99e-02   3.46e-02   4.29e-04   6.49e-02  83.1%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.10e-02   3.64e-02   5.85e-04   7.80e-02 100.0%
                          52.6%      46.7%       0.8%
