Analysis & Synthesis report for CPUProject
Tue Feb 09 16:28:12 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated
 13. Source assignments for MAIN_MEMORY:inst18|altsyncram:altsyncram_component|altsyncram_fap2:auto_generated
 14. Parameter Settings for User Entity Instance: PC_ADDER:inst|lpm_add_sub:LPM_ADD_SUB_component
 15. Parameter Settings for User Entity Instance: LPM_FF:PC
 16. Parameter Settings for User Entity Instance: INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: PC_MUX:inst2|lpm_mux:LPM_MUX_component
 18. Parameter Settings for User Entity Instance: JUMP_ADDER:inst11|lpm_add_sub:LPM_ADD_SUB_component
 19. Parameter Settings for User Entity Instance: SHIFT2:inst14|lpm_clshift:LPM_CLSHIFT_component
 20. Parameter Settings for User Entity Instance: lpm_constant2:inst16|lpm_constant:LPM_CONSTANT_component
 21. Parameter Settings for User Entity Instance: register_array:inst5
 22. Parameter Settings for User Entity Instance: MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component
 23. Parameter Settings for User Entity Instance: ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component
 24. Parameter Settings for User Entity Instance: ALU:inst1|xor_two:inst5
 25. Parameter Settings for User Entity Instance: ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component
 26. Parameter Settings for User Entity Instance: ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component
 27. Parameter Settings for User Entity Instance: ALU:inst1|zero_extender:inst1
 28. Parameter Settings for User Entity Instance: ALU:inst1|CMP:inst4|lpm_compare:LPM_COMPARE_component
 29. Parameter Settings for User Entity Instance: ALU:inst1|ADDER_SUB:inst|lpm_add_sub:LPM_ADD_SUB_component
 30. Parameter Settings for User Entity Instance: ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component
 31. Parameter Settings for User Entity Instance: ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component
 32. Parameter Settings for User Entity Instance: ALU:inst1|alu_small_mux:inst10|lpm_mux:LPM_MUX_component
 33. Parameter Settings for User Entity Instance: ALU:inst1|alu_small_mux:inst13|lpm_mux:LPM_MUX_component
 34. Parameter Settings for User Entity Instance: ALU:inst1|and_two:inst6
 35. Parameter Settings for User Entity Instance: MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component
 36. Parameter Settings for User Entity Instance: MAIN_MEMORY:inst18|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: JMP:inst4|ADD:inst10|lpm_add_sub:LPM_ADD_SUB_component
 38. Parameter Settings for User Entity Instance: JMP:inst4|SHIFT_5BIT:inst1|lpm_clshift:LPM_CLSHIFT_component
 39. Parameter Settings for User Entity Instance: JMP:inst4|zero_extender:inst3
 40. Parameter Settings for User Entity Instance: JMP:inst4|CONSTANT_18:inst8|lpm_constant:LPM_CONSTANT_component
 41. Parameter Settings for User Entity Instance: JMP:inst4|SHIFT_5BIT:inst2|lpm_clshift:LPM_CLSHIFT_component
 42. Parameter Settings for User Entity Instance: JMP:inst4|zero_extender:inst4
 43. Parameter Settings for User Entity Instance: JMP:inst4|CONSTANT:inst7|lpm_constant:LPM_CONSTANT_component
 44. altsyncram Parameter Settings by Entity Instance
 45. lpm_mult Parameter Settings by Entity Instance
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages
 48. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Feb 09 16:28:12 2021           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; CPUProject                                      ;
; Top-level Entity Name              ; CPUProject                                      ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; 0                                               ;
;     Total combinational functions  ; 0                                               ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 2                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total GXB Receiver Channel PCS     ; 0                                               ;
; Total GXB Receiver Channel PMA     ; 0                                               ;
; Total GXB Transmitter Channel PCS  ; 0                                               ;
; Total GXB Transmitter Channel PMA  ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; CPUProject         ; CPUProject         ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                ;
+-------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                      ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                 ; Library ;
+-------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; src/AND_TWO_IN/AND_TWO_IN.v                           ; yes             ; User Verilog HDL File              ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/AND_TWO_IN/AND_TWO_IN.v                           ;         ;
; src/XOR_TWO_IN/XOR_TWO_IN.v                           ; yes             ; User Verilog HDL File              ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/XOR_TWO_IN/XOR_TWO_IN.v                           ;         ;
; src/alu_small_mux.v                                   ; yes             ; User Wizard-Generated File         ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/alu_small_mux.v                                   ;         ;
; src/alu_main_mux.v                                    ; yes             ; User Wizard-Generated File         ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/alu_main_mux.v                                    ;         ;
; src/ALU.bdf                                           ; yes             ; User Block Diagram/Schematic File  ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/ALU.bdf                                           ;         ;
; src/MEMORY/MAIN_MEMORY.v                              ; yes             ; User Wizard-Generated File         ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/MEMORY/MAIN_MEMORY.v                              ;         ;
; src/ZERO_EXTENDER/ZERO_EXTENDER.v                     ; yes             ; User Verilog HDL File              ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/ZERO_EXTENDER/ZERO_EXTENDER.v                     ;         ;
; src/MUX/MULTIPLEXER.v                                 ; yes             ; User Wizard-Generated File         ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/MUX/MULTIPLEXER.v                                 ;         ;
; src/SHIFT2/SHIFT2.v                                   ; yes             ; User Wizard-Generated File         ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/SHIFT2/SHIFT2.v                                   ;         ;
; src/PC_ADDER/JUMP_ADDER.v                             ; yes             ; User Wizard-Generated File         ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/PC_ADDER/JUMP_ADDER.v                             ;         ;
; MULT.v                                                ; yes             ; User Wizard-Generated File         ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/MULT.v                                                ;         ;
; DIV.v                                                 ; yes             ; User Wizard-Generated File         ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/DIV.v                                                 ;         ;
; CMP.v                                                 ; yes             ; User Wizard-Generated File         ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/CMP.v                                                 ;         ;
; ADDER_SUB.v                                           ; yes             ; User Wizard-Generated File         ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/ADDER_SUB.v                                           ;         ;
; SHIFT.v                                               ; yes             ; User Wizard-Generated File         ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/SHIFT.v                                               ;         ;
; ROTATE.v                                              ; yes             ; User Wizard-Generated File         ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/ROTATE.v                                              ;         ;
; src/PC_ADDER/PC_ADDER.v                               ; yes             ; User Wizard-Generated File         ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/PC_ADDER/PC_ADDER.v                               ;         ;
; src/INSTRUCTION_MEMORY/INSTRUCTION_MEMORY.v           ; yes             ; User Wizard-Generated File         ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_MEMORY/INSTRUCTION_MEMORY.v           ;         ;
; src/REGISTER_ARRAY/REGISTER_ARRAY.v                   ; yes             ; User Verilog HDL File              ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/REGISTER_ARRAY/REGISTER_ARRAY.v                   ;         ;
; src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v ; yes             ; User Verilog HDL File              ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v ;         ;
; CPUProject.bdf                                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/CPUProject.bdf                                        ;         ;
; src/PC_MUX/PC_MUX.v                                   ; yes             ; User Wizard-Generated File         ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/PC_MUX/PC_MUX.v                                   ;         ;
; src/JUMP/JMP.bdf                                      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/JMP.bdf                                      ;         ;
; src/JUMP/CONSTANT/CONSTANT.v                          ; yes             ; User Wizard-Generated File         ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/CONSTANT/CONSTANT.v                          ;         ;
; src/JUMP/CONSTANT/CONSTANT_18.v                       ; yes             ; User Wizard-Generated File         ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/CONSTANT/CONSTANT_18.v                       ;         ;
; src/JUMP/ADD/ADD.v                                    ; yes             ; User Wizard-Generated File         ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/ADD/ADD.v                                    ;         ;
; src/JUMP/SHIFT/SHIFT_5BIT.v                           ; yes             ; User Wizard-Generated File         ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/SHIFT/SHIFT_5BIT.v                           ;         ;
; src/SHIFT2/lpm_constant2.v                            ; yes             ; User Wizard-Generated File         ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/SHIFT2/lpm_constant2.v                            ;         ;
; lpm_add_sub.tdf                                       ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                            ;         ;
; addcore.inc                                           ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                                                ;         ;
; look_add.inc                                          ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                                               ;         ;
; bypassff.inc                                          ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                               ;         ;
; altshift.inc                                          ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                               ;         ;
; alt_stratix_add_sub.inc                               ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                    ;         ;
; aglobal130.inc                                        ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                             ;         ;
; db/add_sub_mqh.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/add_sub_mqh.tdf                                    ;         ;
; lpm_ff.tdf                                            ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf                                                 ;         ;
; lpm_constant.inc                                      ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                                           ;         ;
; altsyncram.tdf                                        ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                             ;         ;
; stratix_ram_block.inc                                 ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;         ;
; lpm_mux.inc                                           ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                ;         ;
; lpm_decode.inc                                        ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                             ;         ;
; a_rdenreg.inc                                         ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;         ;
; altrom.inc                                            ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                 ;         ;
; altram.inc                                            ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                 ;         ;
; altdpram.inc                                          ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                               ;         ;
; db/altsyncram_55b1.tdf                                ; yes             ; Auto-Generated Megafunction        ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/altsyncram_55b1.tdf                                ;         ;
; lpm_mux.tdf                                           ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                                                ;         ;
; muxlut.inc                                            ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                                                 ;         ;
; db/mux_o0d.tdf                                        ; yes             ; Auto-Generated Megafunction        ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/mux_o0d.tdf                                        ;         ;
; db/add_sub_2nh.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/add_sub_2nh.tdf                                    ;         ;
; lpm_clshift.tdf                                       ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf                                            ;         ;
; db/lpm_clshift_rkb.tdf                                ; yes             ; Auto-Generated Megafunction        ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/lpm_clshift_rkb.tdf                                ;         ;
; lpm_constant.tdf                                      ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.tdf                                           ;         ;
; db/mux_l0d.tdf                                        ; yes             ; Auto-Generated Megafunction        ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/mux_l0d.tdf                                        ;         ;
; db/mux_f2d.tdf                                        ; yes             ; Auto-Generated Megafunction        ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/mux_f2d.tdf                                        ;         ;
; db/lpm_clshift_euc.tdf                                ; yes             ; Auto-Generated Megafunction        ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/lpm_clshift_euc.tdf                                ;         ;
; db/lpm_clshift_jhc.tdf                                ; yes             ; Auto-Generated Megafunction        ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/lpm_clshift_jhc.tdf                                ;         ;
; lpm_compare.tdf                                       ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf                                            ;         ;
; comptree.inc                                          ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/comptree.inc                                               ;         ;
; db/cmpr_iug.tdf                                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/cmpr_iug.tdf                                       ;         ;
; db/add_sub_1lg.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/add_sub_1lg.tdf                                    ;         ;
; lpm_mult.tdf                                          ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                                               ;         ;
; lpm_add_sub.inc                                       ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                            ;         ;
; multcore.inc                                          ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                                               ;         ;
; db/mult_bcn.tdf                                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/mult_bcn.tdf                                       ;         ;
; lpm_divide.tdf                                        ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                                             ;         ;
; abs_divider.inc                                       ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                                            ;         ;
; sign_div_unsign.inc                                   ; yes             ; Megafunction                       ; e:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                                        ;         ;
; db/lpm_divide_rgs.tdf                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/lpm_divide_rgs.tdf                                 ;         ;
; db/abs_divider_4dg.tdf                                ; yes             ; Auto-Generated Megafunction        ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/abs_divider_4dg.tdf                                ;         ;
; db/alt_u_div_0ef.tdf                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/alt_u_div_0ef.tdf                                  ;         ;
; db/add_sub_1tc.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/add_sub_1tc.tdf                                    ;         ;
; db/add_sub_2tc.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/add_sub_2tc.tdf                                    ;         ;
; db/lpm_abs_c4a.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/lpm_abs_c4a.tdf                                    ;         ;
; db/altsyncram_fap2.tdf                                ; yes             ; Auto-Generated Megafunction        ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/altsyncram_fap2.tdf                                ;         ;
; db/add_sub_5uh.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/add_sub_5uh.tdf                                    ;         ;
; db/lpm_clshift_ukb.tdf                                ; yes             ; Auto-Generated Megafunction        ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/lpm_clshift_ukb.tdf                                ;         ;
+-------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 2                ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; cpu_clk          ;
; Maximum fan-out          ; 1                ;
; Total fan-out            ; 2                ;
; Average fan-out          ; 0.50             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                     ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; |CPUProject                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 2    ; 0            ; |CPUProject         ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+----------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File                                                                                    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+----------------------------------------------------------------------------------------------------+
; Altera ; LPM_ADD_SUB  ; N/A     ; N/A          ; N/A          ; |CPUProject|PC_ADDER:inst                  ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/PC_ADDER/PC_ADDER.v                     ;
; Altera ; LPM_ADD_SUB  ; N/A     ; N/A          ; N/A          ; |CPUProject|ALU:inst1|ADDER_SUB:inst       ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/ADDER_SUB.v                                 ;
; Altera ; LPM_MULT     ; N/A     ; N/A          ; N/A          ; |CPUProject|ALU:inst1|MULT:inst2           ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/MULT.v                                      ;
; Altera ; LPM_DIVIDE   ; N/A     ; N/A          ; N/A          ; |CPUProject|ALU:inst1|DIV:inst3            ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/DIV.v                                       ;
; Altera ; LPM_COMPARE  ; N/A     ; N/A          ; N/A          ; |CPUProject|ALU:inst1|CMP:inst4            ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/CMP.v                                       ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |CPUProject|ALU:inst1|alu_main_mux:inst8   ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/alu_main_mux.v                          ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |CPUProject|ALU:inst1|alu_small_mux:inst10 ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/alu_small_mux.v                         ;
; Altera ; LPM_CLSHIFT  ; 13.0    ; N/A          ; N/A          ; |CPUProject|ALU:inst1|SHIFT:inst11         ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/SHIFT.v                                     ;
; Altera ; LPM_CLSHIFT  ; 13.0    ; N/A          ; N/A          ; |CPUProject|ALU:inst1|ROTATE:inst12        ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/ROTATE.v                                    ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |CPUProject|ALU:inst1|alu_small_mux:inst13 ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/alu_small_mux.v                         ;
; Altera ; LPM_MUX      ; 13.0    ; N/A          ; N/A          ; |CPUProject|PC_MUX:inst2                   ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/PC_MUX/PC_MUX.v                         ;
; Altera ; LPM_CLSHIFT  ; 13.0    ; N/A          ; N/A          ; |CPUProject|JMP:inst4|SHIFT_5BIT:inst1     ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/SHIFT/SHIFT_5BIT.v                 ;
; Altera ; LPM_CLSHIFT  ; 13.0    ; N/A          ; N/A          ; |CPUProject|JMP:inst4|SHIFT_5BIT:inst2     ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/SHIFT/SHIFT_5BIT.v                 ;
; Altera ; LPM_CONSTANT ; 13.0    ; N/A          ; N/A          ; |CPUProject|JMP:inst4|CONSTANT:inst7       ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/CONSTANT/CONSTANT.v                ;
; Altera ; LPM_CONSTANT ; 13.0    ; N/A          ; N/A          ; |CPUProject|JMP:inst4|CONSTANT_18:inst8    ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/CONSTANT/CONSTANT_18.v             ;
; Altera ; LPM_ADD_SUB  ; 13.0    ; N/A          ; N/A          ; |CPUProject|JMP:inst4|ADD:inst10           ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/ADD/ADD.v                          ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |CPUProject|MULTIPLEXER:inst7              ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/MUX/MULTIPLEXER.v                       ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |CPUProject|INSTRUCTION_MEMORY:inst9       ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_MEMORY/INSTRUCTION_MEMORY.v ;
; Altera ; LPM_ADD_SUB  ; N/A     ; N/A          ; N/A          ; |CPUProject|JUMP_ADDER:inst11              ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/PC_ADDER/JUMP_ADDER.v                   ;
; Altera ; LPM_CLSHIFT  ; N/A     ; N/A          ; N/A          ; |CPUProject|SHIFT2:inst14                  ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/SHIFT2/SHIFT2.v                         ;
; Altera ; LPM_CONSTANT ; 13.0    ; N/A          ; N/A          ; |CPUProject|lpm_constant2:inst16           ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/SHIFT2/lpm_constant2.v                  ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |CPUProject|MULTIPLEXER:inst17             ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/MUX/MULTIPLEXER.v                       ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |CPUProject|MAIN_MEMORY:inst18             ; C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/MEMORY/MAIN_MEMORY.v                    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Registers Removed During Synthesis                            ;
+------------------------------------------+--------------------+
; Register name                            ; Reason for Removal ;
+------------------------------------------+--------------------+
; register_array:inst5|registers[0][0]     ; Lost fanout        ;
; register_array:inst5|registers[31][31]   ; Lost fanout        ;
; register_array:inst5|registers[31][30]   ; Lost fanout        ;
; register_array:inst5|registers[31][29]   ; Lost fanout        ;
; register_array:inst5|registers[31][28]   ; Lost fanout        ;
; register_array:inst5|registers[31][27]   ; Lost fanout        ;
; register_array:inst5|registers[31][26]   ; Lost fanout        ;
; register_array:inst5|registers[31][25]   ; Lost fanout        ;
; register_array:inst5|registers[31][24]   ; Lost fanout        ;
; register_array:inst5|registers[31][23]   ; Lost fanout        ;
; register_array:inst5|registers[31][22]   ; Lost fanout        ;
; register_array:inst5|registers[31][21]   ; Lost fanout        ;
; register_array:inst5|registers[31][20]   ; Lost fanout        ;
; register_array:inst5|registers[31][19]   ; Lost fanout        ;
; register_array:inst5|registers[31][18]   ; Lost fanout        ;
; register_array:inst5|registers[31][17]   ; Lost fanout        ;
; register_array:inst5|registers[31][16]   ; Lost fanout        ;
; register_array:inst5|registers[31][15]   ; Lost fanout        ;
; register_array:inst5|registers[31][14]   ; Lost fanout        ;
; register_array:inst5|registers[31][13]   ; Lost fanout        ;
; register_array:inst5|registers[31][12]   ; Lost fanout        ;
; register_array:inst5|registers[31][11]   ; Lost fanout        ;
; register_array:inst5|registers[31][10]   ; Lost fanout        ;
; register_array:inst5|registers[31][9]    ; Lost fanout        ;
; register_array:inst5|registers[31][8]    ; Lost fanout        ;
; register_array:inst5|registers[31][7]    ; Lost fanout        ;
; register_array:inst5|registers[31][6]    ; Lost fanout        ;
; register_array:inst5|registers[31][5]    ; Lost fanout        ;
; register_array:inst5|registers[31][4]    ; Lost fanout        ;
; register_array:inst5|registers[31][3]    ; Lost fanout        ;
; register_array:inst5|registers[31][2]    ; Lost fanout        ;
; register_array:inst5|registers[31][1]    ; Lost fanout        ;
; register_array:inst5|registers[31][0]    ; Lost fanout        ;
; register_array:inst5|registers[30][31]   ; Lost fanout        ;
; register_array:inst5|registers[30][30]   ; Lost fanout        ;
; register_array:inst5|registers[30][29]   ; Lost fanout        ;
; register_array:inst5|registers[30][28]   ; Lost fanout        ;
; register_array:inst5|registers[30][27]   ; Lost fanout        ;
; register_array:inst5|registers[30][26]   ; Lost fanout        ;
; register_array:inst5|registers[30][25]   ; Lost fanout        ;
; register_array:inst5|registers[30][24]   ; Lost fanout        ;
; register_array:inst5|registers[30][23]   ; Lost fanout        ;
; register_array:inst5|registers[30][22]   ; Lost fanout        ;
; register_array:inst5|registers[30][21]   ; Lost fanout        ;
; register_array:inst5|registers[30][20]   ; Lost fanout        ;
; register_array:inst5|registers[30][19]   ; Lost fanout        ;
; register_array:inst5|registers[30][18]   ; Lost fanout        ;
; register_array:inst5|registers[30][17]   ; Lost fanout        ;
; register_array:inst5|registers[30][16]   ; Lost fanout        ;
; register_array:inst5|registers[30][15]   ; Lost fanout        ;
; register_array:inst5|registers[30][14]   ; Lost fanout        ;
; register_array:inst5|registers[30][13]   ; Lost fanout        ;
; register_array:inst5|registers[30][12]   ; Lost fanout        ;
; register_array:inst5|registers[30][11]   ; Lost fanout        ;
; register_array:inst5|registers[30][10]   ; Lost fanout        ;
; register_array:inst5|registers[30][9]    ; Lost fanout        ;
; register_array:inst5|registers[30][8]    ; Lost fanout        ;
; register_array:inst5|registers[30][7]    ; Lost fanout        ;
; register_array:inst5|registers[30][6]    ; Lost fanout        ;
; register_array:inst5|registers[30][5]    ; Lost fanout        ;
; register_array:inst5|registers[30][4]    ; Lost fanout        ;
; register_array:inst5|registers[30][3]    ; Lost fanout        ;
; register_array:inst5|registers[30][2]    ; Lost fanout        ;
; register_array:inst5|registers[30][1]    ; Lost fanout        ;
; register_array:inst5|registers[30][0]    ; Lost fanout        ;
; register_array:inst5|registers[29][31]   ; Lost fanout        ;
; register_array:inst5|registers[29][30]   ; Lost fanout        ;
; register_array:inst5|registers[29][29]   ; Lost fanout        ;
; register_array:inst5|registers[29][28]   ; Lost fanout        ;
; register_array:inst5|registers[29][27]   ; Lost fanout        ;
; register_array:inst5|registers[29][26]   ; Lost fanout        ;
; register_array:inst5|registers[29][25]   ; Lost fanout        ;
; register_array:inst5|registers[29][24]   ; Lost fanout        ;
; register_array:inst5|registers[29][23]   ; Lost fanout        ;
; register_array:inst5|registers[29][22]   ; Lost fanout        ;
; register_array:inst5|registers[29][21]   ; Lost fanout        ;
; register_array:inst5|registers[29][20]   ; Lost fanout        ;
; register_array:inst5|registers[29][19]   ; Lost fanout        ;
; register_array:inst5|registers[29][18]   ; Lost fanout        ;
; register_array:inst5|registers[29][17]   ; Lost fanout        ;
; register_array:inst5|registers[29][16]   ; Lost fanout        ;
; register_array:inst5|registers[29][15]   ; Lost fanout        ;
; register_array:inst5|registers[29][14]   ; Lost fanout        ;
; register_array:inst5|registers[29][13]   ; Lost fanout        ;
; register_array:inst5|registers[29][12]   ; Lost fanout        ;
; register_array:inst5|registers[29][11]   ; Lost fanout        ;
; register_array:inst5|registers[29][10]   ; Lost fanout        ;
; register_array:inst5|registers[29][9]    ; Lost fanout        ;
; register_array:inst5|registers[29][8]    ; Lost fanout        ;
; register_array:inst5|registers[29][7]    ; Lost fanout        ;
; register_array:inst5|registers[29][6]    ; Lost fanout        ;
; register_array:inst5|registers[29][5]    ; Lost fanout        ;
; register_array:inst5|registers[29][4]    ; Lost fanout        ;
; register_array:inst5|registers[29][3]    ; Lost fanout        ;
; register_array:inst5|registers[29][2]    ; Lost fanout        ;
; register_array:inst5|registers[29][1]    ; Lost fanout        ;
; register_array:inst5|registers[29][0]    ; Lost fanout        ;
; register_array:inst5|registers[28][31]   ; Lost fanout        ;
; register_array:inst5|registers[28][30]   ; Lost fanout        ;
; register_array:inst5|registers[28][29]   ; Lost fanout        ;
; register_array:inst5|registers[28][28]   ; Lost fanout        ;
; register_array:inst5|registers[28][27]   ; Lost fanout        ;
; register_array:inst5|registers[28][26]   ; Lost fanout        ;
; register_array:inst5|registers[28][25]   ; Lost fanout        ;
; register_array:inst5|registers[28][24]   ; Lost fanout        ;
; register_array:inst5|registers[28][23]   ; Lost fanout        ;
; register_array:inst5|registers[28][22]   ; Lost fanout        ;
; register_array:inst5|registers[28][21]   ; Lost fanout        ;
; register_array:inst5|registers[28][20]   ; Lost fanout        ;
; register_array:inst5|registers[28][19]   ; Lost fanout        ;
; register_array:inst5|registers[28][18]   ; Lost fanout        ;
; register_array:inst5|registers[28][17]   ; Lost fanout        ;
; register_array:inst5|registers[28][16]   ; Lost fanout        ;
; register_array:inst5|registers[28][15]   ; Lost fanout        ;
; register_array:inst5|registers[28][14]   ; Lost fanout        ;
; register_array:inst5|registers[28][13]   ; Lost fanout        ;
; register_array:inst5|registers[28][12]   ; Lost fanout        ;
; register_array:inst5|registers[28][11]   ; Lost fanout        ;
; register_array:inst5|registers[28][10]   ; Lost fanout        ;
; register_array:inst5|registers[28][9]    ; Lost fanout        ;
; register_array:inst5|registers[28][8]    ; Lost fanout        ;
; register_array:inst5|registers[28][7]    ; Lost fanout        ;
; register_array:inst5|registers[28][6]    ; Lost fanout        ;
; register_array:inst5|registers[28][5]    ; Lost fanout        ;
; register_array:inst5|registers[28][4]    ; Lost fanout        ;
; register_array:inst5|registers[28][3]    ; Lost fanout        ;
; register_array:inst5|registers[28][2]    ; Lost fanout        ;
; register_array:inst5|registers[28][1]    ; Lost fanout        ;
; register_array:inst5|registers[28][0]    ; Lost fanout        ;
; register_array:inst5|registers[27][31]   ; Lost fanout        ;
; register_array:inst5|registers[27][30]   ; Lost fanout        ;
; register_array:inst5|registers[27][29]   ; Lost fanout        ;
; register_array:inst5|registers[27][28]   ; Lost fanout        ;
; register_array:inst5|registers[27][27]   ; Lost fanout        ;
; register_array:inst5|registers[27][26]   ; Lost fanout        ;
; register_array:inst5|registers[27][25]   ; Lost fanout        ;
; register_array:inst5|registers[27][24]   ; Lost fanout        ;
; register_array:inst5|registers[27][23]   ; Lost fanout        ;
; register_array:inst5|registers[27][22]   ; Lost fanout        ;
; register_array:inst5|registers[27][21]   ; Lost fanout        ;
; register_array:inst5|registers[27][20]   ; Lost fanout        ;
; register_array:inst5|registers[27][19]   ; Lost fanout        ;
; register_array:inst5|registers[27][18]   ; Lost fanout        ;
; register_array:inst5|registers[27][17]   ; Lost fanout        ;
; register_array:inst5|registers[27][16]   ; Lost fanout        ;
; register_array:inst5|registers[27][15]   ; Lost fanout        ;
; register_array:inst5|registers[27][14]   ; Lost fanout        ;
; register_array:inst5|registers[27][13]   ; Lost fanout        ;
; register_array:inst5|registers[27][12]   ; Lost fanout        ;
; register_array:inst5|registers[27][11]   ; Lost fanout        ;
; register_array:inst5|registers[27][10]   ; Lost fanout        ;
; register_array:inst5|registers[27][9]    ; Lost fanout        ;
; register_array:inst5|registers[27][8]    ; Lost fanout        ;
; register_array:inst5|registers[27][7]    ; Lost fanout        ;
; register_array:inst5|registers[27][6]    ; Lost fanout        ;
; register_array:inst5|registers[27][5]    ; Lost fanout        ;
; register_array:inst5|registers[27][4]    ; Lost fanout        ;
; register_array:inst5|registers[27][3]    ; Lost fanout        ;
; register_array:inst5|registers[27][2]    ; Lost fanout        ;
; register_array:inst5|registers[27][1]    ; Lost fanout        ;
; register_array:inst5|registers[27][0]    ; Lost fanout        ;
; register_array:inst5|registers[26][31]   ; Lost fanout        ;
; register_array:inst5|registers[26][30]   ; Lost fanout        ;
; register_array:inst5|registers[26][29]   ; Lost fanout        ;
; register_array:inst5|registers[26][28]   ; Lost fanout        ;
; register_array:inst5|registers[26][27]   ; Lost fanout        ;
; register_array:inst5|registers[26][26]   ; Lost fanout        ;
; register_array:inst5|registers[26][25]   ; Lost fanout        ;
; register_array:inst5|registers[26][24]   ; Lost fanout        ;
; register_array:inst5|registers[26][23]   ; Lost fanout        ;
; register_array:inst5|registers[26][22]   ; Lost fanout        ;
; register_array:inst5|registers[26][21]   ; Lost fanout        ;
; register_array:inst5|registers[26][20]   ; Lost fanout        ;
; register_array:inst5|registers[26][19]   ; Lost fanout        ;
; register_array:inst5|registers[26][18]   ; Lost fanout        ;
; register_array:inst5|registers[26][17]   ; Lost fanout        ;
; register_array:inst5|registers[26][16]   ; Lost fanout        ;
; register_array:inst5|registers[26][15]   ; Lost fanout        ;
; register_array:inst5|registers[26][14]   ; Lost fanout        ;
; register_array:inst5|registers[26][13]   ; Lost fanout        ;
; register_array:inst5|registers[26][12]   ; Lost fanout        ;
; register_array:inst5|registers[26][11]   ; Lost fanout        ;
; register_array:inst5|registers[26][10]   ; Lost fanout        ;
; register_array:inst5|registers[26][9]    ; Lost fanout        ;
; register_array:inst5|registers[26][8]    ; Lost fanout        ;
; register_array:inst5|registers[26][7]    ; Lost fanout        ;
; register_array:inst5|registers[26][6]    ; Lost fanout        ;
; register_array:inst5|registers[26][5]    ; Lost fanout        ;
; register_array:inst5|registers[26][4]    ; Lost fanout        ;
; register_array:inst5|registers[26][3]    ; Lost fanout        ;
; register_array:inst5|registers[26][2]    ; Lost fanout        ;
; register_array:inst5|registers[26][1]    ; Lost fanout        ;
; register_array:inst5|registers[26][0]    ; Lost fanout        ;
; register_array:inst5|registers[25][31]   ; Lost fanout        ;
; register_array:inst5|registers[25][30]   ; Lost fanout        ;
; register_array:inst5|registers[25][29]   ; Lost fanout        ;
; register_array:inst5|registers[25][28]   ; Lost fanout        ;
; register_array:inst5|registers[25][27]   ; Lost fanout        ;
; register_array:inst5|registers[25][26]   ; Lost fanout        ;
; register_array:inst5|registers[25][25]   ; Lost fanout        ;
; register_array:inst5|registers[25][24]   ; Lost fanout        ;
; register_array:inst5|registers[25][23]   ; Lost fanout        ;
; register_array:inst5|registers[25][22]   ; Lost fanout        ;
; register_array:inst5|registers[25][21]   ; Lost fanout        ;
; register_array:inst5|registers[25][20]   ; Lost fanout        ;
; register_array:inst5|registers[25][19]   ; Lost fanout        ;
; register_array:inst5|registers[25][18]   ; Lost fanout        ;
; register_array:inst5|registers[25][17]   ; Lost fanout        ;
; register_array:inst5|registers[25][16]   ; Lost fanout        ;
; register_array:inst5|registers[25][15]   ; Lost fanout        ;
; register_array:inst5|registers[25][14]   ; Lost fanout        ;
; register_array:inst5|registers[25][13]   ; Lost fanout        ;
; register_array:inst5|registers[25][12]   ; Lost fanout        ;
; register_array:inst5|registers[25][11]   ; Lost fanout        ;
; register_array:inst5|registers[25][10]   ; Lost fanout        ;
; register_array:inst5|registers[25][9]    ; Lost fanout        ;
; register_array:inst5|registers[25][8]    ; Lost fanout        ;
; register_array:inst5|registers[25][7]    ; Lost fanout        ;
; register_array:inst5|registers[25][6]    ; Lost fanout        ;
; register_array:inst5|registers[25][5]    ; Lost fanout        ;
; register_array:inst5|registers[25][4]    ; Lost fanout        ;
; register_array:inst5|registers[25][3]    ; Lost fanout        ;
; register_array:inst5|registers[25][2]    ; Lost fanout        ;
; register_array:inst5|registers[25][1]    ; Lost fanout        ;
; register_array:inst5|registers[25][0]    ; Lost fanout        ;
; register_array:inst5|registers[24][31]   ; Lost fanout        ;
; register_array:inst5|registers[24][30]   ; Lost fanout        ;
; register_array:inst5|registers[24][29]   ; Lost fanout        ;
; register_array:inst5|registers[24][28]   ; Lost fanout        ;
; register_array:inst5|registers[24][27]   ; Lost fanout        ;
; register_array:inst5|registers[24][26]   ; Lost fanout        ;
; register_array:inst5|registers[24][25]   ; Lost fanout        ;
; register_array:inst5|registers[24][24]   ; Lost fanout        ;
; register_array:inst5|registers[24][23]   ; Lost fanout        ;
; register_array:inst5|registers[24][22]   ; Lost fanout        ;
; register_array:inst5|registers[24][21]   ; Lost fanout        ;
; register_array:inst5|registers[24][20]   ; Lost fanout        ;
; register_array:inst5|registers[24][19]   ; Lost fanout        ;
; register_array:inst5|registers[24][18]   ; Lost fanout        ;
; register_array:inst5|registers[24][17]   ; Lost fanout        ;
; register_array:inst5|registers[24][16]   ; Lost fanout        ;
; register_array:inst5|registers[24][15]   ; Lost fanout        ;
; register_array:inst5|registers[24][14]   ; Lost fanout        ;
; register_array:inst5|registers[24][13]   ; Lost fanout        ;
; register_array:inst5|registers[24][12]   ; Lost fanout        ;
; register_array:inst5|registers[24][11]   ; Lost fanout        ;
; register_array:inst5|registers[24][10]   ; Lost fanout        ;
; register_array:inst5|registers[24][9]    ; Lost fanout        ;
; register_array:inst5|registers[24][8]    ; Lost fanout        ;
; register_array:inst5|registers[24][7]    ; Lost fanout        ;
; register_array:inst5|registers[24][6]    ; Lost fanout        ;
; register_array:inst5|registers[24][5]    ; Lost fanout        ;
; register_array:inst5|registers[24][4]    ; Lost fanout        ;
; register_array:inst5|registers[24][3]    ; Lost fanout        ;
; register_array:inst5|registers[24][2]    ; Lost fanout        ;
; register_array:inst5|registers[24][1]    ; Lost fanout        ;
; register_array:inst5|registers[24][0]    ; Lost fanout        ;
; register_array:inst5|registers[23][31]   ; Lost fanout        ;
; register_array:inst5|registers[23][30]   ; Lost fanout        ;
; register_array:inst5|registers[23][29]   ; Lost fanout        ;
; register_array:inst5|registers[23][28]   ; Lost fanout        ;
; register_array:inst5|registers[23][27]   ; Lost fanout        ;
; register_array:inst5|registers[23][26]   ; Lost fanout        ;
; register_array:inst5|registers[23][25]   ; Lost fanout        ;
; register_array:inst5|registers[23][24]   ; Lost fanout        ;
; register_array:inst5|registers[23][23]   ; Lost fanout        ;
; register_array:inst5|registers[23][22]   ; Lost fanout        ;
; register_array:inst5|registers[23][21]   ; Lost fanout        ;
; register_array:inst5|registers[23][20]   ; Lost fanout        ;
; register_array:inst5|registers[23][19]   ; Lost fanout        ;
; register_array:inst5|registers[23][18]   ; Lost fanout        ;
; register_array:inst5|registers[23][17]   ; Lost fanout        ;
; register_array:inst5|registers[23][16]   ; Lost fanout        ;
; register_array:inst5|registers[23][15]   ; Lost fanout        ;
; register_array:inst5|registers[23][14]   ; Lost fanout        ;
; register_array:inst5|registers[23][13]   ; Lost fanout        ;
; register_array:inst5|registers[23][12]   ; Lost fanout        ;
; register_array:inst5|registers[23][11]   ; Lost fanout        ;
; register_array:inst5|registers[23][10]   ; Lost fanout        ;
; register_array:inst5|registers[23][9]    ; Lost fanout        ;
; register_array:inst5|registers[23][8]    ; Lost fanout        ;
; register_array:inst5|registers[23][7]    ; Lost fanout        ;
; register_array:inst5|registers[23][6]    ; Lost fanout        ;
; register_array:inst5|registers[23][5]    ; Lost fanout        ;
; register_array:inst5|registers[23][4]    ; Lost fanout        ;
; register_array:inst5|registers[23][3]    ; Lost fanout        ;
; register_array:inst5|registers[23][2]    ; Lost fanout        ;
; register_array:inst5|registers[23][1]    ; Lost fanout        ;
; register_array:inst5|registers[23][0]    ; Lost fanout        ;
; register_array:inst5|registers[22][31]   ; Lost fanout        ;
; register_array:inst5|registers[22][30]   ; Lost fanout        ;
; register_array:inst5|registers[22][29]   ; Lost fanout        ;
; register_array:inst5|registers[22][28]   ; Lost fanout        ;
; register_array:inst5|registers[22][27]   ; Lost fanout        ;
; register_array:inst5|registers[22][26]   ; Lost fanout        ;
; register_array:inst5|registers[22][25]   ; Lost fanout        ;
; register_array:inst5|registers[22][24]   ; Lost fanout        ;
; register_array:inst5|registers[22][23]   ; Lost fanout        ;
; register_array:inst5|registers[22][22]   ; Lost fanout        ;
; register_array:inst5|registers[22][21]   ; Lost fanout        ;
; register_array:inst5|registers[22][20]   ; Lost fanout        ;
; register_array:inst5|registers[22][19]   ; Lost fanout        ;
; register_array:inst5|registers[22][18]   ; Lost fanout        ;
; register_array:inst5|registers[22][17]   ; Lost fanout        ;
; register_array:inst5|registers[22][16]   ; Lost fanout        ;
; register_array:inst5|registers[22][15]   ; Lost fanout        ;
; register_array:inst5|registers[22][14]   ; Lost fanout        ;
; register_array:inst5|registers[22][13]   ; Lost fanout        ;
; register_array:inst5|registers[22][12]   ; Lost fanout        ;
; register_array:inst5|registers[22][11]   ; Lost fanout        ;
; register_array:inst5|registers[22][10]   ; Lost fanout        ;
; register_array:inst5|registers[22][9]    ; Lost fanout        ;
; register_array:inst5|registers[22][8]    ; Lost fanout        ;
; register_array:inst5|registers[22][7]    ; Lost fanout        ;
; register_array:inst5|registers[22][6]    ; Lost fanout        ;
; register_array:inst5|registers[22][5]    ; Lost fanout        ;
; register_array:inst5|registers[22][4]    ; Lost fanout        ;
; register_array:inst5|registers[22][3]    ; Lost fanout        ;
; register_array:inst5|registers[22][2]    ; Lost fanout        ;
; register_array:inst5|registers[22][1]    ; Lost fanout        ;
; register_array:inst5|registers[22][0]    ; Lost fanout        ;
; register_array:inst5|registers[21][31]   ; Lost fanout        ;
; register_array:inst5|registers[21][30]   ; Lost fanout        ;
; register_array:inst5|registers[21][29]   ; Lost fanout        ;
; register_array:inst5|registers[21][28]   ; Lost fanout        ;
; register_array:inst5|registers[21][27]   ; Lost fanout        ;
; register_array:inst5|registers[21][26]   ; Lost fanout        ;
; register_array:inst5|registers[21][25]   ; Lost fanout        ;
; register_array:inst5|registers[21][24]   ; Lost fanout        ;
; register_array:inst5|registers[21][23]   ; Lost fanout        ;
; register_array:inst5|registers[21][22]   ; Lost fanout        ;
; register_array:inst5|registers[21][21]   ; Lost fanout        ;
; register_array:inst5|registers[21][20]   ; Lost fanout        ;
; register_array:inst5|registers[21][19]   ; Lost fanout        ;
; register_array:inst5|registers[21][18]   ; Lost fanout        ;
; register_array:inst5|registers[21][17]   ; Lost fanout        ;
; register_array:inst5|registers[21][16]   ; Lost fanout        ;
; register_array:inst5|registers[21][15]   ; Lost fanout        ;
; register_array:inst5|registers[21][14]   ; Lost fanout        ;
; register_array:inst5|registers[21][13]   ; Lost fanout        ;
; register_array:inst5|registers[21][12]   ; Lost fanout        ;
; register_array:inst5|registers[21][11]   ; Lost fanout        ;
; register_array:inst5|registers[21][10]   ; Lost fanout        ;
; register_array:inst5|registers[21][9]    ; Lost fanout        ;
; register_array:inst5|registers[21][8]    ; Lost fanout        ;
; register_array:inst5|registers[21][7]    ; Lost fanout        ;
; register_array:inst5|registers[21][6]    ; Lost fanout        ;
; register_array:inst5|registers[21][5]    ; Lost fanout        ;
; register_array:inst5|registers[21][4]    ; Lost fanout        ;
; register_array:inst5|registers[21][3]    ; Lost fanout        ;
; register_array:inst5|registers[21][2]    ; Lost fanout        ;
; register_array:inst5|registers[21][1]    ; Lost fanout        ;
; register_array:inst5|registers[21][0]    ; Lost fanout        ;
; register_array:inst5|registers[20][31]   ; Lost fanout        ;
; register_array:inst5|registers[20][30]   ; Lost fanout        ;
; register_array:inst5|registers[20][29]   ; Lost fanout        ;
; register_array:inst5|registers[20][28]   ; Lost fanout        ;
; register_array:inst5|registers[20][27]   ; Lost fanout        ;
; register_array:inst5|registers[20][26]   ; Lost fanout        ;
; register_array:inst5|registers[20][25]   ; Lost fanout        ;
; register_array:inst5|registers[20][24]   ; Lost fanout        ;
; register_array:inst5|registers[20][23]   ; Lost fanout        ;
; register_array:inst5|registers[20][22]   ; Lost fanout        ;
; register_array:inst5|registers[20][21]   ; Lost fanout        ;
; register_array:inst5|registers[20][20]   ; Lost fanout        ;
; register_array:inst5|registers[20][19]   ; Lost fanout        ;
; register_array:inst5|registers[20][18]   ; Lost fanout        ;
; register_array:inst5|registers[20][17]   ; Lost fanout        ;
; register_array:inst5|registers[20][16]   ; Lost fanout        ;
; register_array:inst5|registers[20][15]   ; Lost fanout        ;
; register_array:inst5|registers[20][14]   ; Lost fanout        ;
; register_array:inst5|registers[20][13]   ; Lost fanout        ;
; register_array:inst5|registers[20][12]   ; Lost fanout        ;
; register_array:inst5|registers[20][11]   ; Lost fanout        ;
; register_array:inst5|registers[20][10]   ; Lost fanout        ;
; register_array:inst5|registers[20][9]    ; Lost fanout        ;
; register_array:inst5|registers[20][8]    ; Lost fanout        ;
; register_array:inst5|registers[20][7]    ; Lost fanout        ;
; register_array:inst5|registers[20][6]    ; Lost fanout        ;
; register_array:inst5|registers[20][5]    ; Lost fanout        ;
; register_array:inst5|registers[20][4]    ; Lost fanout        ;
; register_array:inst5|registers[20][3]    ; Lost fanout        ;
; register_array:inst5|registers[20][2]    ; Lost fanout        ;
; register_array:inst5|registers[20][1]    ; Lost fanout        ;
; register_array:inst5|registers[20][0]    ; Lost fanout        ;
; register_array:inst5|registers[19][31]   ; Lost fanout        ;
; register_array:inst5|registers[19][30]   ; Lost fanout        ;
; register_array:inst5|registers[19][29]   ; Lost fanout        ;
; register_array:inst5|registers[19][28]   ; Lost fanout        ;
; register_array:inst5|registers[19][27]   ; Lost fanout        ;
; register_array:inst5|registers[19][26]   ; Lost fanout        ;
; register_array:inst5|registers[19][25]   ; Lost fanout        ;
; register_array:inst5|registers[19][24]   ; Lost fanout        ;
; register_array:inst5|registers[19][23]   ; Lost fanout        ;
; register_array:inst5|registers[19][22]   ; Lost fanout        ;
; register_array:inst5|registers[19][21]   ; Lost fanout        ;
; register_array:inst5|registers[19][20]   ; Lost fanout        ;
; register_array:inst5|registers[19][19]   ; Lost fanout        ;
; register_array:inst5|registers[19][18]   ; Lost fanout        ;
; register_array:inst5|registers[19][17]   ; Lost fanout        ;
; register_array:inst5|registers[19][16]   ; Lost fanout        ;
; register_array:inst5|registers[19][15]   ; Lost fanout        ;
; register_array:inst5|registers[19][14]   ; Lost fanout        ;
; register_array:inst5|registers[19][13]   ; Lost fanout        ;
; register_array:inst5|registers[19][12]   ; Lost fanout        ;
; register_array:inst5|registers[19][11]   ; Lost fanout        ;
; register_array:inst5|registers[19][10]   ; Lost fanout        ;
; register_array:inst5|registers[19][9]    ; Lost fanout        ;
; register_array:inst5|registers[19][8]    ; Lost fanout        ;
; register_array:inst5|registers[19][7]    ; Lost fanout        ;
; register_array:inst5|registers[19][6]    ; Lost fanout        ;
; register_array:inst5|registers[19][5]    ; Lost fanout        ;
; register_array:inst5|registers[19][4]    ; Lost fanout        ;
; register_array:inst5|registers[19][3]    ; Lost fanout        ;
; register_array:inst5|registers[19][2]    ; Lost fanout        ;
; register_array:inst5|registers[19][1]    ; Lost fanout        ;
; register_array:inst5|registers[19][0]    ; Lost fanout        ;
; register_array:inst5|registers[18][31]   ; Lost fanout        ;
; register_array:inst5|registers[18][30]   ; Lost fanout        ;
; register_array:inst5|registers[18][29]   ; Lost fanout        ;
; register_array:inst5|registers[18][28]   ; Lost fanout        ;
; register_array:inst5|registers[18][27]   ; Lost fanout        ;
; register_array:inst5|registers[18][26]   ; Lost fanout        ;
; register_array:inst5|registers[18][25]   ; Lost fanout        ;
; register_array:inst5|registers[18][24]   ; Lost fanout        ;
; register_array:inst5|registers[18][23]   ; Lost fanout        ;
; register_array:inst5|registers[18][22]   ; Lost fanout        ;
; register_array:inst5|registers[18][21]   ; Lost fanout        ;
; register_array:inst5|registers[18][20]   ; Lost fanout        ;
; register_array:inst5|registers[18][19]   ; Lost fanout        ;
; register_array:inst5|registers[18][18]   ; Lost fanout        ;
; register_array:inst5|registers[18][17]   ; Lost fanout        ;
; register_array:inst5|registers[18][16]   ; Lost fanout        ;
; register_array:inst5|registers[18][15]   ; Lost fanout        ;
; register_array:inst5|registers[18][14]   ; Lost fanout        ;
; register_array:inst5|registers[18][13]   ; Lost fanout        ;
; register_array:inst5|registers[18][12]   ; Lost fanout        ;
; register_array:inst5|registers[18][11]   ; Lost fanout        ;
; register_array:inst5|registers[18][10]   ; Lost fanout        ;
; register_array:inst5|registers[18][9]    ; Lost fanout        ;
; register_array:inst5|registers[18][8]    ; Lost fanout        ;
; register_array:inst5|registers[18][7]    ; Lost fanout        ;
; register_array:inst5|registers[18][6]    ; Lost fanout        ;
; register_array:inst5|registers[18][5]    ; Lost fanout        ;
; register_array:inst5|registers[18][4]    ; Lost fanout        ;
; register_array:inst5|registers[18][3]    ; Lost fanout        ;
; register_array:inst5|registers[18][2]    ; Lost fanout        ;
; register_array:inst5|registers[18][1]    ; Lost fanout        ;
; register_array:inst5|registers[18][0]    ; Lost fanout        ;
; register_array:inst5|registers[17][31]   ; Lost fanout        ;
; register_array:inst5|registers[17][30]   ; Lost fanout        ;
; register_array:inst5|registers[17][29]   ; Lost fanout        ;
; register_array:inst5|registers[17][28]   ; Lost fanout        ;
; register_array:inst5|registers[17][27]   ; Lost fanout        ;
; register_array:inst5|registers[17][26]   ; Lost fanout        ;
; register_array:inst5|registers[17][25]   ; Lost fanout        ;
; register_array:inst5|registers[17][24]   ; Lost fanout        ;
; register_array:inst5|registers[17][23]   ; Lost fanout        ;
; register_array:inst5|registers[17][22]   ; Lost fanout        ;
; register_array:inst5|registers[17][21]   ; Lost fanout        ;
; register_array:inst5|registers[17][20]   ; Lost fanout        ;
; register_array:inst5|registers[17][19]   ; Lost fanout        ;
; register_array:inst5|registers[17][18]   ; Lost fanout        ;
; register_array:inst5|registers[17][17]   ; Lost fanout        ;
; register_array:inst5|registers[17][16]   ; Lost fanout        ;
; register_array:inst5|registers[17][15]   ; Lost fanout        ;
; register_array:inst5|registers[17][14]   ; Lost fanout        ;
; register_array:inst5|registers[17][13]   ; Lost fanout        ;
; register_array:inst5|registers[17][12]   ; Lost fanout        ;
; register_array:inst5|registers[17][11]   ; Lost fanout        ;
; register_array:inst5|registers[17][10]   ; Lost fanout        ;
; register_array:inst5|registers[17][9]    ; Lost fanout        ;
; register_array:inst5|registers[17][8]    ; Lost fanout        ;
; register_array:inst5|registers[17][7]    ; Lost fanout        ;
; register_array:inst5|registers[17][6]    ; Lost fanout        ;
; register_array:inst5|registers[17][5]    ; Lost fanout        ;
; register_array:inst5|registers[17][4]    ; Lost fanout        ;
; register_array:inst5|registers[17][3]    ; Lost fanout        ;
; register_array:inst5|registers[17][2]    ; Lost fanout        ;
; register_array:inst5|registers[17][1]    ; Lost fanout        ;
; register_array:inst5|registers[17][0]    ; Lost fanout        ;
; register_array:inst5|registers[16][31]   ; Lost fanout        ;
; register_array:inst5|registers[16][30]   ; Lost fanout        ;
; register_array:inst5|registers[16][29]   ; Lost fanout        ;
; register_array:inst5|registers[16][28]   ; Lost fanout        ;
; register_array:inst5|registers[16][27]   ; Lost fanout        ;
; register_array:inst5|registers[16][26]   ; Lost fanout        ;
; register_array:inst5|registers[16][25]   ; Lost fanout        ;
; register_array:inst5|registers[16][24]   ; Lost fanout        ;
; register_array:inst5|registers[16][23]   ; Lost fanout        ;
; register_array:inst5|registers[16][22]   ; Lost fanout        ;
; register_array:inst5|registers[16][21]   ; Lost fanout        ;
; register_array:inst5|registers[16][20]   ; Lost fanout        ;
; register_array:inst5|registers[16][19]   ; Lost fanout        ;
; register_array:inst5|registers[16][18]   ; Lost fanout        ;
; register_array:inst5|registers[16][17]   ; Lost fanout        ;
; register_array:inst5|registers[16][16]   ; Lost fanout        ;
; register_array:inst5|registers[16][15]   ; Lost fanout        ;
; register_array:inst5|registers[16][14]   ; Lost fanout        ;
; register_array:inst5|registers[16][13]   ; Lost fanout        ;
; register_array:inst5|registers[16][12]   ; Lost fanout        ;
; register_array:inst5|registers[16][11]   ; Lost fanout        ;
; register_array:inst5|registers[16][10]   ; Lost fanout        ;
; register_array:inst5|registers[16][9]    ; Lost fanout        ;
; register_array:inst5|registers[16][8]    ; Lost fanout        ;
; register_array:inst5|registers[16][7]    ; Lost fanout        ;
; register_array:inst5|registers[16][6]    ; Lost fanout        ;
; register_array:inst5|registers[16][5]    ; Lost fanout        ;
; register_array:inst5|registers[16][4]    ; Lost fanout        ;
; register_array:inst5|registers[16][3]    ; Lost fanout        ;
; register_array:inst5|registers[16][2]    ; Lost fanout        ;
; register_array:inst5|registers[16][1]    ; Lost fanout        ;
; register_array:inst5|registers[16][0]    ; Lost fanout        ;
; register_array:inst5|registers[15][31]   ; Lost fanout        ;
; register_array:inst5|registers[15][30]   ; Lost fanout        ;
; register_array:inst5|registers[15][29]   ; Lost fanout        ;
; register_array:inst5|registers[15][28]   ; Lost fanout        ;
; register_array:inst5|registers[15][27]   ; Lost fanout        ;
; register_array:inst5|registers[15][26]   ; Lost fanout        ;
; register_array:inst5|registers[15][25]   ; Lost fanout        ;
; register_array:inst5|registers[15][24]   ; Lost fanout        ;
; register_array:inst5|registers[15][23]   ; Lost fanout        ;
; register_array:inst5|registers[15][22]   ; Lost fanout        ;
; register_array:inst5|registers[15][21]   ; Lost fanout        ;
; register_array:inst5|registers[15][20]   ; Lost fanout        ;
; register_array:inst5|registers[15][19]   ; Lost fanout        ;
; register_array:inst5|registers[15][18]   ; Lost fanout        ;
; register_array:inst5|registers[15][17]   ; Lost fanout        ;
; register_array:inst5|registers[15][16]   ; Lost fanout        ;
; register_array:inst5|registers[15][15]   ; Lost fanout        ;
; register_array:inst5|registers[15][14]   ; Lost fanout        ;
; register_array:inst5|registers[15][13]   ; Lost fanout        ;
; register_array:inst5|registers[15][12]   ; Lost fanout        ;
; register_array:inst5|registers[15][11]   ; Lost fanout        ;
; register_array:inst5|registers[15][10]   ; Lost fanout        ;
; register_array:inst5|registers[15][9]    ; Lost fanout        ;
; register_array:inst5|registers[15][8]    ; Lost fanout        ;
; register_array:inst5|registers[15][7]    ; Lost fanout        ;
; register_array:inst5|registers[15][6]    ; Lost fanout        ;
; register_array:inst5|registers[15][5]    ; Lost fanout        ;
; register_array:inst5|registers[15][4]    ; Lost fanout        ;
; register_array:inst5|registers[15][3]    ; Lost fanout        ;
; register_array:inst5|registers[15][2]    ; Lost fanout        ;
; register_array:inst5|registers[15][1]    ; Lost fanout        ;
; register_array:inst5|registers[15][0]    ; Lost fanout        ;
; register_array:inst5|registers[14][31]   ; Lost fanout        ;
; register_array:inst5|registers[14][30]   ; Lost fanout        ;
; register_array:inst5|registers[14][29]   ; Lost fanout        ;
; register_array:inst5|registers[14][28]   ; Lost fanout        ;
; register_array:inst5|registers[14][27]   ; Lost fanout        ;
; register_array:inst5|registers[14][26]   ; Lost fanout        ;
; register_array:inst5|registers[14][25]   ; Lost fanout        ;
; register_array:inst5|registers[14][24]   ; Lost fanout        ;
; register_array:inst5|registers[14][23]   ; Lost fanout        ;
; register_array:inst5|registers[14][22]   ; Lost fanout        ;
; register_array:inst5|registers[14][21]   ; Lost fanout        ;
; register_array:inst5|registers[14][20]   ; Lost fanout        ;
; register_array:inst5|registers[14][19]   ; Lost fanout        ;
; register_array:inst5|registers[14][18]   ; Lost fanout        ;
; register_array:inst5|registers[14][17]   ; Lost fanout        ;
; register_array:inst5|registers[14][16]   ; Lost fanout        ;
; register_array:inst5|registers[14][15]   ; Lost fanout        ;
; register_array:inst5|registers[14][14]   ; Lost fanout        ;
; register_array:inst5|registers[14][13]   ; Lost fanout        ;
; register_array:inst5|registers[14][12]   ; Lost fanout        ;
; register_array:inst5|registers[14][11]   ; Lost fanout        ;
; register_array:inst5|registers[14][10]   ; Lost fanout        ;
; register_array:inst5|registers[14][9]    ; Lost fanout        ;
; register_array:inst5|registers[14][8]    ; Lost fanout        ;
; register_array:inst5|registers[14][7]    ; Lost fanout        ;
; register_array:inst5|registers[14][6]    ; Lost fanout        ;
; register_array:inst5|registers[14][5]    ; Lost fanout        ;
; register_array:inst5|registers[14][4]    ; Lost fanout        ;
; register_array:inst5|registers[14][3]    ; Lost fanout        ;
; register_array:inst5|registers[14][2]    ; Lost fanout        ;
; register_array:inst5|registers[14][1]    ; Lost fanout        ;
; register_array:inst5|registers[14][0]    ; Lost fanout        ;
; register_array:inst5|registers[13][31]   ; Lost fanout        ;
; register_array:inst5|registers[13][30]   ; Lost fanout        ;
; register_array:inst5|registers[13][29]   ; Lost fanout        ;
; register_array:inst5|registers[13][28]   ; Lost fanout        ;
; register_array:inst5|registers[13][27]   ; Lost fanout        ;
; register_array:inst5|registers[13][26]   ; Lost fanout        ;
; register_array:inst5|registers[13][25]   ; Lost fanout        ;
; register_array:inst5|registers[13][24]   ; Lost fanout        ;
; register_array:inst5|registers[13][23]   ; Lost fanout        ;
; register_array:inst5|registers[13][22]   ; Lost fanout        ;
; register_array:inst5|registers[13][21]   ; Lost fanout        ;
; register_array:inst5|registers[13][20]   ; Lost fanout        ;
; register_array:inst5|registers[13][19]   ; Lost fanout        ;
; register_array:inst5|registers[13][18]   ; Lost fanout        ;
; register_array:inst5|registers[13][17]   ; Lost fanout        ;
; register_array:inst5|registers[13][16]   ; Lost fanout        ;
; register_array:inst5|registers[13][15]   ; Lost fanout        ;
; register_array:inst5|registers[13][14]   ; Lost fanout        ;
; register_array:inst5|registers[13][13]   ; Lost fanout        ;
; register_array:inst5|registers[13][12]   ; Lost fanout        ;
; register_array:inst5|registers[13][11]   ; Lost fanout        ;
; register_array:inst5|registers[13][10]   ; Lost fanout        ;
; register_array:inst5|registers[13][9]    ; Lost fanout        ;
; register_array:inst5|registers[13][8]    ; Lost fanout        ;
; register_array:inst5|registers[13][7]    ; Lost fanout        ;
; register_array:inst5|registers[13][6]    ; Lost fanout        ;
; register_array:inst5|registers[13][5]    ; Lost fanout        ;
; register_array:inst5|registers[13][4]    ; Lost fanout        ;
; register_array:inst5|registers[13][3]    ; Lost fanout        ;
; register_array:inst5|registers[13][2]    ; Lost fanout        ;
; register_array:inst5|registers[13][1]    ; Lost fanout        ;
; register_array:inst5|registers[13][0]    ; Lost fanout        ;
; register_array:inst5|registers[12][31]   ; Lost fanout        ;
; register_array:inst5|registers[12][30]   ; Lost fanout        ;
; register_array:inst5|registers[12][29]   ; Lost fanout        ;
; register_array:inst5|registers[12][28]   ; Lost fanout        ;
; register_array:inst5|registers[12][27]   ; Lost fanout        ;
; register_array:inst5|registers[12][26]   ; Lost fanout        ;
; register_array:inst5|registers[12][25]   ; Lost fanout        ;
; register_array:inst5|registers[12][24]   ; Lost fanout        ;
; register_array:inst5|registers[12][23]   ; Lost fanout        ;
; register_array:inst5|registers[12][22]   ; Lost fanout        ;
; register_array:inst5|registers[12][21]   ; Lost fanout        ;
; register_array:inst5|registers[12][20]   ; Lost fanout        ;
; register_array:inst5|registers[12][19]   ; Lost fanout        ;
; register_array:inst5|registers[12][18]   ; Lost fanout        ;
; register_array:inst5|registers[12][17]   ; Lost fanout        ;
; register_array:inst5|registers[12][16]   ; Lost fanout        ;
; register_array:inst5|registers[12][15]   ; Lost fanout        ;
; register_array:inst5|registers[12][14]   ; Lost fanout        ;
; register_array:inst5|registers[12][13]   ; Lost fanout        ;
; register_array:inst5|registers[12][12]   ; Lost fanout        ;
; register_array:inst5|registers[12][11]   ; Lost fanout        ;
; register_array:inst5|registers[12][10]   ; Lost fanout        ;
; register_array:inst5|registers[12][9]    ; Lost fanout        ;
; register_array:inst5|registers[12][8]    ; Lost fanout        ;
; register_array:inst5|registers[12][7]    ; Lost fanout        ;
; register_array:inst5|registers[12][6]    ; Lost fanout        ;
; register_array:inst5|registers[12][5]    ; Lost fanout        ;
; register_array:inst5|registers[12][4]    ; Lost fanout        ;
; register_array:inst5|registers[12][3]    ; Lost fanout        ;
; register_array:inst5|registers[12][2]    ; Lost fanout        ;
; register_array:inst5|registers[12][1]    ; Lost fanout        ;
; register_array:inst5|registers[12][0]    ; Lost fanout        ;
; register_array:inst5|registers[11][31]   ; Lost fanout        ;
; register_array:inst5|registers[11][30]   ; Lost fanout        ;
; register_array:inst5|registers[11][29]   ; Lost fanout        ;
; register_array:inst5|registers[11][28]   ; Lost fanout        ;
; register_array:inst5|registers[11][27]   ; Lost fanout        ;
; register_array:inst5|registers[11][26]   ; Lost fanout        ;
; register_array:inst5|registers[11][25]   ; Lost fanout        ;
; register_array:inst5|registers[11][24]   ; Lost fanout        ;
; register_array:inst5|registers[11][23]   ; Lost fanout        ;
; register_array:inst5|registers[11][22]   ; Lost fanout        ;
; register_array:inst5|registers[11][21]   ; Lost fanout        ;
; register_array:inst5|registers[11][20]   ; Lost fanout        ;
; register_array:inst5|registers[11][19]   ; Lost fanout        ;
; register_array:inst5|registers[11][18]   ; Lost fanout        ;
; register_array:inst5|registers[11][17]   ; Lost fanout        ;
; register_array:inst5|registers[11][16]   ; Lost fanout        ;
; register_array:inst5|registers[11][15]   ; Lost fanout        ;
; register_array:inst5|registers[11][14]   ; Lost fanout        ;
; register_array:inst5|registers[11][13]   ; Lost fanout        ;
; register_array:inst5|registers[11][12]   ; Lost fanout        ;
; register_array:inst5|registers[11][11]   ; Lost fanout        ;
; register_array:inst5|registers[11][10]   ; Lost fanout        ;
; register_array:inst5|registers[11][9]    ; Lost fanout        ;
; register_array:inst5|registers[11][8]    ; Lost fanout        ;
; register_array:inst5|registers[11][7]    ; Lost fanout        ;
; register_array:inst5|registers[11][6]    ; Lost fanout        ;
; register_array:inst5|registers[11][5]    ; Lost fanout        ;
; register_array:inst5|registers[11][4]    ; Lost fanout        ;
; register_array:inst5|registers[11][3]    ; Lost fanout        ;
; register_array:inst5|registers[11][2]    ; Lost fanout        ;
; register_array:inst5|registers[11][1]    ; Lost fanout        ;
; register_array:inst5|registers[11][0]    ; Lost fanout        ;
; register_array:inst5|registers[10][31]   ; Lost fanout        ;
; register_array:inst5|registers[10][30]   ; Lost fanout        ;
; register_array:inst5|registers[10][29]   ; Lost fanout        ;
; register_array:inst5|registers[10][28]   ; Lost fanout        ;
; register_array:inst5|registers[10][27]   ; Lost fanout        ;
; register_array:inst5|registers[10][26]   ; Lost fanout        ;
; register_array:inst5|registers[10][25]   ; Lost fanout        ;
; register_array:inst5|registers[10][24]   ; Lost fanout        ;
; register_array:inst5|registers[10][23]   ; Lost fanout        ;
; register_array:inst5|registers[10][22]   ; Lost fanout        ;
; register_array:inst5|registers[10][21]   ; Lost fanout        ;
; register_array:inst5|registers[10][20]   ; Lost fanout        ;
; register_array:inst5|registers[10][19]   ; Lost fanout        ;
; register_array:inst5|registers[10][18]   ; Lost fanout        ;
; register_array:inst5|registers[10][17]   ; Lost fanout        ;
; register_array:inst5|registers[10][16]   ; Lost fanout        ;
; register_array:inst5|registers[10][15]   ; Lost fanout        ;
; register_array:inst5|registers[10][14]   ; Lost fanout        ;
; register_array:inst5|registers[10][13]   ; Lost fanout        ;
; register_array:inst5|registers[10][12]   ; Lost fanout        ;
; register_array:inst5|registers[10][11]   ; Lost fanout        ;
; register_array:inst5|registers[10][10]   ; Lost fanout        ;
; register_array:inst5|registers[10][9]    ; Lost fanout        ;
; register_array:inst5|registers[10][8]    ; Lost fanout        ;
; register_array:inst5|registers[10][7]    ; Lost fanout        ;
; register_array:inst5|registers[10][6]    ; Lost fanout        ;
; register_array:inst5|registers[10][5]    ; Lost fanout        ;
; register_array:inst5|registers[10][4]    ; Lost fanout        ;
; register_array:inst5|registers[10][3]    ; Lost fanout        ;
; register_array:inst5|registers[10][2]    ; Lost fanout        ;
; register_array:inst5|registers[10][1]    ; Lost fanout        ;
; register_array:inst5|registers[10][0]    ; Lost fanout        ;
; register_array:inst5|registers[9][31]    ; Lost fanout        ;
; register_array:inst5|registers[9][30]    ; Lost fanout        ;
; register_array:inst5|registers[9][29]    ; Lost fanout        ;
; register_array:inst5|registers[9][28]    ; Lost fanout        ;
; register_array:inst5|registers[9][27]    ; Lost fanout        ;
; register_array:inst5|registers[9][26]    ; Lost fanout        ;
; register_array:inst5|registers[9][25]    ; Lost fanout        ;
; register_array:inst5|registers[9][24]    ; Lost fanout        ;
; register_array:inst5|registers[9][23]    ; Lost fanout        ;
; register_array:inst5|registers[9][22]    ; Lost fanout        ;
; register_array:inst5|registers[9][21]    ; Lost fanout        ;
; register_array:inst5|registers[9][20]    ; Lost fanout        ;
; register_array:inst5|registers[9][19]    ; Lost fanout        ;
; register_array:inst5|registers[9][18]    ; Lost fanout        ;
; register_array:inst5|registers[9][17]    ; Lost fanout        ;
; register_array:inst5|registers[9][16]    ; Lost fanout        ;
; register_array:inst5|registers[9][15]    ; Lost fanout        ;
; register_array:inst5|registers[9][14]    ; Lost fanout        ;
; register_array:inst5|registers[9][13]    ; Lost fanout        ;
; register_array:inst5|registers[9][12]    ; Lost fanout        ;
; register_array:inst5|registers[9][11]    ; Lost fanout        ;
; register_array:inst5|registers[9][10]    ; Lost fanout        ;
; register_array:inst5|registers[9][9]     ; Lost fanout        ;
; register_array:inst5|registers[9][8]     ; Lost fanout        ;
; register_array:inst5|registers[9][7]     ; Lost fanout        ;
; register_array:inst5|registers[9][6]     ; Lost fanout        ;
; register_array:inst5|registers[9][5]     ; Lost fanout        ;
; register_array:inst5|registers[9][4]     ; Lost fanout        ;
; register_array:inst5|registers[9][3]     ; Lost fanout        ;
; register_array:inst5|registers[9][2]     ; Lost fanout        ;
; register_array:inst5|registers[9][1]     ; Lost fanout        ;
; register_array:inst5|registers[9][0]     ; Lost fanout        ;
; register_array:inst5|registers[8][31]    ; Lost fanout        ;
; register_array:inst5|registers[8][30]    ; Lost fanout        ;
; register_array:inst5|registers[8][29]    ; Lost fanout        ;
; register_array:inst5|registers[8][28]    ; Lost fanout        ;
; register_array:inst5|registers[8][27]    ; Lost fanout        ;
; register_array:inst5|registers[8][26]    ; Lost fanout        ;
; register_array:inst5|registers[8][25]    ; Lost fanout        ;
; register_array:inst5|registers[8][24]    ; Lost fanout        ;
; register_array:inst5|registers[8][23]    ; Lost fanout        ;
; register_array:inst5|registers[8][22]    ; Lost fanout        ;
; register_array:inst5|registers[8][21]    ; Lost fanout        ;
; register_array:inst5|registers[8][20]    ; Lost fanout        ;
; register_array:inst5|registers[8][19]    ; Lost fanout        ;
; register_array:inst5|registers[8][18]    ; Lost fanout        ;
; register_array:inst5|registers[8][17]    ; Lost fanout        ;
; register_array:inst5|registers[8][16]    ; Lost fanout        ;
; register_array:inst5|registers[8][15]    ; Lost fanout        ;
; register_array:inst5|registers[8][14]    ; Lost fanout        ;
; register_array:inst5|registers[8][13]    ; Lost fanout        ;
; register_array:inst5|registers[8][12]    ; Lost fanout        ;
; register_array:inst5|registers[8][11]    ; Lost fanout        ;
; register_array:inst5|registers[8][10]    ; Lost fanout        ;
; register_array:inst5|registers[8][9]     ; Lost fanout        ;
; register_array:inst5|registers[8][8]     ; Lost fanout        ;
; register_array:inst5|registers[8][7]     ; Lost fanout        ;
; register_array:inst5|registers[8][6]     ; Lost fanout        ;
; register_array:inst5|registers[8][5]     ; Lost fanout        ;
; register_array:inst5|registers[8][4]     ; Lost fanout        ;
; register_array:inst5|registers[8][3]     ; Lost fanout        ;
; register_array:inst5|registers[8][2]     ; Lost fanout        ;
; register_array:inst5|registers[8][1]     ; Lost fanout        ;
; register_array:inst5|registers[8][0]     ; Lost fanout        ;
; register_array:inst5|registers[7][31]    ; Lost fanout        ;
; register_array:inst5|registers[7][30]    ; Lost fanout        ;
; register_array:inst5|registers[7][29]    ; Lost fanout        ;
; register_array:inst5|registers[7][28]    ; Lost fanout        ;
; register_array:inst5|registers[7][27]    ; Lost fanout        ;
; register_array:inst5|registers[7][26]    ; Lost fanout        ;
; register_array:inst5|registers[7][25]    ; Lost fanout        ;
; register_array:inst5|registers[7][24]    ; Lost fanout        ;
; register_array:inst5|registers[7][23]    ; Lost fanout        ;
; register_array:inst5|registers[7][22]    ; Lost fanout        ;
; register_array:inst5|registers[7][21]    ; Lost fanout        ;
; register_array:inst5|registers[7][20]    ; Lost fanout        ;
; register_array:inst5|registers[7][19]    ; Lost fanout        ;
; register_array:inst5|registers[7][18]    ; Lost fanout        ;
; register_array:inst5|registers[7][17]    ; Lost fanout        ;
; register_array:inst5|registers[7][16]    ; Lost fanout        ;
; register_array:inst5|registers[7][15]    ; Lost fanout        ;
; register_array:inst5|registers[7][14]    ; Lost fanout        ;
; register_array:inst5|registers[7][13]    ; Lost fanout        ;
; register_array:inst5|registers[7][12]    ; Lost fanout        ;
; register_array:inst5|registers[7][11]    ; Lost fanout        ;
; register_array:inst5|registers[7][10]    ; Lost fanout        ;
; register_array:inst5|registers[7][9]     ; Lost fanout        ;
; register_array:inst5|registers[7][8]     ; Lost fanout        ;
; register_array:inst5|registers[7][7]     ; Lost fanout        ;
; register_array:inst5|registers[7][6]     ; Lost fanout        ;
; register_array:inst5|registers[7][5]     ; Lost fanout        ;
; register_array:inst5|registers[7][4]     ; Lost fanout        ;
; register_array:inst5|registers[7][3]     ; Lost fanout        ;
; register_array:inst5|registers[7][2]     ; Lost fanout        ;
; register_array:inst5|registers[7][1]     ; Lost fanout        ;
; register_array:inst5|registers[7][0]     ; Lost fanout        ;
; register_array:inst5|registers[6][31]    ; Lost fanout        ;
; register_array:inst5|registers[6][30]    ; Lost fanout        ;
; register_array:inst5|registers[6][29]    ; Lost fanout        ;
; register_array:inst5|registers[6][28]    ; Lost fanout        ;
; register_array:inst5|registers[6][27]    ; Lost fanout        ;
; register_array:inst5|registers[6][26]    ; Lost fanout        ;
; register_array:inst5|registers[6][25]    ; Lost fanout        ;
; register_array:inst5|registers[6][24]    ; Lost fanout        ;
; register_array:inst5|registers[6][23]    ; Lost fanout        ;
; register_array:inst5|registers[6][22]    ; Lost fanout        ;
; register_array:inst5|registers[6][21]    ; Lost fanout        ;
; register_array:inst5|registers[6][20]    ; Lost fanout        ;
; register_array:inst5|registers[6][19]    ; Lost fanout        ;
; register_array:inst5|registers[6][18]    ; Lost fanout        ;
; register_array:inst5|registers[6][17]    ; Lost fanout        ;
; register_array:inst5|registers[6][16]    ; Lost fanout        ;
; register_array:inst5|registers[6][15]    ; Lost fanout        ;
; register_array:inst5|registers[6][14]    ; Lost fanout        ;
; register_array:inst5|registers[6][13]    ; Lost fanout        ;
; register_array:inst5|registers[6][12]    ; Lost fanout        ;
; register_array:inst5|registers[6][11]    ; Lost fanout        ;
; register_array:inst5|registers[6][10]    ; Lost fanout        ;
; register_array:inst5|registers[6][9]     ; Lost fanout        ;
; register_array:inst5|registers[6][8]     ; Lost fanout        ;
; register_array:inst5|registers[6][7]     ; Lost fanout        ;
; register_array:inst5|registers[6][6]     ; Lost fanout        ;
; register_array:inst5|registers[6][5]     ; Lost fanout        ;
; register_array:inst5|registers[6][4]     ; Lost fanout        ;
; register_array:inst5|registers[6][3]     ; Lost fanout        ;
; register_array:inst5|registers[6][2]     ; Lost fanout        ;
; register_array:inst5|registers[6][1]     ; Lost fanout        ;
; register_array:inst5|registers[6][0]     ; Lost fanout        ;
; register_array:inst5|registers[5][31]    ; Lost fanout        ;
; register_array:inst5|registers[5][30]    ; Lost fanout        ;
; register_array:inst5|registers[5][29]    ; Lost fanout        ;
; register_array:inst5|registers[5][28]    ; Lost fanout        ;
; register_array:inst5|registers[5][27]    ; Lost fanout        ;
; register_array:inst5|registers[5][26]    ; Lost fanout        ;
; register_array:inst5|registers[5][25]    ; Lost fanout        ;
; register_array:inst5|registers[5][24]    ; Lost fanout        ;
; register_array:inst5|registers[5][23]    ; Lost fanout        ;
; register_array:inst5|registers[5][22]    ; Lost fanout        ;
; register_array:inst5|registers[5][21]    ; Lost fanout        ;
; register_array:inst5|registers[5][20]    ; Lost fanout        ;
; register_array:inst5|registers[5][19]    ; Lost fanout        ;
; register_array:inst5|registers[5][18]    ; Lost fanout        ;
; register_array:inst5|registers[5][17]    ; Lost fanout        ;
; register_array:inst5|registers[5][16]    ; Lost fanout        ;
; register_array:inst5|registers[5][15]    ; Lost fanout        ;
; register_array:inst5|registers[5][14]    ; Lost fanout        ;
; register_array:inst5|registers[5][13]    ; Lost fanout        ;
; register_array:inst5|registers[5][12]    ; Lost fanout        ;
; register_array:inst5|registers[5][11]    ; Lost fanout        ;
; register_array:inst5|registers[5][10]    ; Lost fanout        ;
; register_array:inst5|registers[5][9]     ; Lost fanout        ;
; register_array:inst5|registers[5][8]     ; Lost fanout        ;
; register_array:inst5|registers[5][7]     ; Lost fanout        ;
; register_array:inst5|registers[5][6]     ; Lost fanout        ;
; register_array:inst5|registers[5][5]     ; Lost fanout        ;
; register_array:inst5|registers[5][4]     ; Lost fanout        ;
; register_array:inst5|registers[5][3]     ; Lost fanout        ;
; register_array:inst5|registers[5][2]     ; Lost fanout        ;
; register_array:inst5|registers[5][1]     ; Lost fanout        ;
; register_array:inst5|registers[5][0]     ; Lost fanout        ;
; register_array:inst5|registers[4][31]    ; Lost fanout        ;
; register_array:inst5|registers[4][30]    ; Lost fanout        ;
; register_array:inst5|registers[4][29]    ; Lost fanout        ;
; register_array:inst5|registers[4][28]    ; Lost fanout        ;
; register_array:inst5|registers[4][27]    ; Lost fanout        ;
; register_array:inst5|registers[4][26]    ; Lost fanout        ;
; register_array:inst5|registers[4][25]    ; Lost fanout        ;
; register_array:inst5|registers[4][24]    ; Lost fanout        ;
; register_array:inst5|registers[4][23]    ; Lost fanout        ;
; register_array:inst5|registers[4][22]    ; Lost fanout        ;
; register_array:inst5|registers[4][21]    ; Lost fanout        ;
; register_array:inst5|registers[4][20]    ; Lost fanout        ;
; register_array:inst5|registers[4][19]    ; Lost fanout        ;
; register_array:inst5|registers[4][18]    ; Lost fanout        ;
; register_array:inst5|registers[4][17]    ; Lost fanout        ;
; register_array:inst5|registers[4][16]    ; Lost fanout        ;
; register_array:inst5|registers[4][15]    ; Lost fanout        ;
; register_array:inst5|registers[4][14]    ; Lost fanout        ;
; register_array:inst5|registers[4][13]    ; Lost fanout        ;
; register_array:inst5|registers[4][12]    ; Lost fanout        ;
; register_array:inst5|registers[4][11]    ; Lost fanout        ;
; register_array:inst5|registers[4][10]    ; Lost fanout        ;
; register_array:inst5|registers[4][9]     ; Lost fanout        ;
; register_array:inst5|registers[4][8]     ; Lost fanout        ;
; register_array:inst5|registers[4][7]     ; Lost fanout        ;
; register_array:inst5|registers[4][6]     ; Lost fanout        ;
; register_array:inst5|registers[4][5]     ; Lost fanout        ;
; register_array:inst5|registers[4][4]     ; Lost fanout        ;
; register_array:inst5|registers[4][3]     ; Lost fanout        ;
; register_array:inst5|registers[4][2]     ; Lost fanout        ;
; register_array:inst5|registers[4][1]     ; Lost fanout        ;
; register_array:inst5|registers[4][0]     ; Lost fanout        ;
; register_array:inst5|registers[3][31]    ; Lost fanout        ;
; register_array:inst5|registers[3][30]    ; Lost fanout        ;
; register_array:inst5|registers[3][29]    ; Lost fanout        ;
; register_array:inst5|registers[3][28]    ; Lost fanout        ;
; register_array:inst5|registers[3][27]    ; Lost fanout        ;
; register_array:inst5|registers[3][26]    ; Lost fanout        ;
; register_array:inst5|registers[3][25]    ; Lost fanout        ;
; register_array:inst5|registers[3][24]    ; Lost fanout        ;
; register_array:inst5|registers[3][23]    ; Lost fanout        ;
; register_array:inst5|registers[3][22]    ; Lost fanout        ;
; register_array:inst5|registers[3][21]    ; Lost fanout        ;
; register_array:inst5|registers[3][20]    ; Lost fanout        ;
; register_array:inst5|registers[3][19]    ; Lost fanout        ;
; register_array:inst5|registers[3][18]    ; Lost fanout        ;
; register_array:inst5|registers[3][17]    ; Lost fanout        ;
; register_array:inst5|registers[3][16]    ; Lost fanout        ;
; register_array:inst5|registers[3][15]    ; Lost fanout        ;
; register_array:inst5|registers[3][14]    ; Lost fanout        ;
; register_array:inst5|registers[3][13]    ; Lost fanout        ;
; register_array:inst5|registers[3][12]    ; Lost fanout        ;
; register_array:inst5|registers[3][11]    ; Lost fanout        ;
; register_array:inst5|registers[3][10]    ; Lost fanout        ;
; register_array:inst5|registers[3][9]     ; Lost fanout        ;
; register_array:inst5|registers[3][8]     ; Lost fanout        ;
; register_array:inst5|registers[3][7]     ; Lost fanout        ;
; register_array:inst5|registers[3][6]     ; Lost fanout        ;
; register_array:inst5|registers[3][5]     ; Lost fanout        ;
; register_array:inst5|registers[3][4]     ; Lost fanout        ;
; register_array:inst5|registers[3][3]     ; Lost fanout        ;
; register_array:inst5|registers[3][2]     ; Lost fanout        ;
; register_array:inst5|registers[3][1]     ; Lost fanout        ;
; register_array:inst5|registers[3][0]     ; Lost fanout        ;
; register_array:inst5|registers[2][31]    ; Lost fanout        ;
; register_array:inst5|registers[2][30]    ; Lost fanout        ;
; register_array:inst5|registers[2][29]    ; Lost fanout        ;
; register_array:inst5|registers[2][28]    ; Lost fanout        ;
; register_array:inst5|registers[2][27]    ; Lost fanout        ;
; register_array:inst5|registers[2][26]    ; Lost fanout        ;
; register_array:inst5|registers[2][25]    ; Lost fanout        ;
; register_array:inst5|registers[2][24]    ; Lost fanout        ;
; register_array:inst5|registers[2][23]    ; Lost fanout        ;
; register_array:inst5|registers[2][22]    ; Lost fanout        ;
; register_array:inst5|registers[2][21]    ; Lost fanout        ;
; register_array:inst5|registers[2][20]    ; Lost fanout        ;
; register_array:inst5|registers[2][19]    ; Lost fanout        ;
; register_array:inst5|registers[2][18]    ; Lost fanout        ;
; register_array:inst5|registers[2][17]    ; Lost fanout        ;
; register_array:inst5|registers[2][16]    ; Lost fanout        ;
; register_array:inst5|registers[2][15]    ; Lost fanout        ;
; register_array:inst5|registers[2][14]    ; Lost fanout        ;
; register_array:inst5|registers[2][13]    ; Lost fanout        ;
; register_array:inst5|registers[2][12]    ; Lost fanout        ;
; register_array:inst5|registers[2][11]    ; Lost fanout        ;
; register_array:inst5|registers[2][10]    ; Lost fanout        ;
; register_array:inst5|registers[2][9]     ; Lost fanout        ;
; register_array:inst5|registers[2][8]     ; Lost fanout        ;
; register_array:inst5|registers[2][7]     ; Lost fanout        ;
; register_array:inst5|registers[2][6]     ; Lost fanout        ;
; register_array:inst5|registers[2][5]     ; Lost fanout        ;
; register_array:inst5|registers[2][4]     ; Lost fanout        ;
; register_array:inst5|registers[2][3]     ; Lost fanout        ;
; register_array:inst5|registers[2][2]     ; Lost fanout        ;
; register_array:inst5|registers[2][1]     ; Lost fanout        ;
; register_array:inst5|registers[2][0]     ; Lost fanout        ;
; register_array:inst5|registers[1][31]    ; Lost fanout        ;
; register_array:inst5|registers[1][30]    ; Lost fanout        ;
; register_array:inst5|registers[1][29]    ; Lost fanout        ;
; register_array:inst5|registers[1][28]    ; Lost fanout        ;
; register_array:inst5|registers[1][27]    ; Lost fanout        ;
; register_array:inst5|registers[1][26]    ; Lost fanout        ;
; register_array:inst5|registers[1][25]    ; Lost fanout        ;
; register_array:inst5|registers[1][24]    ; Lost fanout        ;
; register_array:inst5|registers[1][23]    ; Lost fanout        ;
; register_array:inst5|registers[1][22]    ; Lost fanout        ;
; register_array:inst5|registers[1][21]    ; Lost fanout        ;
; register_array:inst5|registers[1][20]    ; Lost fanout        ;
; register_array:inst5|registers[1][19]    ; Lost fanout        ;
; register_array:inst5|registers[1][18]    ; Lost fanout        ;
; register_array:inst5|registers[1][17]    ; Lost fanout        ;
; register_array:inst5|registers[1][16]    ; Lost fanout        ;
; register_array:inst5|registers[1][15]    ; Lost fanout        ;
; register_array:inst5|registers[1][14]    ; Lost fanout        ;
; register_array:inst5|registers[1][13]    ; Lost fanout        ;
; register_array:inst5|registers[1][12]    ; Lost fanout        ;
; register_array:inst5|registers[1][11]    ; Lost fanout        ;
; register_array:inst5|registers[1][10]    ; Lost fanout        ;
; register_array:inst5|registers[1][9]     ; Lost fanout        ;
; register_array:inst5|registers[1][8]     ; Lost fanout        ;
; register_array:inst5|registers[1][7]     ; Lost fanout        ;
; register_array:inst5|registers[1][6]     ; Lost fanout        ;
; register_array:inst5|registers[1][5]     ; Lost fanout        ;
; register_array:inst5|registers[1][4]     ; Lost fanout        ;
; register_array:inst5|registers[1][3]     ; Lost fanout        ;
; register_array:inst5|registers[1][2]     ; Lost fanout        ;
; register_array:inst5|registers[1][1]     ; Lost fanout        ;
; register_array:inst5|registers[1][0]     ; Lost fanout        ;
; register_array:inst5|registers[0][31]    ; Lost fanout        ;
; register_array:inst5|registers[0][30]    ; Lost fanout        ;
; register_array:inst5|registers[0][29]    ; Lost fanout        ;
; register_array:inst5|registers[0][28]    ; Lost fanout        ;
; register_array:inst5|registers[0][27]    ; Lost fanout        ;
; register_array:inst5|registers[0][26]    ; Lost fanout        ;
; register_array:inst5|registers[0][25]    ; Lost fanout        ;
; register_array:inst5|registers[0][24]    ; Lost fanout        ;
; register_array:inst5|registers[0][23]    ; Lost fanout        ;
; register_array:inst5|registers[0][22]    ; Lost fanout        ;
; register_array:inst5|registers[0][21]    ; Lost fanout        ;
; register_array:inst5|registers[0][20]    ; Lost fanout        ;
; register_array:inst5|registers[0][19]    ; Lost fanout        ;
; register_array:inst5|registers[0][18]    ; Lost fanout        ;
; register_array:inst5|registers[0][17]    ; Lost fanout        ;
; register_array:inst5|registers[0][16]    ; Lost fanout        ;
; register_array:inst5|registers[0][15]    ; Lost fanout        ;
; register_array:inst5|registers[0][14]    ; Lost fanout        ;
; register_array:inst5|registers[0][13]    ; Lost fanout        ;
; register_array:inst5|registers[0][12]    ; Lost fanout        ;
; register_array:inst5|registers[0][11]    ; Lost fanout        ;
; register_array:inst5|registers[0][10]    ; Lost fanout        ;
; register_array:inst5|registers[0][9]     ; Lost fanout        ;
; register_array:inst5|registers[0][8]     ; Lost fanout        ;
; register_array:inst5|registers[0][7]     ; Lost fanout        ;
; register_array:inst5|registers[0][6]     ; Lost fanout        ;
; register_array:inst5|registers[0][5]     ; Lost fanout        ;
; register_array:inst5|registers[0][4]     ; Lost fanout        ;
; register_array:inst5|registers[0][3]     ; Lost fanout        ;
; register_array:inst5|registers[0][2]     ; Lost fanout        ;
; register_array:inst5|registers[0][1]     ; Lost fanout        ;
; lpm_ff:PC|dffs[0..31]                    ; Lost fanout        ;
; Total Number of Removed Registers = 1056 ;                    ;
+------------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+----------------------------------------+--------------------+----------------------------------------------------------------------------+
; Register name                          ; Reason for Removal ; Registers Removed due to This Register                                     ;
+----------------------------------------+--------------------+----------------------------------------------------------------------------+
; register_array:inst5|registers[31][31] ; Lost Fanouts       ; lpm_ff:PC|dffs[3], lpm_ff:PC|dffs[2], lpm_ff:PC|dffs[1], lpm_ff:PC|dffs[0] ;
+----------------------------------------+--------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for MAIN_MEMORY:inst18|altsyncram:altsyncram_component|altsyncram_fap2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC_ADDER:inst|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+---------------+-----------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                ;
+------------------------+---------------+-----------------------------------------------------+
; LPM_WIDTH              ; 32            ; Signed Integer                                      ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                             ;
; LPM_DIRECTION          ; ADD           ; Untyped                                             ;
; ONE_INPUT_IS_CONSTANT  ; YES           ; Untyped                                             ;
; LPM_PIPELINE           ; 0             ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                             ;
; REGISTERED_AT_END      ; 0             ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                             ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                             ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                  ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                             ;
; USE_WYS                ; OFF           ; Untyped                                             ;
; STYLE                  ; FAST          ; Untyped                                             ;
; CBXI_PARAMETER         ; add_sub_mqh   ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                      ;
+------------------------+---------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_FF:PC  ;
+------------------------+---------------+----------------+
; Parameter Name         ; Value         ; Type           ;
+------------------------+---------------+----------------+
; LPM_WIDTH              ; 32            ; Untyped        ;
; LPM_AVALUE             ; UNUSED        ; Untyped        ;
; LPM_SVALUE             ; UNUSED        ; Untyped        ;
; LPM_FFTYPE             ; DFF           ; Untyped        ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped        ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped        ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE ;
+------------------------+---------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+------------------------------+
; Parameter Name                     ; Value                             ; Type                         ;
+------------------------------------+-----------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                      ;
; OPERATION_MODE                     ; ROM                               ; Untyped                      ;
; WIDTH_A                            ; 32                                ; Signed Integer               ;
; WIDTHAD_A                          ; 8                                 ; Signed Integer               ;
; NUMWORDS_A                         ; 256                               ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                      ;
; ADDRESS_ACLR_A                     ; CLEAR0                            ; Untyped                      ;
; OUTDATA_ACLR_A                     ; CLEAR0                            ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                      ;
; WIDTH_B                            ; 1                                 ; Untyped                      ;
; WIDTHAD_B                          ; 1                                 ; Untyped                      ;
; NUMWORDS_B                         ; 1                                 ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                      ;
; BYTE_SIZE                          ; 8                                 ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                      ;
; INIT_FILE                          ; instructionMemoryInstructions.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV GX                     ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_55b1                   ; Untyped                      ;
+------------------------------------+-----------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC_MUX:inst2|lpm_mux:LPM_MUX_component ;
+------------------------+---------------+--------------------------------------------+
; Parameter Name         ; Value         ; Type                                       ;
+------------------------+---------------+--------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                             ;
; LPM_WIDTH              ; 32            ; Signed Integer                             ;
; LPM_SIZE               ; 4             ; Signed Integer                             ;
; LPM_WIDTHS             ; 2             ; Signed Integer                             ;
; LPM_PIPELINE           ; 0             ; Untyped                                    ;
; CBXI_PARAMETER         ; mux_o0d       ; Untyped                                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                    ;
+------------------------+---------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JUMP_ADDER:inst11|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+---------------+---------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                    ;
+------------------------+---------------+---------------------------------------------------------+
; LPM_WIDTH              ; 32            ; Signed Integer                                          ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                 ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                 ;
; LPM_PIPELINE           ; 0             ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                 ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                 ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                 ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                      ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                 ;
; USE_WYS                ; OFF           ; Untyped                                                 ;
; STYLE                  ; FAST          ; Untyped                                                 ;
; CBXI_PARAMETER         ; add_sub_2nh   ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                          ;
+------------------------+---------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SHIFT2:inst14|lpm_clshift:LPM_CLSHIFT_component ;
+----------------+-----------------+-----------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                      ;
+----------------+-----------------+-----------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                   ;
; LPM_SHIFTTYPE  ; LOGICAL         ; Untyped                                                   ;
; LPM_WIDTH      ; 32              ; Signed Integer                                            ;
; LPM_WIDTHDIST  ; 2               ; Signed Integer                                            ;
; CBXI_PARAMETER ; lpm_clshift_rkb ; Untyped                                                   ;
+----------------+-----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_constant2:inst16|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                          ;
+--------------------+------------------+---------------------------------------------------------------+
; LPM_WIDTH          ; 2                ; Signed Integer                                                ;
; LPM_CVALUE         ; 2                ; Signed Integer                                                ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                       ;
; CBXI_PARAMETER     ; lpm_constant_6e6 ; Untyped                                                       ;
+--------------------+------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_array:inst5 ;
+---------------------+-------+-------------------------------------+
; Parameter Name      ; Value ; Type                                ;
+---------------------+-------+-------------------------------------+
; register_num        ; 32    ; Signed Integer                      ;
; register_width      ; 32    ; Signed Integer                      ;
; register_num_length ; 5     ; Signed Integer                      ;
+---------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component ;
+------------------------+---------------+--------------------------------------------------+
; Parameter Name         ; Value         ; Type                                             ;
+------------------------+---------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                   ;
; LPM_WIDTH              ; 32            ; Signed Integer                                   ;
; LPM_SIZE               ; 2             ; Signed Integer                                   ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                   ;
; LPM_PIPELINE           ; 0             ; Untyped                                          ;
; CBXI_PARAMETER         ; mux_l0d       ; Untyped                                          ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                          ;
+------------------------+---------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component ;
+------------------------+---------------+------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                       ;
+------------------------+---------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                             ;
; LPM_WIDTH              ; 32            ; Signed Integer                                             ;
; LPM_SIZE               ; 17            ; Signed Integer                                             ;
; LPM_WIDTHS             ; 5             ; Signed Integer                                             ;
; LPM_PIPELINE           ; 0             ; Untyped                                                    ;
; CBXI_PARAMETER         ; mux_f2d       ; Untyped                                                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                    ;
+------------------------+---------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst1|xor_two:inst5 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; width          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component ;
+----------------+-----------------+--------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                               ;
+----------------+-----------------+--------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                            ;
; LPM_SHIFTTYPE  ; ARITHMETIC      ; Untyped                                                            ;
; LPM_WIDTH      ; 32              ; Signed Integer                                                     ;
; LPM_WIDTHDIST  ; 5               ; Signed Integer                                                     ;
; CBXI_PARAMETER ; lpm_clshift_euc ; Untyped                                                            ;
+----------------+-----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component ;
+----------------+-----------------+---------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                ;
+----------------+-----------------+---------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                             ;
; LPM_SHIFTTYPE  ; ROTATE          ; Untyped                                                             ;
; LPM_WIDTH      ; 32              ; Signed Integer                                                      ;
; LPM_WIDTHDIST  ; 5               ; Signed Integer                                                      ;
; CBXI_PARAMETER ; lpm_clshift_jhc ; Untyped                                                             ;
+----------------+-----------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst1|zero_extender:inst1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; in_width       ; 1     ; Signed Integer                                    ;
; out_width      ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst1|CMP:inst4|lpm_compare:LPM_COMPARE_component ;
+------------------------+---------------+-----------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                      ;
+------------------------+---------------+-----------------------------------------------------------+
; lpm_width              ; 32            ; Signed Integer                                            ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                   ;
; LPM_PIPELINE           ; 0             ; Untyped                                                   ;
; CHAIN_SIZE             ; 8             ; Untyped                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                   ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                   ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                        ;
; CASCADE_CHAIN_LENGTH   ; 2             ; CASCADE_CHAIN_LENGTH                                      ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                   ;
; CBXI_PARAMETER         ; cmpr_iug      ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                            ;
+------------------------+---------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst1|ADDER_SUB:inst|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+---------------+----------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                           ;
+------------------------+---------------+----------------------------------------------------------------+
; LPM_WIDTH              ; 32            ; Signed Integer                                                 ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                        ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                        ;
; LPM_PIPELINE           ; 0             ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                        ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                        ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                             ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                        ;
; USE_WYS                ; OFF           ; Untyped                                                        ;
; STYLE                  ; FAST          ; Untyped                                                        ;
; CBXI_PARAMETER         ; add_sub_1lg   ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                 ;
+------------------------+---------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component ;
+------------------------------------------------+---------------+------------------------------+
; Parameter Name                                 ; Value         ; Type                         ;
+------------------------------------------------+---------------+------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE               ;
; LPM_WIDTHA                                     ; 32            ; Signed Integer               ;
; LPM_WIDTHB                                     ; 32            ; Signed Integer               ;
; LPM_WIDTHP                                     ; 32            ; Signed Integer               ;
; LPM_WIDTHR                                     ; 0             ; Untyped                      ;
; LPM_WIDTHS                                     ; 1             ; Untyped                      ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                      ;
; LPM_PIPELINE                                   ; 0             ; Untyped                      ;
; LATENCY                                        ; 0             ; Untyped                      ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                      ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                      ;
; USE_EAB                                        ; OFF           ; Untyped                      ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                      ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped                      ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                      ;
; CBXI_PARAMETER                                 ; mult_bcn      ; Untyped                      ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                      ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                      ;
+------------------------------------------------+---------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                         ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_rgs ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst1|alu_small_mux:inst10|lpm_mux:LPM_MUX_component ;
+------------------------+---------------+--------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                         ;
+------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                               ;
; LPM_WIDTH              ; 32            ; Signed Integer                                               ;
; LPM_SIZE               ; 2             ; Signed Integer                                               ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                               ;
; LPM_PIPELINE           ; 0             ; Untyped                                                      ;
; CBXI_PARAMETER         ; mux_l0d       ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                      ;
+------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst1|alu_small_mux:inst13|lpm_mux:LPM_MUX_component ;
+------------------------+---------------+--------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                         ;
+------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                               ;
; LPM_WIDTH              ; 32            ; Signed Integer                                               ;
; LPM_SIZE               ; 2             ; Signed Integer                                               ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                               ;
; LPM_PIPELINE           ; 0             ; Untyped                                                      ;
; CBXI_PARAMETER         ; mux_l0d       ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                      ;
+------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst1|and_two:inst6 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; width          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component ;
+------------------------+---------------+-------------------------------------------------+
; Parameter Name         ; Value         ; Type                                            ;
+------------------------+---------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                  ;
; LPM_WIDTH              ; 32            ; Signed Integer                                  ;
; LPM_SIZE               ; 2             ; Signed Integer                                  ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                  ;
; LPM_PIPELINE           ; 0             ; Untyped                                         ;
; CBXI_PARAMETER         ; mux_l0d       ; Untyped                                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                         ;
+------------------------+---------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAIN_MEMORY:inst18|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+------------------------------------+
; Parameter Name                     ; Value                 ; Type                               ;
+------------------------------------+-----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT       ; Untyped                            ;
; WIDTH_A                            ; 32                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 8                     ; Signed Integer                     ;
; NUMWORDS_A                         ; 256                   ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                            ;
; OUTDATA_ACLR_A                     ; CLEAR0                ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                            ;
; WIDTH_B                            ; 8                     ; Signed Integer                     ;
; WIDTHAD_B                          ; 10                    ; Signed Integer                     ;
; NUMWORDS_B                         ; 1024                  ; Signed Integer                     ;
; INDATA_REG_B                       ; CLOCK0                ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK0                ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                            ;
; OUTDATA_ACLR_B                     ; CLEAR0                ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                     ; Signed Integer                     ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                            ;
; BYTE_SIZE                          ; 8                     ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                            ;
; INIT_FILE                          ; mainMemoryInitial.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV GX         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_fap2       ; Untyped                            ;
+------------------------------------+-----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JMP:inst4|ADD:inst10|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+---------------+------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                       ;
+------------------------+---------------+------------------------------------------------------------+
; LPM_WIDTH              ; 32            ; Signed Integer                                             ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                    ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                    ;
; LPM_PIPELINE           ; 0             ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                    ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                    ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                    ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                    ;
; USE_WYS                ; OFF           ; Untyped                                                    ;
; STYLE                  ; FAST          ; Untyped                                                    ;
; CBXI_PARAMETER         ; add_sub_5uh   ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                             ;
+------------------------+---------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JMP:inst4|SHIFT_5BIT:inst1|lpm_clshift:LPM_CLSHIFT_component ;
+----------------+-----------------+------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                   ;
+----------------+-----------------+------------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                                ;
; LPM_SHIFTTYPE  ; LOGICAL         ; Untyped                                                                ;
; LPM_WIDTH      ; 32              ; Signed Integer                                                         ;
; LPM_WIDTHDIST  ; 5               ; Signed Integer                                                         ;
; CBXI_PARAMETER ; lpm_clshift_ukb ; Untyped                                                                ;
+----------------+-----------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JMP:inst4|zero_extender:inst3 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; in_width       ; 14    ; Signed Integer                                    ;
; out_width      ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JMP:inst4|CONSTANT_18:inst8|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                 ;
+--------------------+------------------+----------------------------------------------------------------------+
; LPM_WIDTH          ; 5                ; Signed Integer                                                       ;
; LPM_CVALUE         ; 18               ; Signed Integer                                                       ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                              ;
; CBXI_PARAMETER     ; lpm_constant_qf6 ; Untyped                                                              ;
+--------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JMP:inst4|SHIFT_5BIT:inst2|lpm_clshift:LPM_CLSHIFT_component ;
+----------------+-----------------+------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                   ;
+----------------+-----------------+------------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                                ;
; LPM_SHIFTTYPE  ; LOGICAL         ; Untyped                                                                ;
; LPM_WIDTH      ; 32              ; Signed Integer                                                         ;
; LPM_WIDTHDIST  ; 5               ; Signed Integer                                                         ;
; CBXI_PARAMETER ; lpm_clshift_ukb ; Untyped                                                                ;
+----------------+-----------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JMP:inst4|zero_extender:inst4 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; in_width       ; 16    ; Signed Integer                                    ;
; out_width      ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JMP:inst4|CONSTANT:inst7|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                              ;
+--------------------+------------------+-------------------------------------------------------------------+
; LPM_WIDTH          ; 5                ; Signed Integer                                                    ;
; LPM_CVALUE         ; 2                ; Signed Integer                                                    ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                           ;
; CBXI_PARAMETER     ; lpm_constant_pf6 ; Untyped                                                           ;
+--------------------+------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 2                                                        ;
; Entity Instance                           ; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                      ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 256                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; MAIN_MEMORY:inst18|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 256                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 8                                                        ;
;     -- NUMWORDS_B                         ; 1024                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                           ;
+---------------------------------------+--------------------------------------------------+
; Name                                  ; Value                                            ;
+---------------------------------------+--------------------------------------------------+
; Number of entity instances            ; 1                                                ;
; Entity Instance                       ; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 32                                               ;
;     -- LPM_WIDTHB                     ; 32                                               ;
;     -- LPM_WIDTHP                     ; 32                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
+---------------------------------------+--------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Feb 09 16:28:00 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPUProject -c CPUProject
Warning (125092): Tcl Script File src/JUMP/SHIFT/SHIFT.qip not found
    Info (125063): set_global_assignment -name QIP_FILE src/JUMP/SHIFT/SHIFT.qip
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file src/and_two_in/and_two_in.v
    Info (12023): Found entity 1: and_two
Info (12021): Found 1 design units, including 1 entities, in source file src/xor_two_in/xor_two_in.v
    Info (12023): Found entity 1: xor_two
Info (12021): Found 1 design units, including 1 entities, in source file src/alu_small_mux.v
    Info (12023): Found entity 1: alu_small_mux
Info (12021): Found 1 design units, including 1 entities, in source file src/alu_main_mux.v
    Info (12023): Found entity 1: alu_main_mux
Info (12021): Found 1 design units, including 1 entities, in source file src/alu.bdf
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file src/memory/main_memory.v
    Info (12023): Found entity 1: MAIN_MEMORY
Info (12021): Found 1 design units, including 1 entities, in source file src/zero_extender/zero_extender.v
    Info (12023): Found entity 1: zero_extender
Info (12021): Found 1 design units, including 1 entities, in source file src/mux/multiplexer.v
    Info (12023): Found entity 1: MULTIPLEXER
Info (12021): Found 1 design units, including 1 entities, in source file src/shift2/shift2.v
    Info (12023): Found entity 1: SHIFT2
Info (12021): Found 1 design units, including 1 entities, in source file src/pc_adder/jump_adder.v
    Info (12023): Found entity 1: JUMP_ADDER
Info (12021): Found 1 design units, including 1 entities, in source file mult.v
    Info (12023): Found entity 1: MULT
Info (12021): Found 1 design units, including 1 entities, in source file div.v
    Info (12023): Found entity 1: DIV
Info (12021): Found 1 design units, including 1 entities, in source file cmp.v
    Info (12023): Found entity 1: CMP
Info (12021): Found 1 design units, including 1 entities, in source file adder_sub.v
    Info (12023): Found entity 1: ADDER_SUB
Info (12021): Found 1 design units, including 1 entities, in source file shift.v
    Info (12023): Found entity 1: SHIFT
Info (12021): Found 1 design units, including 1 entities, in source file rotate.v
    Info (12023): Found entity 1: ROTATE
Info (12021): Found 1 design units, including 1 entities, in source file src/pc_adder/pc_adder.v
    Info (12023): Found entity 1: PC_ADDER
Info (12021): Found 1 design units, including 1 entities, in source file src/instruction_memory/instruction_memory.v
    Info (12023): Found entity 1: INSTRUCTION_MEMORY
Info (12021): Found 1 design units, including 1 entities, in source file src/register_array/register_array.v
    Info (12023): Found entity 1: register_array
Info (12021): Found 1 design units, including 1 entities, in source file src/instruction_interpreter/instruction_interpreter.v
    Info (12023): Found entity 1: instruction_interpreter
Info (12021): Found 1 design units, including 1 entities, in source file cpuproject.bdf
    Info (12023): Found entity 1: CPUProject
Info (12021): Found 1 design units, including 1 entities, in source file src/fp_coprocessor/fp_coprocessor.bdf
    Info (12023): Found entity 1: FP_COPROCESSOR
Info (12021): Found 22 design units, including 22 entities, in source file src/fp_coprocessor/fp_add_sub/fp_add_sub.v
    Info (12023): Found entity 1: FP_ADD_SUB_altbarrel_shift_t8e
    Info (12023): Found entity 2: FP_ADD_SUB_altbarrel_shift_3cg
    Info (12023): Found entity 3: FP_ADD_SUB_altpriority_encoder_3e8
    Info (12023): Found entity 4: FP_ADD_SUB_altpriority_encoder_6e8
    Info (12023): Found entity 5: FP_ADD_SUB_altpriority_encoder_be8
    Info (12023): Found entity 6: FP_ADD_SUB_altpriority_encoder_3v7
    Info (12023): Found entity 7: FP_ADD_SUB_altpriority_encoder_6v7
    Info (12023): Found entity 8: FP_ADD_SUB_altpriority_encoder_bv7
    Info (12023): Found entity 9: FP_ADD_SUB_altpriority_encoder_uv8
    Info (12023): Found entity 10: FP_ADD_SUB_altpriority_encoder_ue9
    Info (12023): Found entity 11: FP_ADD_SUB_altpriority_encoder_ou8
    Info (12023): Found entity 12: FP_ADD_SUB_altpriority_encoder_nh8
    Info (12023): Found entity 13: FP_ADD_SUB_altpriority_encoder_qh8
    Info (12023): Found entity 14: FP_ADD_SUB_altpriority_encoder_vh8
    Info (12023): Found entity 15: FP_ADD_SUB_altpriority_encoder_ii9
    Info (12023): Found entity 16: FP_ADD_SUB_altpriority_encoder_n28
    Info (12023): Found entity 17: FP_ADD_SUB_altpriority_encoder_q28
    Info (12023): Found entity 18: FP_ADD_SUB_altpriority_encoder_v28
    Info (12023): Found entity 19: FP_ADD_SUB_altpriority_encoder_i39
    Info (12023): Found entity 20: FP_ADD_SUB_altpriority_encoder_cna
    Info (12023): Found entity 21: FP_ADD_SUB_altfp_add_sub_39n
    Info (12023): Found entity 22: FP_ADD_SUB
Info (12021): Found 2 design units, including 2 entities, in source file src/fp_coprocessor/fp_mult/fp_mult.v
    Info (12023): Found entity 1: FP_MULT_altfp_mult_bnq
    Info (12023): Found entity 2: FP_MULT
Info (12021): Found 3 design units, including 3 entities, in source file src/fp_coprocessor/fp_div/fp_div.v
    Info (12023): Found entity 1: FP_DIV_altfp_div_pst_39j
    Info (12023): Found entity 2: FP_DIV_altfp_div_oul
    Info (12023): Found entity 3: FP_DIV
Info (12021): Found 1 design units, including 1 entities, in source file src/fp_coprocessor/mux/fp_mux.v
    Info (12023): Found entity 1: FP_MUX
Info (12021): Found 1 design units, including 1 entities, in source file src/pc_mux/pc_mux.v
    Info (12023): Found entity 1: PC_MUX
Info (12021): Found 1 design units, including 1 entities, in source file src/jump/jmp.bdf
    Info (12023): Found entity 1: JMP
Info (12021): Found 1 design units, including 1 entities, in source file src/jump/constant/constant.v
    Info (12023): Found entity 1: CONSTANT
Info (12021): Found 1 design units, including 1 entities, in source file src/jump/shift/shift_16bit.v
    Info (12023): Found entity 1: SHIFT_16BIT
Info (12021): Found 1 design units, including 1 entities, in source file src/jump/constant/constant_18.v
    Info (12023): Found entity 1: CONSTANT_18
Info (12021): Found 1 design units, including 1 entities, in source file src/jump/add/add.v
    Info (12023): Found entity 1: ADD
Info (12021): Found 1 design units, including 1 entities, in source file src/jump/shift/shift_5bit.v
    Info (12023): Found entity 1: SHIFT_5BIT
Info (12021): Found 1 design units, including 1 entities, in source file src/shift2/lpm_constant2.v
    Info (12023): Found entity 1: lpm_constant2
Info (12127): Elaborating entity "CPUProject" for the top level hierarchy
Info (12128): Elaborating entity "PC_ADDER" for hierarchy "PC_ADDER:inst"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "PC_ADDER:inst|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "PC_ADDER:inst|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "PC_ADDER:inst|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mqh.tdf
    Info (12023): Found entity 1: add_sub_mqh
Info (12128): Elaborating entity "add_sub_mqh" for hierarchy "PC_ADDER:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_mqh:auto_generated"
Info (12128): Elaborating entity "LPM_FF" for hierarchy "LPM_FF:PC"
Info (12130): Elaborated megafunction instantiation "LPM_FF:PC"
Info (12133): Instantiated megafunction "LPM_FF:PC" with the following parameter:
    Info (12134): Parameter "LPM_FFTYPE" = "DFF"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12128): Elaborating entity "instruction_interpreter" for hierarchy "instruction_interpreter:inst6"
Warning (10230): Verilog HDL assignment warning at INSTRUCTION_INTERPRETER.v(28): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at INSTRUCTION_INTERPRETER.v(29): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at INSTRUCTION_INTERPRETER.v(30): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at INSTRUCTION_INTERPRETER.v(33): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at INSTRUCTION_INTERPRETER.v(34): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at INSTRUCTION_INTERPRETER.v(35): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at INSTRUCTION_INTERPRETER.v(36): truncated value with size 32 to match size of target (1)
Warning (10270): Verilog HDL Case Statement warning at INSTRUCTION_INTERPRETER.v(123): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at INSTRUCTION_INTERPRETER.v(38): inferring latch(es) for variable "reg3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at INSTRUCTION_INTERPRETER.v(38): inferring latch(es) for variable "reg1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at INSTRUCTION_INTERPRETER.v(38): inferring latch(es) for variable "reg2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at INSTRUCTION_INTERPRETER.v(38): inferring latch(es) for variable "s_r_amount", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at INSTRUCTION_INTERPRETER.v(38): inferring latch(es) for variable "alu_opcode", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at INSTRUCTION_INTERPRETER.v(38): inferring latch(es) for variable "jump_mux_signal", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at INSTRUCTION_INTERPRETER.v(38): inferring latch(es) for variable "write_back_on_register_mux_signal", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at INSTRUCTION_INTERPRETER.v(38): inferring latch(es) for variable "alu_input_mux_signal", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at INSTRUCTION_INTERPRETER.v(38): inferring latch(es) for variable "im_data", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "im_data[0]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[1]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[2]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[3]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[4]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[5]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[6]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[7]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[8]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[9]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[10]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[11]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[12]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[13]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[14]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[15]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[16]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[17]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[18]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[19]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[20]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[21]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[22]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[23]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[24]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[25]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[26]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[27]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[28]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[29]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[30]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "im_data[31]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "alu_input_mux_signal" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "write_back_on_register_mux_signal" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "jump_mux_signal[0]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "jump_mux_signal[1]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "alu_opcode[0]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "alu_opcode[1]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "alu_opcode[2]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "alu_opcode[3]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "alu_opcode[4]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "s_r_amount[0]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "s_r_amount[1]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "s_r_amount[2]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "s_r_amount[3]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "s_r_amount[4]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "reg2[0]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "reg2[1]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "reg2[2]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "reg2[3]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "reg2[4]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "reg1[0]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "reg1[1]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "reg1[2]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "reg1[3]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "reg1[4]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "reg3[0]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "reg3[1]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "reg3[2]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "reg3[3]" at INSTRUCTION_INTERPRETER.v(43)
Info (10041): Inferred latch for "reg3[4]" at INSTRUCTION_INTERPRETER.v(43)
Info (12128): Elaborating entity "INSTRUCTION_MEMORY" for hierarchy "INSTRUCTION_MEMORY:inst9"
Info (12128): Elaborating entity "altsyncram" for hierarchy "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "CLEAR0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "instructionMemoryInstructions.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_55b1.tdf
    Info (12023): Found entity 1: altsyncram_55b1
Info (12128): Elaborating entity "altsyncram_55b1" for hierarchy "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated"
Info (12128): Elaborating entity "PC_MUX" for hierarchy "PC_MUX:inst2"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "PC_MUX:inst2|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "PC_MUX:inst2|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "PC_MUX:inst2|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widths" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_o0d.tdf
    Info (12023): Found entity 1: mux_o0d
Info (12128): Elaborating entity "mux_o0d" for hierarchy "PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated"
Info (12128): Elaborating entity "JUMP_ADDER" for hierarchy "JUMP_ADDER:inst11"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "JUMP_ADDER:inst11|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "JUMP_ADDER:inst11|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "JUMP_ADDER:inst11|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2nh.tdf
    Info (12023): Found entity 1: add_sub_2nh
Info (12128): Elaborating entity "add_sub_2nh" for hierarchy "JUMP_ADDER:inst11|lpm_add_sub:LPM_ADD_SUB_component|add_sub_2nh:auto_generated"
Info (12128): Elaborating entity "SHIFT2" for hierarchy "SHIFT2:inst14"
Info (12128): Elaborating entity "lpm_clshift" for hierarchy "SHIFT2:inst14|lpm_clshift:LPM_CLSHIFT_component"
Info (12130): Elaborated megafunction instantiation "SHIFT2:inst14|lpm_clshift:LPM_CLSHIFT_component"
Info (12133): Instantiated megafunction "SHIFT2:inst14|lpm_clshift:LPM_CLSHIFT_component" with the following parameter:
    Info (12134): Parameter "lpm_shifttype" = "LOGICAL"
    Info (12134): Parameter "lpm_type" = "LPM_CLSHIFT"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthdist" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_rkb.tdf
    Info (12023): Found entity 1: lpm_clshift_rkb
Info (12128): Elaborating entity "lpm_clshift_rkb" for hierarchy "SHIFT2:inst14|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_rkb:auto_generated"
Info (12128): Elaborating entity "lpm_constant2" for hierarchy "lpm_constant2:inst16"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "lpm_constant2:inst16|lpm_constant:LPM_CONSTANT_component"
Info (12130): Elaborated megafunction instantiation "lpm_constant2:inst16|lpm_constant:LPM_CONSTANT_component"
Info (12133): Instantiated megafunction "lpm_constant2:inst16|lpm_constant:LPM_CONSTANT_component" with the following parameter:
    Info (12134): Parameter "lpm_cvalue" = "2"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "2"
Info (12128): Elaborating entity "register_array" for hierarchy "register_array:inst5"
Warning (10240): Verilog HDL Always Construct warning at REGISTER_ARRAY.v(26): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "MULTIPLEXER" for hierarchy "MULTIPLEXER:inst17"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_l0d.tdf
    Info (12023): Found entity 1: mux_l0d
Info (12128): Elaborating entity "mux_l0d" for hierarchy "MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst1"
Warning (275002): No superset bus at connection
Warning (275002): No superset bus at connection
Info (12128): Elaborating entity "alu_main_mux" for hierarchy "ALU:inst1|alu_main_mux:inst8"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "17"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widths" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_f2d.tdf
    Info (12023): Found entity 1: mux_f2d
Info (12128): Elaborating entity "mux_f2d" for hierarchy "ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated"
Info (12128): Elaborating entity "xor_two" for hierarchy "ALU:inst1|xor_two:inst5"
Info (12128): Elaborating entity "SHIFT" for hierarchy "ALU:inst1|SHIFT:inst11"
Info (12128): Elaborating entity "lpm_clshift" for hierarchy "ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component"
Info (12130): Elaborated megafunction instantiation "ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component"
Info (12133): Instantiated megafunction "ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component" with the following parameter:
    Info (12134): Parameter "lpm_shifttype" = "ARITHMETIC"
    Info (12134): Parameter "lpm_type" = "LPM_CLSHIFT"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthdist" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_euc.tdf
    Info (12023): Found entity 1: lpm_clshift_euc
Info (12128): Elaborating entity "lpm_clshift_euc" for hierarchy "ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated"
Info (12128): Elaborating entity "ROTATE" for hierarchy "ALU:inst1|ROTATE:inst12"
Info (12128): Elaborating entity "lpm_clshift" for hierarchy "ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component"
Info (12130): Elaborated megafunction instantiation "ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component"
Info (12133): Instantiated megafunction "ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component" with the following parameter:
    Info (12134): Parameter "lpm_shifttype" = "ROTATE"
    Info (12134): Parameter "lpm_type" = "LPM_CLSHIFT"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthdist" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_jhc.tdf
    Info (12023): Found entity 1: lpm_clshift_jhc
Info (12128): Elaborating entity "lpm_clshift_jhc" for hierarchy "ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated"
Info (12128): Elaborating entity "zero_extender" for hierarchy "ALU:inst1|zero_extender:inst1"
Info (12128): Elaborating entity "CMP" for hierarchy "ALU:inst1|CMP:inst4"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "ALU:inst1|CMP:inst4|lpm_compare:LPM_COMPARE_component"
Info (12130): Elaborated megafunction instantiation "ALU:inst1|CMP:inst4|lpm_compare:LPM_COMPARE_component"
Info (12133): Instantiated megafunction "ALU:inst1|CMP:inst4|lpm_compare:LPM_COMPARE_component" with the following parameter:
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_COMPARE"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_iug.tdf
    Info (12023): Found entity 1: cmpr_iug
Info (12128): Elaborating entity "cmpr_iug" for hierarchy "ALU:inst1|CMP:inst4|lpm_compare:LPM_COMPARE_component|cmpr_iug:auto_generated"
Info (12128): Elaborating entity "ADDER_SUB" for hierarchy "ALU:inst1|ADDER_SUB:inst"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ALU:inst1|ADDER_SUB:inst|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "ALU:inst1|ADDER_SUB:inst|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "ALU:inst1|ADDER_SUB:inst|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1lg.tdf
    Info (12023): Found entity 1: add_sub_1lg
Info (12128): Elaborating entity "add_sub_1lg" for hierarchy "ALU:inst1|ADDER_SUB:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1lg:auto_generated"
Info (12128): Elaborating entity "MULT" for hierarchy "ALU:inst1|MULT:inst2"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "32"
    Info (12134): Parameter "lpm_widthb" = "32"
    Info (12134): Parameter "lpm_widthp" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_bcn.tdf
    Info (12023): Found entity 1: mult_bcn
Info (12128): Elaborating entity "mult_bcn" for hierarchy "ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated"
Info (12128): Elaborating entity "DIV" for hierarchy "ALU:inst1|DIV:inst3"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component"
Info (12130): Elaborated megafunction instantiation "ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component"
Info (12133): Instantiated megafunction "ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component" with the following parameter:
    Info (12134): Parameter "lpm_drepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=FALSE"
    Info (12134): Parameter "lpm_nrepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "32"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rgs.tdf
    Info (12023): Found entity 1: lpm_divide_rgs
Info (12128): Elaborating entity "lpm_divide_rgs" for hierarchy "ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg
Info (12128): Elaborating entity "abs_divider_4dg" for hierarchy "ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0ef.tdf
    Info (12023): Found entity 1: alt_u_div_0ef
Info (12128): Elaborating entity "alt_u_div_0ef" for hierarchy "ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf
    Info (12023): Found entity 1: add_sub_1tc
Info (12128): Elaborating entity "add_sub_1tc" for hierarchy "ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_1tc:add_sub_0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf
    Info (12023): Found entity 1: add_sub_2tc
Info (12128): Elaborating entity "add_sub_2tc" for hierarchy "ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_2tc:add_sub_1"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_c4a.tdf
    Info (12023): Found entity 1: lpm_abs_c4a
Info (12128): Elaborating entity "lpm_abs_c4a" for hierarchy "ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den"
Info (12128): Elaborating entity "alu_small_mux" for hierarchy "ALU:inst1|alu_small_mux:inst10"
Info (12128): Elaborating entity "and_two" for hierarchy "ALU:inst1|and_two:inst6"
Info (12128): Elaborating entity "MAIN_MEMORY" for hierarchy "MAIN_MEMORY:inst18"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MAIN_MEMORY:inst18|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "MAIN_MEMORY:inst18|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "MAIN_MEMORY:inst18|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mainMemoryInitial.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fap2.tdf
    Info (12023): Found entity 1: altsyncram_fap2
Info (12128): Elaborating entity "altsyncram_fap2" for hierarchy "MAIN_MEMORY:inst18|altsyncram:altsyncram_component|altsyncram_fap2:auto_generated"
Info (12128): Elaborating entity "JMP" for hierarchy "JMP:inst4"
Info (12128): Elaborating entity "ADD" for hierarchy "JMP:inst4|ADD:inst10"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "JMP:inst4|ADD:inst10|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "JMP:inst4|ADD:inst10|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "JMP:inst4|ADD:inst10|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5uh.tdf
    Info (12023): Found entity 1: add_sub_5uh
Info (12128): Elaborating entity "add_sub_5uh" for hierarchy "JMP:inst4|ADD:inst10|lpm_add_sub:LPM_ADD_SUB_component|add_sub_5uh:auto_generated"
Info (12128): Elaborating entity "SHIFT_5BIT" for hierarchy "JMP:inst4|SHIFT_5BIT:inst1"
Info (12128): Elaborating entity "lpm_clshift" for hierarchy "JMP:inst4|SHIFT_5BIT:inst1|lpm_clshift:LPM_CLSHIFT_component"
Info (12130): Elaborated megafunction instantiation "JMP:inst4|SHIFT_5BIT:inst1|lpm_clshift:LPM_CLSHIFT_component"
Info (12133): Instantiated megafunction "JMP:inst4|SHIFT_5BIT:inst1|lpm_clshift:LPM_CLSHIFT_component" with the following parameter:
    Info (12134): Parameter "lpm_shifttype" = "LOGICAL"
    Info (12134): Parameter "lpm_type" = "LPM_CLSHIFT"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthdist" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_ukb.tdf
    Info (12023): Found entity 1: lpm_clshift_ukb
Info (12128): Elaborating entity "lpm_clshift_ukb" for hierarchy "JMP:inst4|SHIFT_5BIT:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated"
Info (12128): Elaborating entity "zero_extender" for hierarchy "JMP:inst4|zero_extender:inst3"
Info (12128): Elaborating entity "CONSTANT_18" for hierarchy "JMP:inst4|CONSTANT_18:inst8"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "JMP:inst4|CONSTANT_18:inst8|lpm_constant:LPM_CONSTANT_component"
Info (12130): Elaborated megafunction instantiation "JMP:inst4|CONSTANT_18:inst8|lpm_constant:LPM_CONSTANT_component"
Info (12133): Instantiated megafunction "JMP:inst4|CONSTANT_18:inst8|lpm_constant:LPM_CONSTANT_component" with the following parameter:
    Info (12134): Parameter "lpm_cvalue" = "18"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "5"
Info (12128): Elaborating entity "zero_extender" for hierarchy "JMP:inst4|zero_extender:inst4"
Info (12128): Elaborating entity "CONSTANT" for hierarchy "JMP:inst4|CONSTANT:inst7"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "JMP:inst4|CONSTANT:inst7|lpm_constant:LPM_CONSTANT_component"
Info (12130): Elaborated megafunction instantiation "JMP:inst4|CONSTANT:inst7|lpm_constant:LPM_CONSTANT_component"
Info (12133): Instantiated megafunction "JMP:inst4|CONSTANT:inst7|lpm_constant:LPM_CONSTANT_component" with the following parameter:
    Info (12134): Parameter "lpm_cvalue" = "2"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "5"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "MAIN_MEMORY:inst18|altsyncram:altsyncram_component|altsyncram_fap2:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "MAIN_MEMORY:inst18|altsyncram:altsyncram_component|altsyncram_fap2:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "MAIN_MEMORY:inst18|altsyncram:altsyncram_component|altsyncram_fap2:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "MAIN_MEMORY:inst18|altsyncram:altsyncram_component|altsyncram_fap2:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "MAIN_MEMORY:inst18|altsyncram:altsyncram_component|altsyncram_fap2:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "MAIN_MEMORY:inst18|altsyncram:altsyncram_component|altsyncram_fap2:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "MAIN_MEMORY:inst18|altsyncram:altsyncram_component|altsyncram_fap2:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "MAIN_MEMORY:inst18|altsyncram:altsyncram_component|altsyncram_fap2:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[31]"
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|mac_mult1"
        Warning (14320): Synthesized away node "ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|mac_mult3"
        Warning (14320): Synthesized away node "ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|mac_mult5"
        Warning (14320): Synthesized away node "ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|w569w[0]"
        Warning (14320): Synthesized away node "ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|mac_out4"
        Warning (14320): Synthesized away node "ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|mac_out6"
        Warning (14320): Synthesized away node "ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|mac_out8"
Info (17049): 1056 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/output_files/CPUProject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "cpu_clk"
    Warning (15610): No output dependent on input pin "rest"
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings
    Info: Peak virtual memory: 4720 megabytes
    Info: Processing ended: Tue Feb 09 16:28:12 2021
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/output_files/CPUProject.map.smsg.


