{
    "Nodo0": {
        "FPGA": [],
        "Links": [
            {
                "8": {
                    "Lat": 434,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo1": {
        "FPGA": [
            [
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 3360,
                        "BRAM": 84,
                        "DSP": 48
                    },
                    "Part1": {
                        "CLBs": 3360,
                        "BRAM": 84,
                        "DSP": 48
                    },
                    "Part2": {
                        "CLBs": 3360,
                        "BRAM": 84,
                        "DSP": 48
                    },
                    "Part3": {
                        "CLBs": 3360,
                        "BRAM": 84,
                        "DSP": 48
                    },
                    "Part4": {
                        "CLBs": 3360,
                        "BRAM": 84,
                        "DSP": 48
                    },
                    "Part5": {
                        "CLBs": 3360,
                        "BRAM": 84,
                        "DSP": 48
                    },
                    "Part6": {
                        "CLBs": 3360,
                        "BRAM": 84,
                        "DSP": 48
                    },
                    "Part7": {
                        "CLBs": 3360,
                        "BRAM": 84,
                        "DSP": 48
                    },
                    "Part8": {
                        "CLBs": 3240,
                        "BRAM": 84,
                        "DSP": 24
                    },
                    "Part9": {
                        "CLBs": 3240,
                        "BRAM": 84,
                        "DSP": 24
                    },
                    "Part10": {
                        "CLBs": 3240,
                        "BRAM": 84,
                        "DSP": 24
                    },
                    "Part11": {
                        "CLBs": 3240,
                        "BRAM": 84,
                        "DSP": 24
                    },
                    "Part12": {
                        "CLBs": 3240,
                        "BRAM": 84,
                        "DSP": 24
                    },
                    "Part13": {
                        "CLBs": 3240,
                        "BRAM": 84,
                        "DSP": 24
                    },
                    "Part14": {
                        "CLBs": 3240,
                        "BRAM": 84,
                        "DSP": 24
                    },
                    "Part15": {
                        "CLBs": 3240,
                        "BRAM": 84,
                        "DSP": 24
                    }
                }
            ]
        ],
        "Links": [
            {
                "7": {
                    "Lat": 408,
                    "Throughput": 100
                }
            },
            {
                "9": {
                    "Lat": 690,
                    "Throughput": 200
                }
            },
            {
                "4": {
                    "Lat": 570,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo2": {
        "FPGA": [
            [
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 10800,
                        "BRAM": 240,
                        "DSP": 96
                    },
                    "Part1": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part2": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 96
                    },
                    "Part4": {
                        "CLBs": 10440,
                        "BRAM": 240,
                        "DSP": 96
                    },
                    "Part5": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 144
                    },
                    "Part6": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 72
                    }
                }
            ]
        ],
        "Links": [
            {
                "5": {
                    "Lat": 376,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo3": {
        "FPGA": [],
        "Links": [
            {
                "8": {
                    "Lat": 666,
                    "Throughput": 100
                }
            },
            {
                "9": {
                    "Lat": 619,
                    "Throughput": 400
                }
            },
            {
                "4": {
                    "Lat": 355,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo4": {
        "FPGA": [],
        "Links": [
            {
                "1": {
                    "Lat": 570,
                    "Throughput": 400
                }
            },
            {
                "3": {
                    "Lat": 355,
                    "Throughput": 200
                }
            },
            {
                "9": {
                    "Lat": 280,
                    "Throughput": 200
                }
            },
            {
                "6": {
                    "Lat": 673,
                    "Throughput": 100
                }
            }
        ]
    },
    "Nodo5": {
        "FPGA": [],
        "Links": [
            {
                "2": {
                    "Lat": 376,
                    "Throughput": 400
                }
            },
            {
                "8": {
                    "Lat": 242,
                    "Throughput": 200
                }
            },
            {
                "9": {
                    "Lat": 47,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo6": {
        "FPGA": [],
        "Links": [
            {
                "4": {
                    "Lat": 673,
                    "Throughput": 100
                }
            },
            {
                "9": {
                    "Lat": 326,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo7": {
        "FPGA": [],
        "Links": [
            {
                "1": {
                    "Lat": 408,
                    "Throughput": 100
                }
            }
        ]
    },
    "Nodo8": {
        "FPGA": [],
        "Links": [
            {
                "0": {
                    "Lat": 434,
                    "Throughput": 400
                }
            },
            {
                "3": {
                    "Lat": 666,
                    "Throughput": 100
                }
            },
            {
                "5": {
                    "Lat": 242,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo9": {
        "FPGA": [],
        "Links": [
            {
                "1": {
                    "Lat": 690,
                    "Throughput": 200
                }
            },
            {
                "3": {
                    "Lat": 619,
                    "Throughput": 400
                }
            },
            {
                "4": {
                    "Lat": 280,
                    "Throughput": 200
                }
            },
            {
                "5": {
                    "Lat": 47,
                    "Throughput": 200
                }
            },
            {
                "6": {
                    "Lat": 326,
                    "Throughput": 200
                }
            }
        ]
    }
}