Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\hiemenzpe\Documents\GitHub\Digital-System-Design-Projects\Lab-4\nios-helloworld\nios_basic.qsys --block-symbol-file --output-directory=C:\Users\hiemenzpe\Documents\GitHub\Digital-System-Design-Projects\Homework-7\accel --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading nios-helloworld/nios_basic.qsys
Progress: Reading input file
Progress: Adding accelerometer_spi_0 [altera_up_avalon_accelerometer_spi 18.0]
Progress: Parameterizing module accelerometer_spi_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_basic.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_basic.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_basic.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\hiemenzpe\Documents\GitHub\Digital-System-Design-Projects\Lab-4\nios-helloworld\nios_basic.qsys --synthesis=VHDL --output-directory=C:\Users\hiemenzpe\Documents\GitHub\Digital-System-Design-Projects\Homework-7\accel\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading nios-helloworld/nios_basic.qsys
Progress: Reading input file
Progress: Adding accelerometer_spi_0 [altera_up_avalon_accelerometer_spi 18.0]
Progress: Parameterizing module accelerometer_spi_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_basic.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_basic.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_basic.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios_basic: Generating nios_basic "nios_basic" for QUARTUS_SYNTH
Info: accelerometer_spi_0: Starting Generation of the Accelerometer Controller in SPI mode
Info: accelerometer_spi_0: "nios_basic" instantiated altera_up_avalon_accelerometer_spi "accelerometer_spi_0"
Info: jtag_uart_0: Starting RTL generation for module 'nios_basic_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_basic_jtag_uart_0 --dir=C:/Users/HIEMEN~1/AppData/Local/Temp/alt7835_7124196218658179241.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/HIEMEN~1/AppData/Local/Temp/alt7835_7124196218658179241.dir/0003_jtag_uart_0_gen//nios_basic_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_basic_jtag_uart_0'
Info: jtag_uart_0: "nios_basic" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "nios_basic" instantiated altera_nios2_gen2 "nios2_gen2_0"
Error: Generation stopped, 7 or more modules remaining
Info: nios_basic: Done "nios_basic" with 11 modules, 8 files
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Stopping: Create HDL design files for synthesis
