{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.08175,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09499,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0182515,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.020529,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00512911,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.020529,
	"finish__design__instance__count__class:macro": 24,
	"finish__design__instance__area__class:macro": 328372,
	"finish__design__instance__count__class:fill_cell": 377306,
	"finish__design__instance__area__class:fill_cell": 947640,
	"finish__design__instance__count__class:tap_cell": 9404,
	"finish__design__instance__area__class:tap_cell": 2501.46,
	"finish__design__instance__count__class:clock_buffer": 7066,
	"finish__design__instance__area__class:clock_buffer": 9023.25,
	"finish__design__instance__count__class:timing_repair_buffer": 10480,
	"finish__design__instance__area__class:timing_repair_buffer": 15806,
	"finish__design__instance__count__class:inverter": 30534,
	"finish__design__instance__area__class:inverter": 22211.3,
	"finish__design__instance__count__class:clock_inverter": 4056,
	"finish__design__instance__area__class:clock_inverter": 3402.94,
	"finish__design__instance__count__class:sequential_cell": 32217,
	"finish__design__instance__area__class:sequential_cell": 145685,
	"finish__design__instance__count__class:multi_input_combinational_cell": 162193,
	"finish__design__instance__area__class:multi_input_combinational_cell": 197550,
	"finish__design__instance__count": 633280,
	"finish__design__instance__area": 1.67219e+06,
	"finish__timing__setup__tns": -3.31948,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -3.31948,
	"finish__timing__hold__ws": 0.0187182,
	"finish__clock__skew__setup": 0.138308,
	"finish__clock__skew__hold": 0.138308,
	"finish__timing__drv__max_slew_limit": 0.333552,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.0182662,
	"finish__timing__drv__max_cap": 1,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 1,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.145304,
	"finish__power__switching__total": 0.0687198,
	"finish__power__leakage__total": 0.0244326,
	"finish__power__total": 0.238457,
	"finish__design__io": 1198,
	"finish__design__die__area": 1.755e+06,
	"finish__design__core__area": 1.69976e+06,
	"finish__design__instance__count": 255974,
	"finish__design__instance__area": 724553,
	"finish__design__instance__count__stdcell": 255950,
	"finish__design__instance__area__stdcell": 396181,
	"finish__design__instance__count__macros": 24,
	"finish__design__instance__area__macros": 328372,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.426267,
	"finish__design__instance__utilization__stdcell": 0.28889,
	"finish__design__rows": 2795,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 2795,
	"finish__design__sites": 5051956,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 5051956,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}