// Seed: 2878822091
module module_0;
endmodule
module module_1 ();
  assign id_1 = ~^id_1;
  wire id_3, id_4;
  assign id_2 = id_2[1 : 1];
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  always begin
    $display(1);
    if (1'b0) begin
      id_2 <= 1'b0;
    end
    if (id_2 ^ id_1) assert (id_2);
    id_2 <= id_2;
    id_2 <= #1 1;
    id_2 = 1'h0 & 1;
  end
  module_0();
endmodule
