#ifndef TBGEN_UAPI_H_	/* prevent circular inclusion */
#define TBGEN_UAPI_H_	/* by using protection macros */
/*
 * include/uapi/linux/tbgen_ioctl.h
 *
 * Author: Freescale semiconductor, Inc.
 *
 * Copyright 2013 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */
/** \enum TBGEN device states enum.
 *
 */
enum timer_type {
	JESD_TX_ALIGNMENT,
	JESD_TX_AXRF,
	JESD_RX_ALIGNMENT,
	JESD_SRX_ALIGNMENT,
};
/** \enum TBGEN device states enum.
 *
 */
enum tbgen_dev_state {
	TBG_STATE_STANDBY,
	TBG_STATE_CONFIGURED,
	TBG_STATE_READY,
	TBG_STATE_PLL_FAILED,
	TBG_STATE_RFG_FAILED,
	TBG_STATE_RFG_RESET,
	TBG_STATE_INVALID
};

enum strobe_mode {
	STROBE_TOGGLE,
	STROBE_PULSE,
	STROBE_CYCLE
};

/** \struct timer params
 *   timer params for the alignment timer of jesd204
 */
struct timer_param {
	__u32 config_flags;
	enum strobe_mode strobe_mode;
	__u32 interval;
	__u8 pulse_width;
	__u64 offset;
};

/* config flags */
#define TIMER_CONF_ACTIVE_LOW			(1 << 0)
#define TIMER_CONF_SYNC_ERR_DETECT_EN		(1 << 1)
#define TIMER_CONF_SYNC_BYPASS			(1 << 2)
#define TIMER_CONF_OUTSEL_TX_IDLE_EN		(1 << 3)
#define TIMER_CONF_ONE_SHOT			(1 << 4)
#define TIMER_CONF_ENABLE_TIMER			(1 << 5)

/** \struct jesd alignemnet timer params config
 *
 */
struct alignment_timer_params {
	uint32_t id;
	enum timer_type type;
	struct timer_param timer;
};

/** \struct tbg_pll
 *  @brief structure for PLL
 */
struct tbg_pll {
	__u32 refclk_khz;
	__u8 clk_src;
	__u8 tbgen_in_standby; /*0 = disable pll 1=ebable pll in standy*/
};

/* Refclk values in KHZ */
#define REF_CLK_614MHZ          614400
#define REF_CLK_983MHZ          983040
#define REF_CLK_122MHZ          122880

#define TBG_CLK_SRC_DEVCLK	1
#define TBG_CLK_SRC_SGMII	2

/** \struct tbg_rfg
 * params for rfg init
 */
struct tbg_rfg {
	__u32 drift_threshold;
	__u8 sync_adv;
};
/** \struct register configuration
*/
struct tbgen_reg_read_buf {
	__u32  offset;
	__u32  len;
	__u32  *buf;
};

struct tbgen_wreg {
	__u32 offset;
	__u32 value;
};

struct tbgen_reg_write_buf {
	struct tbgen_wreg *regs;
	__u32 count;
};
/** \struct timer_ctrl
 *  @brief for disabling the timer under instance
 */
struct timer_ctrl {
	__u8 id;
	__u8 enable;
	enum timer_type type;
};
/** \struct tbgen_device_info
 *  @brief structure for txtimer instances
 */
struct tbgen_device_info {
	enum tbgen_dev_state state;
};
/** @ brief ioctl instances
 * tbgen_num is 't'
 */
#define TDGEN_NUM 't'
#define IOCTL_IDX	0x0

#define TBGEN_CONFIG_TIMER		_IOW(TDGEN_NUM, (IOCTL_IDX + 1), \
						struct alignment_timer_params*)
#define TBGEN_TIMER_CTRL		_IOW(TDGEN_NUM, (IOCTL_IDX + 2), \
						struct timer_ctrl*)
#define TBGEN_SET_PLL			_IOW(TDGEN_NUM, (IOCTL_IDX + 4), \
						struct tbg_pll)
#define TBGEN_RFG_INIT			_IOW(TDGEN_NUM, (IOCTL_IDX + 5), \
						struct tbg_rfg)
#define TBGEN_RFG_RESET			_IOW(TDGEN_NUM, (IOCTL_IDX + 6), \
						struct tbg_rfg)
#define TBGEN_RFG_ENABLE		_IO(TDGEN_NUM, (IOCTL_IDX + 7))
#define TBGEN_WRITE_REG			_IOW(TDGEN_NUM, (IOCTL_IDX + 8), \
						struct tbgen_reg_write_buf*)
#define TBGEN_READ_REG			_IOR(TDGEN_NUM, (IOCTL_IDX + 9), \
						struct tbgen_reg_read_buf*)
#define TBGEN_GET_MASTER_COUNTER	_IOR(TDGEN_NUM, (IOCTL_IDX + 10), __u64)
#define TBGEN_GET_L10MCNTR		_IOR(TDGEN_NUM, (IOCTL_IDX + 11), __u64)
#define TBGEN_GET_DEV_INFO		_IOR(TDGEN_NUM, (IOCTL_IDX + 12), \
						struct tbgen_device_info*)
#define TBGEN_RESET			_IO(TDGEN_NUM, (IOCTL_IDX + 13))
#define TBGEN_RECAPTURE_FRAME_SYNC	_IO(TDGEN_NUM, (IOCTL_IDX + 14))
#define TBGEN_GET_STATE			_IOR(TDGEN_NUM, (IOCTL_IDX + 15), \
						int)
#endif
