Time resolution is 1 ps
$stop called at time : 100 ns : File "C:/Users/denis/Verilog_projects/project_2/project_2.srcs/sim_1/new/testbench.v" Line 29
