# Reading pref.tcl
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:42 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 23:49:42 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:42 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 23:49:42 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:42 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 23:49:42 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:42 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 23:49:42 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:42 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 23:49:42 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:42 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 23:49:43 on May 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:43 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 23:49:43 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:43 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 23:49:43 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:43 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 23:49:43 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:43 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 23:49:44 on May 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:44 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:49:44 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:44 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 23:49:44 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 23:49:44 on May 02,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlfti0dxzi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti0dxzi
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:49 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 00:05:49 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:49 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 00:05:49 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:49 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 00:05:49 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:49 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 00:05:49 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:49 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 00:05:49 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:49 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 00:05:50 on May 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:50 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 00:05:50 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:50 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 00:05:50 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:50 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 00:05:50 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:50 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 00:05:50 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:50 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:05:50 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:50 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 00:05:50 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:05:51 on May 03,2022, Elapsed time: 0:16:07
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 00:05:51 on May 03,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlft2vbfat".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2vbfat
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:07:02 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 00:07:03 on May 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:07:03 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 00:07:03 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:07:03 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 00:07:03 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:07:03 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 00:07:03 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:07:03 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 00:07:03 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:07:03 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 00:07:03 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:07:03 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 00:07:03 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:07:03 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 00:07:03 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:07:03 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 00:07:03 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:07:03 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 00:07:04 on May 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:07:04 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:07:04 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:07:04 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 00:07:04 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:07:04 on May 03,2022, Elapsed time: 0:01:13
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 00:07:04 on May 03,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlfteakicx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfteakicx
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:42 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 00:08:42 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:42 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 00:08:42 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:42 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 00:08:42 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:42 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 00:08:42 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:42 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 00:08:42 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:42 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 00:08:43 on May 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:43 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 00:08:43 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:43 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 00:08:43 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:43 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 00:08:43 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:43 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 00:08:43 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:43 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:08:43 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:43 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 00:08:43 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:08:44 on May 03,2022, Elapsed time: 0:01:40
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 00:08:44 on May 03,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlftf0x2e2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf0x2e2
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:10:13 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 00:10:13 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:10:13 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 00:10:13 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:10:13 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 00:10:13 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:10:13 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 00:10:13 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:10:13 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 00:10:13 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:10:13 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 00:10:13 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:10:13 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 00:10:13 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:10:13 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 00:10:14 on May 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:10:14 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 00:10:14 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:10:14 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 00:10:14 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:10:14 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:10:14 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:10:14 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 00:10:14 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:10:15 on May 03,2022, Elapsed time: 0:01:31
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 00:10:15 on May 03,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlft5xzski".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5xzski
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:13:58 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 00:13:58 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:13:58 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 00:13:58 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:13:58 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 00:13:58 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:13:58 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 00:13:58 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:13:58 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 00:13:59 on May 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:13:59 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 00:13:59 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:13:59 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 00:13:59 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:13:59 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 00:13:59 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:13:59 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 00:13:59 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:13:59 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 00:13:59 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:13:59 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:13:59 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:13:59 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 00:14:00 on May 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:14:00 on May 03,2022, Elapsed time: 0:03:45
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 00:14:00 on May 03,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlftkziw43".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkziw43
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:02 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 01:19:02 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:02 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 01:19:02 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:02 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 01:19:03 on May 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:03 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 01:19:03 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:03 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 01:19:03 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:03 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 01:19:03 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:03 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 01:19:03 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:03 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 01:19:03 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:03 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 01:19:03 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:04 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 01:19:04 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:04 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:19:04 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:04 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 01:19:04 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:19:05 on May 03,2022, Elapsed time: 1:05:05
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 01:19:05 on May 03,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlfttvgit3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttvgit3
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:14 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 01:19:14 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:14 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 01:19:14 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:14 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 01:19:15 on May 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:15 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 01:19:15 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:15 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 01:19:15 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:15 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 01:19:15 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:15 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 01:19:15 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:15 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 01:19:15 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:15 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 01:19:15 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:15 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 01:19:15 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:15 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:19:15 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:16 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 01:19:16 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:19:16 on May 03,2022, Elapsed time: 0:00:11
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 01:19:16 on May 03,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlft2a6h34".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2a6h34
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:31:10 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 01:31:10 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:31:10 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 01:31:10 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:31:10 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 01:31:10 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:31:10 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 01:31:10 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:31:10 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 01:31:10 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:31:10 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 01:31:10 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:31:10 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 01:31:10 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:31:10 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 01:31:11 on May 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:31:11 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 01:31:11 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:31:11 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 01:31:11 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:31:11 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:31:11 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:31:11 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 01:31:11 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:31:11 on May 03,2022, Elapsed time: 0:11:55
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 01:31:12 on May 03,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlftmzj3ca".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmzj3ca
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:09 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 01:32:09 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:09 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 01:32:09 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:09 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 01:32:09 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:09 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 01:32:09 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:09 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 01:32:09 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:09 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 01:32:09 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:09 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 01:32:09 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:09 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 01:32:09 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:10 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 01:32:10 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:10 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 01:32:10 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:10 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:32:10 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:10 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 01:32:10 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:32:11 on May 03,2022, Elapsed time: 0:00:59
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 01:32:11 on May 03,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlftzhjhna".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzhjhna
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:37 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 01:32:37 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:37 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 01:32:37 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:37 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 01:32:38 on May 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:38 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 01:32:38 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:38 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 01:32:38 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:38 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 01:32:38 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:38 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 01:32:38 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:38 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 01:32:38 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:38 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 01:32:38 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:38 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 01:32:38 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:38 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:32:39 on May 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:39 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 01:32:39 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:32:40 on May 03,2022, Elapsed time: 0:00:29
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 01:32:40 on May 03,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlftf7ys58".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf7ys58
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:14 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 01:33:14 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:14 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 01:33:14 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:14 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 01:33:15 on May 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:15 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 01:33:15 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:15 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 01:33:15 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:15 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 01:33:15 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:15 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 01:33:15 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:15 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 01:33:15 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:15 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 01:33:15 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:15 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 01:33:15 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:15 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:33:15 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:15 on May 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 01:33:16 on May 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
