/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[56] | in_data[39]);
  assign celloutsig_1_13z = ~(1'h1 | in_data[142]);
  assign celloutsig_1_3z = ~((in_data[121] | in_data[162]) & celloutsig_1_0z);
  assign celloutsig_1_0z = ~((in_data[97] | in_data[102]) & (in_data[139] | in_data[186]));
  assign celloutsig_1_8z = ~((celloutsig_1_6z | celloutsig_1_6z) & (celloutsig_1_2z | celloutsig_1_0z));
  assign celloutsig_1_18z = ~((in_data[181] | celloutsig_1_3z) & (celloutsig_1_4z | celloutsig_1_12z));
  assign celloutsig_1_2z = in_data[189] | ~(in_data[158]);
  assign celloutsig_1_4z = celloutsig_1_3z ^ in_data[102];
  assign celloutsig_1_10z = ~(celloutsig_1_6z ^ in_data[182]);
  reg [2:0] _11_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _11_ <= 3'h0;
    else _11_ <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _00_, _01_[1:0] } = _11_;
  assign celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_7z } > { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_1_6z = ! { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_2z = { in_data[11:9], _00_, _01_[1:0] } != { in_data[56:55], _00_, _01_[1:0], celloutsig_0_0z };
  assign celloutsig_1_12z = & { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_11z = | { in_data[135:129], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_15z = | { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_10z = ^ { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_1z = ^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 4'h0;
    else if (celloutsig_1_6z) celloutsig_0_9z = { _00_, _01_[1], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_3z = ~((_00_ & celloutsig_0_2z) | (in_data[95] & in_data[70]));
  assign celloutsig_1_7z = ~((1'h1 & 1'h1) | (1'h1 & celloutsig_1_1z));
  assign _01_[2] = _00_;
  assign { out_data[128], out_data[103:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
