# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../hw7_with_samplecode.srcs/sources_1/new/myMem.v" \
"../../../../hw7_with_samplecode.srcs/sources_1/new/myCPU.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
