// Seed: 4042659407
module module_0;
  assign id_1 = id_1;
  initial id_1 = id_1;
  assign id_1 = {id_1, id_1["" : 1]};
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_5;
  assign id_3 = id_2;
  assign id_5 = 1;
  module_0 modCall_1 ();
  always id_1 = id_2;
endmodule
module module_2 ();
  wire id_1, id_2;
  id_3 :
  assert property (@(posedge id_1) id_2)
  else;
  module_0 modCall_1 ();
endmodule
